

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readweights'
================================================================
* Date:           Thu Apr 11 18:16:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_unroll_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        9|  80.000 ns|  90.000 ns|    8|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readweights  |        6|        6|         2|          1|          1|     5|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [conv2D0.cpp:16]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weightsT_1 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 7 'alloca' 'weightsT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weightsT_3 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 8 'alloca' 'weightsT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weightsT_5 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 9 'alloca' 'weightsT_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weightsT_7 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 10 'alloca' 'weightsT_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weightsT = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 11 'alloca' 'weightsT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightsT_2 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 12 'alloca' 'weightsT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weightsT_4 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 13 'alloca' 'weightsT_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weightsT_6 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 14 'alloca' 'weightsT_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weightsT_8 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 15 'alloca' 'weightsT_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 0, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 17 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12.0"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [conv2D0.cpp:16]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%icmp_ln16 = icmp_ult  i4 %i, i4 9" [conv2D0.cpp:16]   --->   Operation 20 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc12.0.loop_orow_crit_edge.exitStub, void %for.inc12.0.split" [conv2D0.cpp:16]   --->   Operation 21 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %i" [conv2D0.cpp:16]   --->   Operation 22 'zext' 'zext_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln16 = or i4 %i, i4 1" [conv2D0.cpp:16]   --->   Operation 23 'or' 'or_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %or_ln16" [conv2D0.cpp:16]   --->   Operation 24 'zext' 'zext_ln16_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln16" [conv2D0.cpp:19]   --->   Operation 25 'getelementptr' 'weights_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%weightsT_20 = load i4 %weights_addr" [conv2D0.cpp:19]   --->   Operation 26 'load' 'weightsT_20' <Predicate = (icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 27 [1/1] (1.88ns)   --->   "%switch_ln19 = switch i4 %i, void %arrayidx11.0.case.8, i4 0, void %for.inc12.0.split.arrayidx11.0.exit_crit_edge5, i4 2, void %arrayidx11.0.case.2, i4 4, void %arrayidx11.0.case.4, i4 6, void %for.inc12.0.split.arrayidx11.0.exit_crit_edge" [conv2D0.cpp:19]   --->   Operation 27 'switch' 'switch_ln19' <Predicate = (icmp_ln16)> <Delay = 1.88>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln16_1 = icmp_ult  i4 %or_ln16, i4 9" [conv2D0.cpp:16]   --->   Operation 28 'icmp' 'icmp_ln16_1' <Predicate = (icmp_ln16)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %arrayidx11.0.exit.loop_orow_crit_edge.exitStub, void %for.inc12.1_ifconv" [conv2D0.cpp:16]   --->   Operation 29 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i8 %weights, i64 0, i64 %zext_ln16_1" [conv2D0.cpp:19]   --->   Operation 30 'getelementptr' 'weights_addr_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%weightsT_21 = load i4 %weights_addr_1" [conv2D0.cpp:19]   --->   Operation 31 'load' 'weightsT_21' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%icmp_ln19 = icmp_eq  i4 %i, i4 0" [conv2D0.cpp:19]   --->   Operation 32 'icmp' 'icmp_ln19' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%icmp_ln19_1 = icmp_eq  i4 %i, i4 2" [conv2D0.cpp:19]   --->   Operation 33 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%icmp_ln19_2 = icmp_eq  i4 %i, i4 4" [conv2D0.cpp:19]   --->   Operation 34 'icmp' 'icmp_ln19_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %i, i4 2" [conv2D0.cpp:16]   --->   Operation 35 'add' 'add_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%weightsT_10 = load i8 %weightsT"   --->   Operation 37 'load' 'weightsT_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%weightsT_11 = load i8 %weightsT_2"   --->   Operation 38 'load' 'weightsT_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weightsT_12 = load i8 %weightsT_4"   --->   Operation 39 'load' 'weightsT_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%weightsT_13 = load i8 %weightsT_6"   --->   Operation 40 'load' 'weightsT_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weightsT_14 = load i8 %weightsT_8"   --->   Operation 41 'load' 'weightsT_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:17]   --->   Operation 42 'specpipeline' 'specpipeline_ln17' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [conv2D0.cpp:10]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2D0.cpp:16]   --->   Operation 44 'specloopname' 'specloopname_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%weightsT_20 = load i4 %weights_addr" [conv2D0.cpp:19]   --->   Operation 45 'load' 'weightsT_20' <Predicate = (icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_20, i8 %weightsT_6" [conv2D0.cpp:10]   --->   Operation 46 'store' 'store_ln10' <Predicate = (icmp_ln16 & i == 6)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx11.0.exit" [conv2D0.cpp:19]   --->   Operation 47 'br' 'br_ln19' <Predicate = (icmp_ln16 & i == 6)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_20, i8 %weightsT_4" [conv2D0.cpp:10]   --->   Operation 48 'store' 'store_ln10' <Predicate = (icmp_ln16 & i == 4)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx11.0.exit" [conv2D0.cpp:19]   --->   Operation 49 'br' 'br_ln19' <Predicate = (icmp_ln16 & i == 4)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_20, i8 %weightsT_2" [conv2D0.cpp:10]   --->   Operation 50 'store' 'store_ln10' <Predicate = (icmp_ln16 & i == 2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx11.0.exit" [conv2D0.cpp:19]   --->   Operation 51 'br' 'br_ln19' <Predicate = (icmp_ln16 & i == 2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_20, i8 %weightsT" [conv2D0.cpp:10]   --->   Operation 52 'store' 'store_ln10' <Predicate = (icmp_ln16 & i == 0)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx11.0.exit" [conv2D0.cpp:19]   --->   Operation 53 'br' 'br_ln19' <Predicate = (icmp_ln16 & i == 0)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_20, i8 %weightsT_8" [conv2D0.cpp:10]   --->   Operation 54 'store' 'store_ln10' <Predicate = (icmp_ln16 & i != 0 & i != 2 & i != 4 & i != 6)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx11.0.exit" [conv2D0.cpp:19]   --->   Operation 55 'br' 'br_ln19' <Predicate = (icmp_ln16 & i != 0 & i != 2 & i != 4 & i != 6)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%weightsT_1_load_1 = load i8 %weightsT_1" [conv2D0.cpp:19]   --->   Operation 56 'load' 'weightsT_1_load_1' <Predicate = (icmp_ln16 & icmp_ln16_1 & !icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weightsT_3_load_1 = load i8 %weightsT_3" [conv2D0.cpp:19]   --->   Operation 57 'load' 'weightsT_3_load_1' <Predicate = (icmp_ln16 & icmp_ln16_1 & !icmp_ln19_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%weightsT_5_load_1 = load i8 %weightsT_5" [conv2D0.cpp:19]   --->   Operation 58 'load' 'weightsT_5_load_1' <Predicate = (icmp_ln16 & icmp_ln16_1 & !icmp_ln19_2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%weightsT_7_load_1 = load i8 %weightsT_7" [conv2D0.cpp:19]   --->   Operation 59 'load' 'weightsT_7_load_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%weightsT_21 = load i4 %weights_addr_1" [conv2D0.cpp:19]   --->   Operation 60 'load' 'weightsT_21' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node weightsT_22)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19_2" [conv2D0.cpp:19]   --->   Operation 61 'or' 'or_ln19' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node weightsT_22)   --->   "%or_ln19_1 = or i1 %or_ln19, i1 %icmp_ln19" [conv2D0.cpp:19]   --->   Operation 62 'or' 'or_ln19_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.24ns) (out node of the LUT)   --->   "%weightsT_22 = select i1 %or_ln19_1, i8 %weightsT_7_load_1, i8 %weightsT_21" [conv2D0.cpp:19]   --->   Operation 63 'select' 'weightsT_22' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.24ns)   --->   "%weightsT_23 = select i1 %icmp_ln19_2, i8 %weightsT_21, i8 %weightsT_5_load_1" [conv2D0.cpp:19]   --->   Operation 64 'select' 'weightsT_23' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.24ns)   --->   "%weightsT_24 = select i1 %icmp_ln19_1, i8 %weightsT_21, i8 %weightsT_3_load_1" [conv2D0.cpp:19]   --->   Operation 65 'select' 'weightsT_24' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.24ns)   --->   "%weightsT_25 = select i1 %icmp_ln19, i8 %weightsT_21, i8 %weightsT_1_load_1" [conv2D0.cpp:19]   --->   Operation 66 'select' 'weightsT_25' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_22, i8 %weightsT_7" [conv2D0.cpp:10]   --->   Operation 67 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_23, i8 %weightsT_5" [conv2D0.cpp:10]   --->   Operation 68 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_24, i8 %weightsT_3" [conv2D0.cpp:10]   --->   Operation 69 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_25, i8 %weightsT_1" [conv2D0.cpp:10]   --->   Operation 70 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc12.0" [conv2D0.cpp:16]   --->   Operation 71 'br' 'br_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.58>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%weightsT_1_load_2 = load i8 %weightsT_1"   --->   Operation 72 'load' 'weightsT_1_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%weightsT_3_load11 = load i8 %weightsT_3"   --->   Operation 73 'load' 'weightsT_3_load11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%weightsT_5_load_2 = load i8 %weightsT_5"   --->   Operation 74 'load' 'weightsT_5_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%weightsT_7_load_2 = load i8 %weightsT_7"   --->   Operation 75 'load' 'weightsT_7_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%weightsT_load = load i8 %weightsT"   --->   Operation 76 'load' 'weightsT_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%weightsT_2_load = load i8 %weightsT_2"   --->   Operation 77 'load' 'weightsT_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%weightsT_4_load = load i8 %weightsT_4"   --->   Operation 78 'load' 'weightsT_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%weightsT_6_load = load i8 %weightsT_6"   --->   Operation 79 'load' 'weightsT_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%weightsT_8_load = load i8 %weightsT_8"   --->   Operation 80 'load' 'weightsT_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_14"   --->   Operation 81 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load_2"   --->   Operation 82 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_13"   --->   Operation 83 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load_2"   --->   Operation 84 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_12"   --->   Operation 85 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load11"   --->   Operation 86 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_11"   --->   Operation 87 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load_2"   --->   Operation 88 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_10"   --->   Operation 89 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_14_out, i8 %weightsT_8_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_13_out, i8 %weightsT_6_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_12_out, i8 %weightsT_4_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_11_out, i8 %weightsT_2_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_10_out, i8 %weightsT_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 1.58>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%weightsT_1_load = load i8 %weightsT_1"   --->   Operation 96 'load' 'weightsT_1_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%weightsT_3_load = load i8 %weightsT_3"   --->   Operation 97 'load' 'weightsT_3_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%weightsT_5_load = load i8 %weightsT_5"   --->   Operation 98 'load' 'weightsT_5_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%weightsT_7_load = load i8 %weightsT_7"   --->   Operation 99 'load' 'weightsT_7_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_14"   --->   Operation 100 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_13"   --->   Operation 102 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_12"   --->   Operation 104 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load"   --->   Operation 105 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_11"   --->   Operation 106 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load"   --->   Operation 107 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_10"   --->   Operation 108 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.inc12.0.loop_orow_crit_edge.exitStub, i1 0, void %arrayidx11.0.exit.loop_orow_crit_edge.exitStub"   --->   Operation 110 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weightsT_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 011100]
weightsT_1             (alloca           ) [ 001111]
weightsT_3             (alloca           ) [ 001111]
weightsT_5             (alloca           ) [ 001111]
weightsT_7             (alloca           ) [ 001111]
weightsT               (alloca           ) [ 001110]
weightsT_2             (alloca           ) [ 001110]
weightsT_4             (alloca           ) [ 001110]
weightsT_6             (alloca           ) [ 001110]
weightsT_8             (alloca           ) [ 001110]
specinterface_ln0      (specinterface    ) [ 000000]
store_ln16             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i                      (load             ) [ 001100]
icmp_ln16              (icmp             ) [ 001111]
br_ln16                (br               ) [ 000000]
zext_ln16              (zext             ) [ 000000]
or_ln16                (or               ) [ 000000]
zext_ln16_1            (zext             ) [ 000000]
weights_addr           (getelementptr    ) [ 001100]
switch_ln19            (switch           ) [ 000000]
icmp_ln16_1            (icmp             ) [ 001100]
br_ln16                (br               ) [ 000000]
weights_addr_1         (getelementptr    ) [ 001100]
icmp_ln19              (icmp             ) [ 001100]
icmp_ln19_1            (icmp             ) [ 001100]
icmp_ln19_2            (icmp             ) [ 001100]
add_ln16               (add              ) [ 000000]
store_ln16             (store            ) [ 000000]
weightsT_10            (load             ) [ 000011]
weightsT_11            (load             ) [ 000011]
weightsT_12            (load             ) [ 000011]
weightsT_13            (load             ) [ 000011]
weightsT_14            (load             ) [ 000011]
specpipeline_ln17      (specpipeline     ) [ 000000]
speclooptripcount_ln10 (speclooptripcount) [ 000000]
specloopname_ln16      (specloopname     ) [ 000000]
weightsT_20            (load             ) [ 000000]
store_ln10             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
store_ln10             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
store_ln10             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
store_ln10             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
store_ln10             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
weightsT_1_load_1      (load             ) [ 000000]
weightsT_3_load_1      (load             ) [ 000000]
weightsT_5_load_1      (load             ) [ 000000]
weightsT_7_load_1      (load             ) [ 000000]
weightsT_21            (load             ) [ 000000]
or_ln19                (or               ) [ 000000]
or_ln19_1              (or               ) [ 000000]
weightsT_22            (select           ) [ 000000]
weightsT_23            (select           ) [ 000000]
weightsT_24            (select           ) [ 000000]
weightsT_25            (select           ) [ 000000]
store_ln10             (store            ) [ 000000]
store_ln10             (store            ) [ 000000]
store_ln10             (store            ) [ 000000]
store_ln10             (store            ) [ 000000]
br_ln16                (br               ) [ 000000]
weightsT_1_load_2      (load             ) [ 000000]
weightsT_3_load11      (load             ) [ 000000]
weightsT_5_load_2      (load             ) [ 000000]
weightsT_7_load_2      (load             ) [ 000000]
weightsT_load          (load             ) [ 000000]
weightsT_2_load        (load             ) [ 000000]
weightsT_4_load        (load             ) [ 000000]
weightsT_6_load        (load             ) [ 000000]
weightsT_8_load        (load             ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
br_ln0                 (br               ) [ 000011]
weightsT_1_load        (load             ) [ 000000]
weightsT_3_load        (load             ) [ 000000]
weightsT_5_load        (load             ) [ 000000]
weightsT_7_load        (load             ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
br_ln0                 (br               ) [ 000000]
UnifiedRetVal          (phi              ) [ 000001]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weightsT_8_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_8_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weightsT_7_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_7_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weightsT_6_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_6_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weightsT_5_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_5_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weightsT_4_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_4_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weightsT_3_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_3_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weightsT_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weightsT_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weightsT_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weightsT_14_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_14_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weightsT_13_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_13_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weightsT_12_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_12_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weightsT_11_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_11_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weightsT_10_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_10_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="weightsT_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="weightsT_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="weightsT_5_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_5/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="weightsT_7_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weightsT_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="weightsT_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="weightsT_4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weightsT_6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="weightsT_8_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="1"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="1"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="1"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="1"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="1"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln0_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln0_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln0_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln0_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="weights_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="223" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
<pin id="225" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_20/2 weightsT_21/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="weights_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_1/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="UnifiedRetVal_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="UnifiedRetVal_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_1_load_2/4 weightsT_1_load/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_3_load11/4 weightsT_3_load/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="2"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_5_load_2/4 weightsT_5_load/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_7_load_2/4 weightsT_7_load/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln16_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln16_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln16_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln16_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln16_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln16_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln19_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln19_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln19_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln16_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln16_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="1"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="weightsT_10_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="2"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_10/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="weightsT_11_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="2"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_11/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="weightsT_12_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_12/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="weightsT_13_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="2"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_13/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="weightsT_14_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="2"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_14/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln10_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="2"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln10_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="2"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln10_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln10_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="2"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln10_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="weightsT_1_load_1_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="2"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_1_load_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="weightsT_3_load_1_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="2"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_3_load_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="weightsT_5_load_1_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="2"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_5_load_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="weightsT_7_load_1_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="2"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_7_load_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln19_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="1"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln19_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="weightsT_22_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_22/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="weightsT_23_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_23/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="weightsT_24_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_24/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="weightsT_25_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_25/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln10_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="2"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln10_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="2"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln10_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="2"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln10_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="2"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="weightsT_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="2"/>
<pin id="440" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_load/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="weightsT_2_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="2"/>
<pin id="444" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_2_load/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="weightsT_4_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="2"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_4_load/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="weightsT_6_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="2"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_6_load/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="weightsT_8_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_8_load/4 "/>
</bind>
</comp>

<comp id="458" class="1005" name="i_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="weightsT_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="2"/>
<pin id="467" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="weightsT_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="2"/>
<pin id="474" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_3 "/>
</bind>
</comp>

<comp id="479" class="1005" name="weightsT_5_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="2"/>
<pin id="481" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_5 "/>
</bind>
</comp>

<comp id="486" class="1005" name="weightsT_7_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="2"/>
<pin id="488" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_7 "/>
</bind>
</comp>

<comp id="493" class="1005" name="weightsT_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="2"/>
<pin id="495" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT "/>
</bind>
</comp>

<comp id="500" class="1005" name="weightsT_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="2"/>
<pin id="502" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="weightsT_4_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="2"/>
<pin id="509" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_4 "/>
</bind>
</comp>

<comp id="514" class="1005" name="weightsT_6_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="2"/>
<pin id="516" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_6 "/>
</bind>
</comp>

<comp id="521" class="1005" name="weightsT_8_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="2"/>
<pin id="523" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_8 "/>
</bind>
</comp>

<comp id="528" class="1005" name="i_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp_ln16_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="536" class="1005" name="weights_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="1"/>
<pin id="538" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="icmp_ln16_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="weights_addr_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="1"/>
<pin id="547" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="icmp_ln19_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="556" class="1005" name="icmp_ln19_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="icmp_ln19_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19_2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="weightsT_10_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_10 "/>
</bind>
</comp>

<comp id="573" class="1005" name="weightsT_11_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="1"/>
<pin id="575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_11 "/>
</bind>
</comp>

<comp id="578" class="1005" name="weightsT_12_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="1"/>
<pin id="580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_12 "/>
</bind>
</comp>

<comp id="583" class="1005" name="weightsT_13_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="1"/>
<pin id="585" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_13 "/>
</bind>
</comp>

<comp id="588" class="1005" name="weightsT_14_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="66" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="210" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="268" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="286"><net_src comp="268" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="297"><net_src comp="282" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="268" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="268" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="268" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="268" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="347"><net_src comp="217" pin="7"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="217" pin="7"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="217" pin="7"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="217" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="217" pin="7"/><net_sink comp="363" pin=0"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="377" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="217" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="217" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="374" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="217" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="371" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="217" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="368" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="389" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="397" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="404" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="411" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="445"><net_src comp="442" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="461"><net_src comp="72" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="468"><net_src comp="76" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="475"><net_src comp="80" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="482"><net_src comp="84" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="489"><net_src comp="88" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="496"><net_src comp="92" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="503"><net_src comp="96" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="510"><net_src comp="100" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="517"><net_src comp="104" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="524"><net_src comp="108" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="531"><net_src comp="268" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="271" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="210" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="544"><net_src comp="293" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="227" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="553"><net_src comp="299" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="559"><net_src comp="305" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="565"><net_src comp="311" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="571"><net_src comp="328" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="576"><net_src comp="331" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="581"><net_src comp="334" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="586"><net_src comp="337" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="591"><net_src comp="340" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weightsT_8_out | {4 5 }
	Port: weightsT_7_out | {4 5 }
	Port: weightsT_6_out | {4 5 }
	Port: weightsT_5_out | {4 5 }
	Port: weightsT_4_out | {4 5 }
	Port: weightsT_3_out | {4 5 }
	Port: weightsT_2_out | {4 5 }
	Port: weightsT_1_out | {4 5 }
	Port: weightsT_out | {4 5 }
	Port: weightsT_14_out | {4 }
	Port: weightsT_13_out | {4 }
	Port: weightsT_12_out | {4 }
	Port: weightsT_11_out | {4 }
	Port: weightsT_10_out | {4 }
 - Input state : 
	Port: conv2D0_Pipeline_readweights : weights | {2 3 }
  - Chain level:
	State 1
		store_ln16 : 1
	State 2
		icmp_ln16 : 1
		br_ln16 : 2
		zext_ln16 : 1
		or_ln16 : 1
		zext_ln16_1 : 1
		weights_addr : 2
		weightsT_20 : 3
		switch_ln19 : 1
		icmp_ln16_1 : 1
		br_ln16 : 2
		weights_addr_1 : 2
		weightsT_21 : 3
		icmp_ln19 : 1
		icmp_ln19_1 : 1
		icmp_ln19_2 : 1
		add_ln16 : 1
		store_ln16 : 2
	State 3
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		weightsT_23 : 1
		weightsT_24 : 1
		weightsT_25 : 1
		store_ln10 : 1
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2
	State 4
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		UnifiedRetVal : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln16_fu_271    |    0    |    13   |
|          |   icmp_ln16_1_fu_293   |    0    |    13   |
|   icmp   |    icmp_ln19_fu_299    |    0    |    13   |
|          |   icmp_ln19_1_fu_305   |    0    |    13   |
|          |   icmp_ln19_2_fu_311   |    0    |    13   |
|----------|------------------------|---------|---------|
|          |   weightsT_22_fu_389   |    0    |    8    |
|  select  |   weightsT_23_fu_397   |    0    |    8    |
|          |   weightsT_24_fu_404   |    0    |    8    |
|          |   weightsT_25_fu_411   |    0    |    8    |
|----------|------------------------|---------|---------|
|    add   |     add_ln16_fu_317    |    0    |    13   |
|----------|------------------------|---------|---------|
|          |     or_ln16_fu_282     |    0    |    0    |
|    or    |     or_ln19_fu_380     |    0    |    2    |
|          |    or_ln19_1_fu_384    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    grp_write_fu_112    |    0    |    0    |
|          |    grp_write_fu_119    |    0    |    0    |
|          |    grp_write_fu_126    |    0    |    0    |
|          |    grp_write_fu_133    |    0    |    0    |
|          |    grp_write_fu_140    |    0    |    0    |
|          |    grp_write_fu_147    |    0    |    0    |
|   write  |    grp_write_fu_154    |    0    |    0    |
|          |    grp_write_fu_161    |    0    |    0    |
|          |    grp_write_fu_168    |    0    |    0    |
|          | write_ln0_write_fu_175 |    0    |    0    |
|          | write_ln0_write_fu_182 |    0    |    0    |
|          | write_ln0_write_fu_189 |    0    |    0    |
|          | write_ln0_write_fu_196 |    0    |    0    |
|          | write_ln0_write_fu_203 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln16_fu_277    |    0    |    0    |
|          |   zext_ln16_1_fu_288   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   114   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| UnifiedRetVal_reg_235|    1   |
|      i_1_reg_458     |    4   |
|       i_reg_528      |    4   |
|  icmp_ln16_1_reg_541 |    1   |
|   icmp_ln16_reg_532  |    1   |
|  icmp_ln19_1_reg_556 |    1   |
|  icmp_ln19_2_reg_562 |    1   |
|   icmp_ln19_reg_550  |    1   |
|  weightsT_10_reg_568 |    8   |
|  weightsT_11_reg_573 |    8   |
|  weightsT_12_reg_578 |    8   |
|  weightsT_13_reg_583 |    8   |
|  weightsT_14_reg_588 |    8   |
|  weightsT_1_reg_465  |    8   |
|  weightsT_2_reg_500  |    8   |
|  weightsT_3_reg_472  |    8   |
|  weightsT_4_reg_507  |    8   |
|  weightsT_5_reg_479  |    8   |
|  weightsT_6_reg_514  |    8   |
|  weightsT_7_reg_486  |    8   |
|  weightsT_8_reg_521  |    8   |
|   weightsT_reg_493   |    8   |
|weights_addr_1_reg_545|    4   |
| weights_addr_reg_536 |    4   |
+----------------------+--------+
|         Total        |   134  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   134  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   134  |   132  |
+-----------+--------+--------+--------+
