Execution Data Sweep Report File 2025_05_03_04_29_PM

________________________________________________________________________________________________________________________
LAT = 0

CLK Cycles:
# Halted at 418680 time and ran for      10466 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 61.07 MHz  ; 61.07 MHz       ; CPUCLK              ;      ;
; 89.99 MHz  ; 89.99 MHz       ; altera_reserved_tck ;      ;
; 155.26 MHz ; 155.26 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 2

CLK Cycles:
# Halted at 459440 time and ran for      11485 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 61.31 MHz ; 61.31 MHz       ; CPUCLK              ;      ;
; 83.14 MHz ; 83.14 MHz       ; altera_reserved_tck ;      ;
; 148.7 MHz ; 148.7 MHz       ; CLK                 ;      ;
+-----------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 6

CLK Cycles:
# Halted at 540960 time and ran for      13523 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 61.31 MHz ; 61.31 MHz       ; CPUCLK              ;      ;
; 83.14 MHz ; 83.14 MHz       ; altera_reserved_tck ;      ;
; 148.7 MHz ; 148.7 MHz       ; CLK                 ;      ;
+-----------+-----------------+---------------------+------+
(copied from LAT=2)

________________________________________________________________________________________________________________________
LAT = 10

CLK Cycles:
# Halted at 622480 time and ran for      15561 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 61.31 MHz ; 61.31 MHz       ; CPUCLK              ;      ;
; 83.14 MHz ; 83.14 MHz       ; altera_reserved_tck ;      ;
; 148.7 MHz ; 148.7 MHz       ; CLK                 ;      ;
+-----------+-----------------+---------------------+------+
(copied from LAT=2)
