# Verilog_Portfolio
A comprehensive portfolio of RTL Design and Verification projects (UART, APB, FIFO, SPI, Arbiter) implemented in Verilog and verified using SystemVerilog.
