0.6
2018.3
Dec  7 2018
00:33:28
G:/FPGA/MIRROR_DISPLAY/MIRROR_DISPLAY.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
G:/FPGA/MIRROR_DISPLAY/MIRROR_DISPLAY.srcs/sim_1/new/Mirror_Display_TB.v,1671249105,verilog,,,,Mirror_Display_TB,,,,,,,,
G:/FPGA/MIRROR_DISPLAY/MIRROR_DISPLAY.srcs/sources_1/new/Mirror_Display.v,1671247538,verilog,,G:/FPGA/MIRROR_DISPLAY/MIRROR_DISPLAY.srcs/sim_1/new/Mirror_Display_TB.v,,Mirror_Display,,,,,,,,
