#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 27 20:20:27 2018
# Process ID: 9084
# Current directory: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6740 C:\Users\scott\Documents\GitHub\ENES246\-1Buffers\VoltageControlledBuffer\VoltageControlledBuffer\vcb\vcb.xpr
# Log file: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vivado.log
# Journal file: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
ERROR: [Synth 8-2715] syntax error near sw1 [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:4]
ERROR: [Synth 8-2715] syntax error near b [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-2715] syntax error near ' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-2715] syntax error near b [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
ERROR: [Synth 8-2715] syntax error near ' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
ERROR: [Synth 8-1031] in is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1031] control is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1031] shared_output is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-2537] port LED is not defined [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:5]
ERROR: [Synth 8-2399] need 3 terminals to this gate [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-1031] sw0 is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-2399] need 3 terminals to this gate [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
ERROR: [Synth 8-1031] sw1 is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
INFO: [Synth 8-2350] module vcb ignored due to previous errors [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
Failed to read verilog 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 14 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
ERROR: [Synth 8-2715] syntax error near sw1 [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:4]
ERROR: [Synth 8-2715] syntax error near ' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-2715] syntax error near ' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
ERROR: [Synth 8-1031] in is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1031] control is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1031] shared_output is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-2537] port LED is not defined [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:5]
ERROR: [Synth 8-2399] need 3 terminals to this gate [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-1031] sw0 is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-2399] need 3 terminals to this gate [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
ERROR: [Synth 8-1031] sw1 is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
INFO: [Synth 8-2350] module vcb ignored due to previous errors [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
Failed to read verilog 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 12 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
ERROR: [Synth 8-2715] syntax error near sw1 [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:4]
ERROR: [Synth 8-2715] syntax error near ' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-2715] syntax error near ' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
ERROR: [Synth 8-1031] in is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1031] control is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1031] shared_output is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-2537] port LED is not defined [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:5]
ERROR: [Synth 8-2399] need 3 terminals to this gate [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-1031] sw0 is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:7]
ERROR: [Synth 8-2399] need 3 terminals to this gate [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
ERROR: [Synth 8-1031] sw1 is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
INFO: [Synth 8-2350] module vcb ignored due to previous errors [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
Failed to read verilog 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 12 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
ERROR: [Synth 8-2715] syntax error near sw1 [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:4]
ERROR: [Synth 8-1031] in is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1031] control is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1031] shared_output is not declared [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-2537] port LED is not defined [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:5]
INFO: [Synth 8-2350] module vcb ignored due to previous errors [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
Failed to read verilog 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
ERROR: [Synth 8-2715] syntax error near sw1 [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:4]
ERROR: [Synth 8-1011] sw0 is not a port [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
ERROR: [Synth 8-1011] sw1 is not a port [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
INFO: [Synth 8-2350] module vcb ignored due to previous errors [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
Failed to read verilog 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
WARNING: [Synth 8-2611] redeclaration of ansi port LED is not allowed [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 892.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcb' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
	Parameter pos bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'vcb' (1#1) [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 892.656 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 892.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 892.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/constrs_1/imports/VoltageControlledBuffer/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/constrs_1/imports/VoltageControlledBuffer/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.824 ; gain = 395.168
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.824 ; gain = 395.168
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port LED is not allowed [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
ERROR: [Synth 8-993] \parameter is an unknown type [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:9]
INFO: [Synth 8-2350] module vcb ignored due to previous errors [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
Failed to read verilog 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port LED is not allowed [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcb' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (1#1) [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.844 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/constrs_1/imports/VoltageControlledBuffer/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/constrs_1/imports/VoltageControlledBuffer/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1299.281 ; gain = 4.438
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Dec 27 20:42:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.runs/synth_1/runme.log
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port LED is not allowed [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1370.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcb' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (1#1) [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.285 ; gain = 3.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.684 ; gain = 3.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.684 ; gain = 3.703
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/constrs_1/imports/VoltageControlledBuffer/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/constrs_1/imports/VoltageControlledBuffer/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.246 ; gain = 18.266
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Dec 27 20:42:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Dec 27 20:43:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec 27 20:44:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1792.977 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1792.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1883.637 ; gain = 467.141
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 27 21:16:28 2018...
