using System;
using System.IO;
using System.Collections.Generic;
using Antmicro.Renode.Core;
using Antmicro.Renode.Core.Structure.Registers;
using Antmicro.Renode.Logging;
using Antmicro.Renode.Exceptions;
using Antmicro.Renode.Peripherals.CPU;
using Antmicro.Renode.Peripherals.Bus;

namespace Antmicro.Renode.Peripherals.Silabs
{
    public partial class Cmu_3 : ICmu, IFault
    {
        partial void Cmu_3_Constructor()
        {
            CMU_Reset();
            cmuFault = new Fault((Machine)machine);
        }

        partial void CMU_Reset()
        {
            sysclkctrl_clksel_field.Value = SYSCLKCTRL_CLKSEL.FSRCO;
            status_calrdy_bit.Value = true;
            status_lock_bit.Value = STATUS_LOCK.UNLOCKED;
        }

        public void BusFault(uint exception)
        {
            this.Log(LogLevel.Error, "CMU is locked, BusFault!!");
            cmuFault.BusFault(exception);
        }

        partial void Sysclkctrl_Write(uint a, uint b)
        {
            if (status_lock_bit.Value == STATUS_LOCK.LOCKED)
            {
                BusFault(cmuFault.EXCP_PREFETCH_ABORT);
            }
        }

        partial void Calcnt_Calcnt_ValueProvider(ulong a)
        {
            // A dictionnary to get get the Upsel frequency based on the selected clock source.
            Dictionary<CALCTRL_UPSEL, ulong> GetUpselFrequency =
                new Dictionary<CALCTRL_UPSEL, ulong>();
            GetUpselFrequency[CALCTRL_UPSEL.DISABLED] = 0;
            GetUpselFrequency[CALCTRL_UPSEL.PRS] = 32768UL;
            GetUpselFrequency[CALCTRL_UPSEL.HFXO] = 39000000UL;
            GetUpselFrequency[CALCTRL_UPSEL.LFXO] = 32768UL;
            GetUpselFrequency[CALCTRL_UPSEL.HFRCODPLL] = 1000000UL;
            GetUpselFrequency[CALCTRL_UPSEL.HFRCOEM23] = 19000000UL;
            GetUpselFrequency[CALCTRL_UPSEL.FSRCO] = 20000000UL;
            GetUpselFrequency[CALCTRL_UPSEL.LFRCO] = 32768UL;
            GetUpselFrequency[CALCTRL_UPSEL.ULFRCO] = 1000UL;

            // A dictionnary to get get the Downsel frequency based on the selected clock source.
            Dictionary<CALCTRL_DOWNSEL, ulong> GetDownselFrequency =
                new Dictionary<CALCTRL_DOWNSEL, ulong>();
            GetDownselFrequency[CALCTRL_DOWNSEL.DISABLED] = 0;
            GetDownselFrequency[CALCTRL_DOWNSEL.HCLK] = 1000000UL;
            GetDownselFrequency[CALCTRL_DOWNSEL.PRS] = 39000000UL;
            GetDownselFrequency[CALCTRL_DOWNSEL.HFXO] = (ulong)(
                39000000UL * (Dpll_N / (float)Dpll_M)
            );
            GetDownselFrequency[CALCTRL_DOWNSEL.LFXO] = 32768UL;
            GetDownselFrequency[CALCTRL_DOWNSEL.HFRCODPLL] = 19000000UL;
            GetDownselFrequency[CALCTRL_DOWNSEL.HFRCOEM23] = 1000000UL;
            GetDownselFrequency[CALCTRL_DOWNSEL.FSRCO] = 20000000UL;
            GetDownselFrequency[CALCTRL_DOWNSEL.LFRCO] = 32768UL;
            GetDownselFrequency[CALCTRL_DOWNSEL.ULFRCO] = 1000UL;

            ulong temp = (
                (calctrl_caltop_field.Value * GetUpselFrequency[calctrl_upsel_field.Value])
                / GetDownselFrequency[calctrl_downsel_field.Value]
            );

            calcnt_calcnt_field.Value = Math.Min(temp, 0xFFFFFUL);
        }

        partial void Lock_Lockkey_Write(ulong a, ulong b)
        {
            if (b == 0x93F7)
            {
                status_lock_bit.Value = STATUS_LOCK.UNLOCKED;
            }
            else
            {
                status_lock_bit.Value = STATUS_LOCK.LOCKED;
            }
        }

        partial void Wdoglock_Lockkey_Write(ulong a, ulong b)
        {
            if (b == 0x93F7)
            {
                status_wdoglock_bit.Value = STATUS_WDOGLOCK.UNLOCKED;
            }
            else
            {
                status_wdoglock_bit.Value = STATUS_WDOGLOCK.LOCKED;
            }
        }

        // Method used to check if this group is enabled
        private bool isEm01GrpaClkEnabled()
        {
            // A dictionnary to get get the EM01GRPACLK Look Up Table of the selected clock source.
            Dictionary<uint, bool> EM01GRPACLK_LUT = new Dictionary<uint, bool>();
            EM01GRPACLK_LUT[0] =
                Iadc0Enabled
                && clken0_iadc0_bit.Value
                && iadcclkctrl_clksel_field.Value == IADCCLKCTRL_CLKSEL.EM01GRPACLK;
            EM01GRPACLK_LUT[1] =
                Vdac0Enabled
                && clken1_vdac0_bit.Value
                && vdac0clkctrl_clksel_field.Value == VDAC0CLKCTRL_CLKSEL.EM01GRPACLK;
            EM01GRPACLK_LUT[2] =
                Vdac1Enabled
                && clken1_vdac1_bit.Value
                && vdac1clkctrl_clksel_field.Value == VDAC1CLKCTRL_CLKSEL.EM01GRPACLK;
            EM01GRPACLK_LUT[3] = Timer0Enabled && clken0_timer0_bit.Value;
            EM01GRPACLK_LUT[4] = Timer1Enabled && clken0_timer1_bit.Value;
            EM01GRPACLK_LUT[5] = Timer2Enabled && clken0_timer2_bit.Value;
            EM01GRPACLK_LUT[6] = Timer3Enabled && clken0_timer3_bit.Value;
            EM01GRPACLK_LUT[7] = Timer4Enabled && clken0_timer4_bit.Value;
            // missing PD0B
            // missing KEYPAD

            return EM01GRPACLK_LUT.ContainsValue(true);
        }

        // Method used to check if this group is enabled
        private bool isEm01GrpcClkEnabled()
        {
            // A dictionnary to get get the EM01GRPCCLK Look Up Table of the selected clock source.
            Dictionary<uint, bool> EM01GRPCCLK_LUT = new Dictionary<uint, bool>();
            EM01GRPCCLK_LUT[0] =
                Eusart0Enabled
                && clken1_eusart0_bit.Value
                && eusart0clkctrl_clksel_field.Value == EUSART0CLKCTRL_CLKSEL.EM01GRPCCLK;
            EM01GRPCCLK_LUT[1] = Eusart1Enabled && clken1_eusart1_bit.Value;
            // missing EUSART2
            // missing PD0D

            return EM01GRPCCLK_LUT.ContainsValue(true);
        }

        // Method used to check if this group is enabled
        private bool isEm23GrpaClkEnabled()
        {
            // A dictionnary to get get the EM23GRPACLK Look Up Table of the selected clock source.
            Dictionary<uint, bool> EM23GRPACLK_LUT = new Dictionary<uint, bool>();
            EM23GRPACLK_LUT[0] = Letimer0Enabled && clken0_letimer0_bit.Value;
            EM23GRPACLK_LUT[1] =
                Pcnt0Enabled
                && clken1_pcnt0_bit.Value
                && pcnt0clkctrl_clksel_field.Value == PCNT0CLKCTRL_CLKSEL.EM23GRPACLK;
            EM23GRPACLK_LUT[2] =
                Vdac0Enabled
                && clken1_vdac0_bit.Value
                && vdac0clkctrl_clksel_field.Value == VDAC0CLKCTRL_CLKSEL.EM23GRPACLK;
            EM23GRPACLK_LUT[2] =
                Vdac1Enabled
                && clken1_vdac1_bit.Value
                && vdac1clkctrl_clksel_field.Value == VDAC1CLKCTRL_CLKSEL.EM23GRPACLK;
            // missing PD1
            // missing SYSTICK

            return EM23GRPACLK_LUT.ContainsValue(true);
        }

        // Method used to check if this group is enabled
        private bool isEm4GrpaClkEnabled()
        {
            // A dictionnary to get get the EM4GRPACLK Look Up Table of the selected clock source.
            Dictionary<uint, bool> EM4GRPACLK_LUT = new Dictionary<uint, bool>();
            EM4GRPACLK_LUT[0] = Burtc0Enabled && clken0_burtc_bit.Value;

            return EM4GRPACLK_LUT.ContainsValue(true);
        }

        public bool OscLfrcoRequested
        {
            get
            {
                return exportclkctrl_clkoutsel0_field.Value == EXPORTCLKCTRL_CLKOUTSEL0.LFRCO
                    || exportclkctrl_clkoutsel1_field.Value == EXPORTCLKCTRL_CLKOUTSEL1.LFRCO
                    || exportclkctrl_clkoutsel2_field.Value == EXPORTCLKCTRL_CLKOUTSEL2.LFRCO
                    || calctrl_upsel_field.Value == CALCTRL_UPSEL.LFRCO
                    || calctrl_downsel_field.Value == CALCTRL_DOWNSEL.LFRCO
                    || (
                        em23grpaclkctrl_clksel_field.Value == EM23GRPACLKCTRL_CLKSEL.LFRCO
                        && isEm23GrpaClkEnabled()
                    )
                    || (
                        em4grpaclkctrl_clksel_field.Value == EM4GRPACLKCTRL_CLKSEL.LFRCO
                        && isEm4GrpaClkEnabled()
                    )
                    || (
                        Wdog0Enabled
                        && clken0_wdog0_bit.Value
                        && wdog0clkctrl_clksel_field.Value == WDOG0CLKCTRL_CLKSEL.LFRCO
                    )
                    || (
                        Wdog1Enabled
                        && clken1_wdog1_bit.Value
                        && wdog1clkctrl_clksel_field.Value == WDOG1CLKCTRL_CLKSEL.LFRCO
                    )
                    || (
                        Eusart0Enabled
                        && clken1_eusart0_bit.Value
                        && eusart0clkctrl_clksel_field.Value == EUSART0CLKCTRL_CLKSEL.LFRCO
                    )
                    || (
                        Sysrtc0Enabled
                        && clken0_sysrtc0_bit.Value
                        && sysrtc0clkctrl_clksel_field.Value == SYSRTC0CLKCTRL_CLKSEL.LFRCO
                    );
            }
        }

        public bool OscLfrcoEnabled
        {
            get { return clken0_lfrco_bit.Value; }
        }

        public bool OscHfrcoRequested
        {
            get
            {
                return exportclkctrl_clkoutsel0_field.Value == EXPORTCLKCTRL_CLKOUTSEL0.HFRCODPLL
                    || exportclkctrl_clkoutsel1_field.Value == EXPORTCLKCTRL_CLKOUTSEL1.HFRCODPLL
                    || exportclkctrl_clkoutsel2_field.Value == EXPORTCLKCTRL_CLKOUTSEL2.HFRCODPLL
                    || calctrl_upsel_field.Value == CALCTRL_UPSEL.HFRCODPLL
                    || calctrl_downsel_field.Value == CALCTRL_DOWNSEL.HFRCODPLL
                    || sysclkctrl_clksel_field.Value == SYSCLKCTRL_CLKSEL.HFRCODPLL
                    || (
                        em01grpaclkctrl_clksel_field.Value == EM01GRPACLKCTRL_CLKSEL.HFRCODPLL
                        && isEm01GrpaClkEnabled()
                    )
                    || (
                        em01grpcclkctrl_clksel_field.Value == EM01GRPCCLKCTRL_CLKSEL.HFRCODPLL
                        && isEm01GrpcClkEnabled()
                    );
            }
        }

        public bool OscHfrcoEnabled
        {
            get { return clken0_hfrco0_bit.Value; }
        }

        public bool OscHfrcoEM23Requested
        {
            get
            {
                return exportclkctrl_clkoutsel0_field.Value == EXPORTCLKCTRL_CLKOUTSEL0.HFRCOEM23
                    || exportclkctrl_clkoutsel1_field.Value == EXPORTCLKCTRL_CLKOUTSEL1.HFRCOEM23
                    || exportclkctrl_clkoutsel2_field.Value == EXPORTCLKCTRL_CLKOUTSEL2.HFRCOEM23
                    || calctrl_upsel_field.Value == CALCTRL_UPSEL.HFRCOEM23
                    || calctrl_downsel_field.Value == CALCTRL_DOWNSEL.HFRCOEM23
                    || traceclkctrl_clksel_field.Value == TRACECLKCTRL_CLKSEL.HFRCOEM23
                    || (
                        em01grpaclkctrl_clksel_field.Value == EM01GRPACLKCTRL_CLKSEL.HFRCOEM23
                        && isEm01GrpaClkEnabled()
                    )
                    || (
                        em01grpcclkctrl_clksel_field.Value == EM01GRPCCLKCTRL_CLKSEL.HFRCOEM23
                        && isEm01GrpcClkEnabled()
                    )
                    || (
                        Iadc0Enabled
                        && clken0_iadc0_bit.Value
                        && iadcclkctrl_clksel_field.Value == IADCCLKCTRL_CLKSEL.HFRCOEM23
                    )
                    || (
                        Eusart0Enabled
                        && clken1_eusart0_bit.Value
                        && eusart0clkctrl_clksel_field.Value == EUSART0CLKCTRL_CLKSEL.HFRCOEM23
                    )
                    || (
                        Vdac0Enabled
                        && clken1_vdac0_bit.Value
                        && vdac0clkctrl_clksel_field.Value == VDAC0CLKCTRL_CLKSEL.HFRCOEM23
                    )
                    || (
                        Vdac1Enabled
                        && clken1_vdac1_bit.Value
                        && vdac1clkctrl_clksel_field.Value == VDAC1CLKCTRL_CLKSEL.HFRCOEM23
                    );
            }
        }

        public bool OscHfrcoEM23Enabled
        {
            get { return clken0_hfrcoem23_bit.Value; }
        }

        public bool OscHfxoRequested
        {
            get
            {
                return exportclkctrl_clkoutsel0_field.Value == EXPORTCLKCTRL_CLKOUTSEL0.HFXO
                    || exportclkctrl_clkoutsel1_field.Value == EXPORTCLKCTRL_CLKOUTSEL1.HFXO
                    || exportclkctrl_clkoutsel2_field.Value == EXPORTCLKCTRL_CLKOUTSEL2.HFXO
                    || calctrl_upsel_field.Value == CALCTRL_UPSEL.HFXO
                    || calctrl_downsel_field.Value == CALCTRL_DOWNSEL.HFXO
                    || sysclkctrl_clksel_field.Value == SYSCLKCTRL_CLKSEL.HFXO
                    || (
                        Dpll0Enabled
                        && clken0_dpll0_bit.Value
                        && dpllrefclkctrl_clksel_field.Value == DPLLREFCLKCTRL_CLKSEL.HFXO
                    )
                    || (
                        em01grpaclkctrl_clksel_field.Value == EM01GRPACLKCTRL_CLKSEL.HFXO
                        && isEm01GrpaClkEnabled()
                    )
                    || (
                        em01grpcclkctrl_clksel_field.Value == EM01GRPCCLKCTRL_CLKSEL.HFXO
                        && isEm01GrpcClkEnabled()
                    );
            }
        }

        public bool OscHfxoEnabled
        {
            get { return clken0_hfxo0_bit.Value; }
        }

        public bool OscLfxoRequested
        {
            get
            {
                return exportclkctrl_clkoutsel0_field.Value == EXPORTCLKCTRL_CLKOUTSEL0.LFXO
                    || exportclkctrl_clkoutsel1_field.Value == EXPORTCLKCTRL_CLKOUTSEL1.LFXO
                    || exportclkctrl_clkoutsel2_field.Value == EXPORTCLKCTRL_CLKOUTSEL2.LFXO
                    || calctrl_upsel_field.Value == CALCTRL_UPSEL.LFXO
                    || calctrl_downsel_field.Value == CALCTRL_DOWNSEL.LFXO
                    || (
                        Dpll0Enabled
                        && clken0_dpll0_bit.Value
                        && dpllrefclkctrl_clksel_field.Value == DPLLREFCLKCTRL_CLKSEL.LFXO
                    )
                    || (
                        em23grpaclkctrl_clksel_field.Value == EM23GRPACLKCTRL_CLKSEL.LFXO
                        && isEm23GrpaClkEnabled()
                    )
                    || (
                        em4grpaclkctrl_clksel_field.Value == EM4GRPACLKCTRL_CLKSEL.LFXO
                        && isEm4GrpaClkEnabled()
                    )
                    || (
                        Wdog0Enabled
                        && clken0_wdog0_bit.Value
                        && wdog0clkctrl_clksel_field.Value == WDOG0CLKCTRL_CLKSEL.LFXO
                    )
                    || (
                        Wdog1Enabled
                        && clken1_wdog1_bit.Value
                        && wdog1clkctrl_clksel_field.Value == WDOG1CLKCTRL_CLKSEL.LFXO
                    )
                    || (
                        Eusart0Enabled
                        && clken1_eusart0_bit.Value
                        && eusart0clkctrl_clksel_field.Value == EUSART0CLKCTRL_CLKSEL.LFXO
                    )
                    || (
                        Sysrtc0Enabled
                        && clken0_sysrtc0_bit.Value
                        && sysrtc0clkctrl_clksel_field.Value == SYSRTC0CLKCTRL_CLKSEL.LFXO
                    );
            }
        }

        public bool OscLfxoEnabled
        {
            get { return clken0_lfxo_bit.Value; }
        }

        public bool OscDpllEnabled
        {
            get { return clken0_dpll0_bit.Value; }
        }

        public ulong Dpll_N { get; set; } = 1;
        public ulong Dpll_M { get; set; } = 1;

        private Fault cmuFault;

        // Implementation to check if a peripheral is enabled
        private bool Dpll0Enabled
        {
            get
            {
                // TODO: use a better way to determine if DPLL is present
                Dpll_1 dpll1 = (Dpll_1)machine["sysbus.dpll"];
                if (Object.ReferenceEquals(dpll1, null))
                {
                    this.Log(LogLevel.Error, "Non existing Peripheral : {0}", dpll1);
                    return false;
                }
                return dpll1.Enabled;
            }
        }

        public bool OscSocpllRequested
        {
            get
            {
                // SOCPLL is not present on CMU_3
                return false;
            }
        }

        public bool OscSocpllEnabled
        {
            get { 
                // SOCPLL is not present on CMU_3
                return false;
            }
        }        

        // Temporary implementation to check if a peripheral is enabled as those peripherals are not used
        public bool Burtc0Enabled { get; set; } = true;
        public bool Eusart0Enabled { get; set; } = true;
        public bool Eusart1Enabled { get; set; } = true;
        public bool Iadc0Enabled { get; set; } = true;
        public bool Letimer0Enabled { get; set; } = true;
        public bool Pcnt0Enabled { get; set; } = true;
        public bool Sysrtc0Enabled { get; set; } = true;
        public bool Timer0Enabled { get; set; } = true;
        public bool Timer1Enabled { get; set; } = true;
        public bool Timer2Enabled { get; set; } = true;
        public bool Timer3Enabled { get; set; } = true;
        public bool Timer4Enabled { get; set; } = true;
        public bool Vdac0Enabled { get; set; } = true;
        public bool Vdac1Enabled { get; set; } = true;
        public bool Wdog0Enabled { get; set; } = true;
        public bool Wdog1Enabled { get; set; } = true;
    }
}
