Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 22 22:38:22 2025
| Host         : LAPTOP-4SO6AE3Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PLCPU_Top_control_sets_placed.rpt
| Design       : PLCPU_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              71 |           23 |
| No           | No                    | Yes                    |             445 |          151 |
| No           | Yes                   | No                     |              33 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             607 |          291 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+------------------------------+------------------+----------------+--------------+
|      Clock Signal     |           Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------+------------------------------+------------------+----------------+--------------+
|  U_7SEG/seg7_clk      |                                  | U_PLCPU/U_RF/AR[0]           |                2 |              3 |         1.50 |
|  Clk_CPU_BUFG         |                                  |                              |                2 |              7 |         3.50 |
|  memread_BUFG         |                                  |                              |                9 |             32 |         3.56 |
|  n_0_1955_BUFG        |                                  |                              |               12 |             32 |         2.67 |
|  U_PLCPUn_0_2082_BUFG | U_PLCPU/ID_EX/out[63]_i_4_0      | U_PLCPU/U_RF/AR[0]           |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG        | U_PLCPU/EX_MEM/E[0]              | U_PLCPU/U_RF/AR[0]           |                9 |             32 |         3.56 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_19[0] | U_PLCPU/U_RF/AR[0]           |               16 |             32 |         2.00 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_17[0] | U_PLCPU/U_RF/AR[0]           |               25 |             32 |         1.28 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_20[0] | U_PLCPU/U_RF/AR[0]           |               11 |             32 |         2.91 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_16[0] | U_PLCPU/U_RF/AR[0]           |               13 |             32 |         2.46 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_25[0] | U_PLCPU/U_RF/AR[0]           |               21 |             32 |         1.52 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_26[0] | U_PLCPU/U_RF/AR[0]           |               23 |             32 |         1.39 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_22[0] | U_PLCPU/U_RF/AR[0]           |               13 |             32 |         2.46 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_28[0] | U_PLCPU/U_RF/AR[0]           |               12 |             32 |         2.67 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_21[0] | U_PLCPU/U_RF/AR[0]           |               15 |             32 |         2.13 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_24[0] | U_PLCPU/U_RF/AR[0]           |               17 |             32 |         1.88 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_15[0] | U_PLCPU/U_RF/AR[0]           |               26 |             32 |         1.23 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_29[0] | U_PLCPU/U_RF/AR[0]           |               15 |             32 |         2.13 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_23[0] | U_PLCPU/U_RF/AR[0]           |               13 |             32 |         2.46 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_18[0] | U_PLCPU/U_RF/AR[0]           |               17 |             32 |         1.88 |
|  Clk_CPU_BUFG         | U_PLCPU/MEM_WB/out_reg[33]_27[0] | U_PLCPU/U_RF/AR[0]           |               19 |             32 |         1.68 |
|  Clk_CPU_BUFG         |                                  | U_PLCPU/EX_MEM/out_reg[81]_0 |               11 |             33 |         3.00 |
|  Clk_CPU_BUFG         | U_DM/dmem_reg_64_127_0_2_i_1_n_1 |                              |               11 |             44 |         4.00 |
|  Clk_CPU_BUFG         | U_DM/dmem_reg_0_63_0_2_i_1_n_1   |                              |               11 |             44 |         4.00 |
|  U_PLCPUn_0_2082_BUFG | U_PLCPU/ID_EX/E[0]               | U_PLCPU/U_RF/AR[0]           |               16 |             63 |         3.94 |
|  clk_IBUF_BUFG        |                                  | U_PLCPU/U_RF/AR[0]           |               34 |             80 |         2.35 |
|  U_PLCPUn_0_2082_BUFG |                                  | U_PLCPU/U_RF/AR[0]           |              115 |            362 |         3.15 |
+-----------------------+----------------------------------+------------------------------+------------------+----------------+--------------+


