Checking out Encounter license ...
	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
	encblk		DENIED:		"Encounter_Block"
	fegxl		DENIED:		"First_Encounter_GXL"
	fexl		DENIED:		"FE_GPS"
	nru		DENIED:		"NanoRoute_Ultra"
	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
	vdi		DENIED:		"Virtuoso_Digital_Implem"
	fel		DENIED:		"First_Encounter_VIP"
	invsb		DENIED:		"Innovus_Impl_System_Basic"
	invs		CHECKED OUT:	"Innovus_Impl_System"
Innovus_Impl_System 15.1 license checkout succeeded.
You can run 8 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.28-s033_1 (64bit) 03/21/2016 13:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.28-s005 NR160313-1959/14_28-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.28-s006_1 (64bit) 03/08/2016 00:08:23 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.28-s002 (64bit) 03/21/2016 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.28-s007_1 (64bit) Mar  7 2016 23:11:05 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.28-s006
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.28-s033_1" on Tue Dec  6 15:09:37 2022 (mem=96.0M) ---
--- Running on Cadence_SERVER (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) ---
This version was compiled on Mon Mar 21 13:34:48 PDT 2016.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_io_file ../Scripts/Module_pins.tcl
<CMD> set init_lef_file {/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef}
<CMD> set init_mmmc_file ../Scripts/MMMC.tcl
<CMD> set init_pwr_net VDD
<CMD> set init_verilog ../Source/Synthesis/FI_Full_synth.v
<CMD> set lsgOCPGainMult 1.000000
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design

Loading LEF file /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef ...

Loading LEF file /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef ...
Set DBUPerIGU to M2 pitch 630.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLP5_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLP2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLNP2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLN5_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLN2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.

viaInitial starts at Tue Dec  6 15:09:46 2022
viaInitial ends at Tue Dec  6 15:09:46 2022
*** Begin netlist parsing (mem=359.8M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Source/Synthesis/FI_Full_synth.v'

*** Memory Usage v#1 (Current mem = 362.836M, initial mem = 96.047M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=362.8M) ***
Top level cell is ToVerilog.
Loading view definition file from ../Scripts/MMMC.tcl
Reading SLOWlib timing library '/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/liberty_LP5MOS_MOS5/v5_0_0/PVT_5_00V_range/D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C.lib' ...
Read 301 cells in library 'D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C' 
Ignored 3 cells in library 'D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
Reading FASTlib timing library '/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/liberty_LP5MOS_MOS5/v5_0_0/PVT_5_00V_range/D_CELLS_5V_LP5MOS_MOS5_fast_5_50V_m40C.lib' ...
Read 301 cells in library 'D_CELLS_5V_LP5MOS_MOS5_fast_5_50V_m40C' 
Ignored 3 cells in library 'D_CELLS_5V_LP5MOS_MOS5_fast_5_50V_m40C' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.10min, fe_real=0.22min, fe_mem=396.9M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ToVerilog ...
*** Netlist is unique.
Set DBUPerIGU to techSite core_5v width 560.
** info: there are 622 modules.
** info: there are 1953 stdCell insts.

*** Memory Usage v#1 (Current mem = 401.617M, initial mem = 96.047M) ***
Reading IO assignment file "../Scripts/Module_pins.tcl" ...
**Warn: ignored IO file "../Scripts/Module_pins.tcl" line 3: Spacing:35
  Reason: unable to recognize keyword.
**Warn: ignored IO file "../Scripts/Module_pins.tcl" line 30: offset:5
  Reason: unable to recognize keyword.
**Warn: ignored IO file "../Scripts/Module_pins.tcl" line 44: offset:20
  Reason: unable to recognize keyword.
**WARN: (ENCFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/capTbl/v7_0_1/xt018_xx43_MET4_METMID_METTHK_max.capTbl ...
Process name: XT018.
Allocated an empty WireEdgeEnlargement table in RCcornerMAX [6].
Allocated an empty WireEdgeEnlargement table in RCcornerMAX [6].
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/capTbl/v7_0_1/xt018_xx43_MET4_METMID_METTHK_min.capTbl ...
Process name: XT018.
Allocated an empty WireEdgeEnlargement table in RCcornerMIN [6].
Allocated an empty WireEdgeEnlargement table in RCcornerMIN [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MAXview
    RC-Corner Name        : RCcornerMAX
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/capTbl/v7_0_1/xt018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/QRC_pvs/v7_0_3/XT018_1243/QRC-Max/qrcTechFile'
 
 Analysis View: MINview
    RC-Corner Name        : RCcornerMIN
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/capTbl/v7_0_1/xt018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/QRC_pvs/v7_0_3/XT018_1243/QRC-Min/qrcTechFile'
Technology file '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/QRC_pvs/v7_0_3/XT018_1243/QRC-Max/qrcTechFile' associated with first view 'MAXview' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../Source/DesignConstraints.sdc' ...
Current (total cpu=0:00:05.9, real=0:00:13.0, peak res=398.8M, current mem=506.3M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../Source/DesignConstraints.sdc, Line 8).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 3 of File ../Source/DesignConstraints.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=413.5M, current mem=519.4M)
Current (total cpu=0:00:06.0, real=0:00:13.0, peak res=413.5M, current mem=519.4M)
Total number of combinational cells: 220
Total number of sequential cells: 72
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BU_5VX1 BU_5VX0 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IN_5VX1 IN_5VX0 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4
Total number of identified unusable delay cells: 8

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   ENCFP-710            1  File version %s is too old.              
WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
*** Message Summary: 7 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -fplanOrigin center -site core_5v -r 1 0.7 25 25 25 25
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin gnd -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -inst * -module {}
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer METTPL -type core_rings -jog_distance 3.15 -threshold 3.15 -nets {VSS VDD} -follow core -stacked_via_bottom_layer MET1 -layer {bottom MET1 top MET1 right MET2 left MET2} -width 3 -spacing {bottom 0.23 top 0.23 right 0.28 left 0.28} -offset 3.15

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 542.0M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit MET3 -max_same_layer_jog_length 6 -padcore_ring_bottom_layer_limit MET1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer METTPL -padcore_ring_top_layer_limit MET3 -spacing 2.5 -merge_stripes_value 3.15 -layer MET2 -block_ring_bottom_layer_limit MET1 -width 3 -nets {VDD VSS} -stacked_via_bottom_layer MET1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 542.0M) ***
<CMD> selectWire -153.6000 -162.9500 -150.6000 162.9500 2 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -159.1000 -166.1800 -156.1000 166.1800 2 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 140.9000 -166.1800 143.9000 166.1800 2 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 146.4000 -162.9500 149.4000 162.9500 2 VSS
<CMD> deleteSelectedFromFPlan
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1 METTPL } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1 METTPL } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1 METTPL }
*** Begin SPECIAL ROUTE on Tue Dec  6 15:12:26 2022 ***
SPECIAL ROUTE ran on directory: /home/student3/Bezrukov_V/Digital_ASIC/Encounter
SPECIAL ROUTE ran on machine: Cadence_SERVER (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1132.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 301 macros, 56 used
Read in 51 components
  51 core components: 51 unplaced, 0 placed, 0 fixed
Read in 41 physical pins
  41 physical pins: 0 unplaced, 0 placed, 41 fixed
Read in 41 nets
Read in 2 special nets, 2 routed
Read in 143 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 142
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 71
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1141.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 153 via definition ...
 Updating DB with 41 io pins ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Dec  6 15:12:27 2022
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Tue Dec  6 15:12:27 2022

sroute post-processing starts at Tue Dec  6 15:12:27 2022
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Tue Dec  6 15:12:27 2022
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 8.05 megs
sroute: Total Peak Memory used = 545.45 megs
<CMD> windowSelect -57.533 71.956 -61.647 71.956
<CMD> selectWire -59.1000 -166.1800 -56.1000 166.1800 2 VDD
<CMD> windowSelect -57.533 71.956 -67.132 71.956
<CMD> pan -0.733 -21.542
<CMD> selectWire -59.1000 -166.1800 -56.1000 166.1800 2 VDD
<CMD> windowSelect -57.497 159.769 -60.268 159.957
<CMD> selectWire -59.1000 -166.1800 -56.1000 166.1800 2 VDD
<CMD> deselectAll
<CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer MET1 -add_vias 1 -top_layer METTPL

The editPowerVia process is running on the entire design.
The editPowerVia process started at Tue Dec  6 15:13:17 2022.
The editPowerVia process ended at Tue Dec  6 15:13:17 2022.
<CMD> set sprEpvLayers {}
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.30502 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 578.3M, InitMEM = 578.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=684.414 CPU=0:00:00.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 684.4M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 24 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=676.4M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=676.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.5 mem=676.4M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
#std cell=1939 (0 fixed + 1939 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2348 #term=7146 #term/net=3.04, #fixedIo=41, #floatIo=0, #fixedPin=40, #floatPin=0
stdCell: 1939 single + 0 double + 0 multi
Total standard cell length = 15.5663 (mm), area = 0.0697 (mm^2)
Average module density = 0.741.
Density for the design = 0.741.
       = stdcell_area 27797 sites (69737 um^2) / alloc_area 37520 sites (94130 um^2).
Pin Density = 0.257.
            = total # of pins 7146 / total Instance area 27797.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.465e+04 (1.31e+04 1.15e+04)
              Est.  stn bbox = 2.745e+04 (1.44e+04 1.30e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 674.7M
Iteration  2: Total net bbox = 2.465e+04 (1.31e+04 1.15e+04)
              Est.  stn bbox = 2.745e+04 (1.44e+04 1.30e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 674.7M
Iteration  3: Total net bbox = 1.943e+04 (9.01e+03 1.04e+04)
              Est.  stn bbox = 2.299e+04 (1.07e+04 1.23e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 674.7M
Iteration  4: Total net bbox = 5.192e+04 (2.63e+04 2.56e+04)
              Est.  stn bbox = 5.927e+04 (2.97e+04 2.96e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 675.7M
Iteration  5: Total net bbox = 5.866e+04 (2.60e+04 3.27e+04)
              Est.  stn bbox = 6.722e+04 (2.96e+04 3.76e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 675.7M
Iteration  6: Total net bbox = 6.704e+04 (3.14e+04 3.56e+04)
              Est.  stn bbox = 7.627e+04 (3.55e+04 4.08e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 675.7M
Iteration  7: Total net bbox = 7.058e+04 (3.47e+04 3.58e+04)
              Est.  stn bbox = 7.982e+04 (3.88e+04 4.10e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 678.7M
Iteration  8: Total net bbox = 7.516e+04 (3.67e+04 3.85e+04)
              Est.  stn bbox = 8.439e+04 (4.07e+04 4.37e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 678.7M
Iteration  9: Total net bbox = 8.922e+04 (4.37e+04 4.56e+04)
              Est.  stn bbox = 9.917e+04 (4.80e+04 5.12e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 678.7M
Iteration 10: Total net bbox = 9.187e+04 (4.62e+04 4.57e+04)
              Est.  stn bbox = 1.019e+05 (5.06e+04 5.13e+04)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 678.7M
Iteration 11: Total net bbox = 9.187e+04 (4.62e+04 4.57e+04)
              Est.  stn bbox = 1.019e+05 (5.06e+04 5.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 678.7M
Iteration 12: Total net bbox = 9.187e+04 (4.62e+04 4.57e+04)
              Est.  stn bbox = 1.019e+05 (5.06e+04 5.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 678.7M
*** cost = 9.187e+04 (4.62e+04 4.57e+04) (cpu for global=0:00:08.3) real=0:00:09.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:07.5 real: 0:00:08.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:45.0 mem=646.0M) ***
Total net length = 9.187e+04 (4.621e+04 4.565e+04) (ext = 1.005e+04)
Move report: Detail placement moves 1939 insts, mean move: 3.64 um, max move: 48.33 um
	Max move on inst (u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93_40_groupi/g5092): (149.52, -119.39) --> (113.06, -107.52)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 649.0MB
Summary Report:
Instances move: 1939 (out of 1939 movable)
Mean displacement: 3.64 um
Max displacement: 48.33 um (Instance: u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93_40_groupi/g5092) (149.518, -119.389) -> (113.06, -107.52)
	Length: 11 sites, height: 1 rows, site name: core_5v, cell type: EO2_5VX1
Total net length = 8.512e+04 (3.929e+04 4.583e+04) (ext = 9.890e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 649.0MB
*** Finished refinePlace (0:00:45.2 mem=649.0M) ***
Total net length = 8.515e+04 (3.925e+04 4.590e+04) (ext = 9.899e+03)
*** End of Placement (cpu=0:00:09.7, real=0:00:10.0, mem=649.0M) ***
default core: bins with density >  0.75 =   50 % ( 28 / 56 )
Density distribution unevenness ratio = 5.200%
*** Free Virtual Timing Model ...(mem=649.0M)
Starting IO pin assignment...
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 657.1M, totSessionCpu=0:00:46 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
*** Starting trialRoute (mem=657.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 657.1M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 657.1M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 665.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	5	 0.11%	0	 0.00%
  4:	43	 0.97%	0	 0.00%
  5:	4398	98.92%	4446	100.00%


Total length: 9.775e+04um, number of vias: 12330
M1(H) length: 3.405e+03um, number of vias: 7107
M2(V) length: 4.804e+04um, number of vias: 5109
M3(H) length: 3.926e+04um, number of vias: 106
M4(V) length: 6.170e+03um, number of vias: 8
M5(H) length: 8.726e+02um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 665.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=665.1M) ***

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'ToVerilog' of instances=1939 and nets=2982 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 665.066M)
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 665.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.1  MEM= 667.1M) ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 677.1M, InitMEM = 677.1M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=717.277 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 717.3M) ***
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: There are 9 candidate Buffer cells
*info: There are 9 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 734.2M, totSessionCpu=0:00:48 **
Begin: GigaOpt Global Optimization
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 632 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -28.899  TNS Slack -585.595 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.899|-585.595|    73.13%|   0:00:00.0|  872.0M|   MAXview|  default| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |        |          |            |        |          |         | ut1_reg[11]/D                                      |
| -26.112|-518.727|    77.19%|   0:00:02.0|  872.0M|   MAXview|  default| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |        |          |            |        |          |         | ut1_reg[11]/D                                      |
| -17.638|-333.291|    83.24%|   0:00:02.0|  872.0M|   MAXview|  default| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |        |          |            |        |          |         | ut1_reg[11]/D                                      |
| -17.617|-332.792|    83.40%|   0:00:02.0|  872.0M|   MAXview|  default| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |        |          |            |        |          |         | ut1_reg[11]/D                                      |
| -17.168|-322.019|    84.47%|   0:00:01.0|  872.0M|   MAXview|  default| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |        |          |            |        |          |         | ut1_reg[11]/D                                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=872.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=872.0M) ***
** GigaOpt Global Opt End WNS Slack -17.168  TNS Slack -322.019 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 749.4M, totSessionCpu=0:00:56 **
*** Timing NOT met, worst failing slack is -17.168
*** Check timing (0:00:00.0)
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -17.168  TNS Slack -322.019 Density 84.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.47%|        -| -17.168|-322.019|   0:00:00.0|  865.9M|
|    84.47%|        0| -17.168|-322.019|   0:00:00.0|  865.9M|
|    84.39%|        2| -17.168|-322.019|   0:00:00.0|  867.1M|
|    83.68%|       81| -16.962|-317.081|   0:00:02.0|  867.1M|
|    83.63%|        3| -16.962|-317.081|   0:00:00.0|  867.1M|
|    83.63%|        0| -16.962|-317.081|   0:00:00.0|  867.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -16.962  TNS Slack -317.081 Density 83.63
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=752.59M, totSessionCpu=0:00:58).
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 752.6M, totSessionCpu=0:00:58 **
*** Timing NOT met, worst failing slack is -16.962
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 632 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -16.962 TNS Slack -317.081 Density 83.63
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -16.962|  -16.962|-159.002| -317.081|    83.63%|   0:00:00.0|  869.1M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -16.642|  -16.642|-155.167| -309.410|    83.67%|   0:00:00.0|  871.8M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -16.423|  -16.423|-152.537| -304.152|    83.72%|   0:00:00.0|  872.8M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -15.726|  -15.726|-144.576| -288.228|    83.85%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -15.383|  -15.383|-140.452| -279.982|    83.88%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -15.203|  -15.203|-138.298| -275.674|    83.90%|   0:00:01.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -15.031|  -15.031|-136.216| -271.510|    83.92%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -14.821|  -14.821|-133.694| -266.465|    83.95%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -14.574|  -14.574|-130.737| -260.551|    83.97%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -14.349|  -14.349|-128.038| -255.154|    83.99%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -14.047|  -14.047|-124.416| -247.908|    84.03%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -13.693|  -13.693|-120.163| -239.403|    84.17%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -13.511|  -13.511|-117.976| -235.028|    84.30%|   0:00:01.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -13.323|  -13.323|-115.723| -230.523|    84.36%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -12.948|  -12.948|-111.226| -221.529|    84.42%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -12.668|  -12.668|-107.863| -214.802|    84.51%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -12.390|  -12.390|-104.529| -208.135|    84.57%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -12.266|  -12.266|-103.035| -205.147|    84.63%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -12.129|  -12.129|-101.405| -201.887|    84.65%|   0:00:01.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -11.836|  -11.836| -99.441| -197.959|    84.83%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -11.317|  -11.317| -95.381| -189.844|    85.13%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -11.258|  -11.258| -94.439| -187.967|    85.28%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -11.154|  -11.154| -94.065| -187.221|    85.32%|   0:00:01.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -10.983|  -10.983| -93.212| -185.497|    85.56%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -10.752|  -10.752| -90.823| -180.733|    85.54%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -10.673|  -10.673| -90.970| -181.014|    85.56%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -10.454|  -10.454| -88.340| -175.753|    85.72%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
| -10.227|  -10.227| -85.624| -170.322|    85.76%|   0:00:00.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -9.880|   -9.880| -83.093| -165.269|    85.89%|   0:00:01.0|  874.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -9.466|   -9.466| -78.386| -155.855|    86.06%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -9.122|   -9.122| -74.265| -147.611|    86.20%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -8.824|   -8.824| -70.692| -140.466|    86.32%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -8.483|   -8.483| -66.594| -132.270|    86.57%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -8.347|   -8.347| -64.957| -128.997|    86.80%|   0:00:01.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -8.146|   -8.146| -62.549| -124.180|    86.92%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -8.040|   -8.040| -61.283| -121.648|    87.04%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -7.783|   -7.783| -58.199| -115.480|    87.17%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -7.696|   -7.696| -57.151| -113.384|    87.29%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -7.448|   -7.448| -54.174| -107.430|    87.41%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -7.356|   -7.356| -53.075| -105.232|    87.53%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -7.093|   -7.093| -49.910|  -98.906|    87.66%|   0:00:01.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -7.066|   -7.066| -49.440|  -97.981|    87.78%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -6.860|   -6.860| -47.037|  -93.229|    88.04%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -6.658|   -6.658| -44.561|  -88.302|    88.17%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -6.511|   -6.511| -43.699|  -86.561|    88.29%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -6.442|   -6.442| -43.502|  -86.167|    88.29%|   0:00:01.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -6.301|   -6.301| -40.744|  -80.681|    88.41%|   0:00:00.0|  875.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -6.199|   -6.199| -41.141|  -81.472|    88.57%|   0:00:00.0|  876.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -6.103|   -6.103| -40.182|  -79.540|    88.81%|   0:00:00.0|  876.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -6.067|   -6.067| -39.929|  -79.033|    88.94%|   0:00:00.0|  876.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -5.797|   -5.797| -36.814|  -72.814|    89.07%|   0:00:00.0|  876.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -5.549|   -5.549| -33.428|  -66.089|    89.25%|   0:00:01.0|  876.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -5.453|   -5.453| -32.369|  -63.971|    89.40%|   0:00:00.0|  876.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -5.356|   -5.356| -31.195|  -61.623|    89.74%|   0:00:00.0|  876.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -4.878|   -4.878| -27.601|  -54.470|    90.38%|   0:00:00.0|  876.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -4.647|   -4.647| -25.198|  -49.766|    90.68%|   0:00:01.0|  877.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -4.532|   -4.532| -24.163|  -47.696|    90.70%|   0:00:00.0|  877.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -4.296|   -4.296| -21.837|  -43.058|    91.02%|   0:00:00.0|  876.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -4.145|   -4.145| -20.527|  -40.429|    91.04%|   0:00:01.0|  876.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -3.917|   -3.917| -18.478|  -36.394|    91.34%|   0:00:00.0|  877.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -3.796|   -3.796| -17.507|  -34.476|    91.73%|   0:00:00.0|  877.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -3.744|   -3.744| -17.096|  -33.653|    91.89%|   0:00:01.0|  877.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -3.569|   -3.569| -15.700|  -30.861|    91.97%|   0:00:00.0|  877.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -3.461|   -3.461| -14.954|  -29.370|    92.09%|   0:00:00.0|  877.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -3.412|   -3.412| -14.394|  -28.265|    92.19%|   0:00:01.0|  877.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -3.322|   -3.322| -13.764|  -27.083|    92.23%|   0:00:00.0|  877.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.999|   -2.999| -11.557|  -22.731|    92.41%|   0:00:00.0|  877.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.961|   -2.961| -11.330|  -22.276|    92.80%|   0:00:01.0|  878.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.833|   -2.833| -10.558|  -20.733|    92.81%|   0:00:00.0|  878.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.749|   -2.749| -10.055|  -19.727|    93.23%|   0:00:01.0|  878.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.589|   -2.589|  -9.098|  -17.863|    93.33%|   0:00:00.0|  878.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.439|   -2.439|  -8.351|  -16.368|    93.61%|   0:00:00.0|  878.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.226|   -2.226|  -7.346|  -14.358|    94.11%|   0:00:01.0|  878.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.088|   -2.088|  -6.627|  -12.953|    94.13%|   0:00:00.0|  879.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -2.027|   -2.027|  -6.386|  -12.470|    94.21%|   0:00:01.0|  879.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.921|   -1.921|  -5.962|  -11.623|    94.25%|   0:00:00.0|  879.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.824|   -1.824|  -5.572|  -10.843|    94.73%|   0:00:00.0|  879.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.638|   -1.638|  -4.645|   -8.991|    95.00%|   0:00:00.0|  879.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.559|   -1.559|  -4.327|   -8.356|    95.02%|   0:00:01.0|  879.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.490|   -1.490|  -4.361|   -8.433|    95.01%|   0:00:01.0|  879.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.436|   -1.436|  -4.256|   -8.220|    95.20%|   0:00:08.0|  879.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.436|   -1.436|  -4.254|   -8.217|    95.29%|   0:00:08.0|  881.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.398|   -1.398|  -4.101|   -7.911|    95.34%|   0:00:01.0|  881.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.354|   -1.354|  -3.925|   -7.559|    95.33%|   0:00:02.0|  881.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.301|   -1.301|  -3.689|   -7.087|    95.34%|   0:00:00.0|  900.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.262|   -1.262|  -3.602|   -6.913|    95.34%|   0:00:02.0|  881.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.225|   -1.225|  -3.451|   -6.611|    95.32%|   0:00:03.0|  881.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.101|   -1.101|  -2.968|   -5.636|    95.41%|   0:00:02.0|  881.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.085|   -1.085|  -2.892|   -5.493|    95.49%|   0:00:06.0|  882.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.082|   -1.082|  -2.881|   -5.470|    95.56%|   0:00:08.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.046|   -1.046|  -2.737|   -5.183|    95.56%|   0:00:02.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -1.004|   -1.004|  -2.570|   -4.848|    95.56%|   0:00:01.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.984|   -0.984|  -2.488|   -4.684|    95.56%|   0:00:00.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.971|   -0.971|  -2.436|   -4.580|    95.55%|   0:00:03.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.919|   -0.919|  -2.228|   -4.164|    95.57%|   0:00:01.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.914|   -0.914|  -2.210|   -4.128|    95.60%|   0:00:00.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.885|   -0.885|  -2.095|   -3.917|    95.73%|   0:00:01.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.841|   -0.841|  -1.945|   -3.635|    95.81%|   0:00:01.0|  901.9M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.793|   -0.793|  -1.798|   -3.342|    95.79%|   0:00:01.0|  884.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.751|   -0.751|  -1.674|   -3.095|    95.79%|   0:00:00.0|  884.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.717|   -0.717|  -1.534|   -2.815|    95.79%|   0:00:01.0|  884.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.702|   -0.702|  -1.491|   -2.727|    95.82%|   0:00:04.0|  884.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.685|   -0.685|  -1.439|   -2.624|    95.82%|   0:00:07.0|  884.7M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.675|   -0.675|  -1.409|   -2.564|    95.99%|   0:00:08.0|  884.7M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.669|   -0.669|  -1.390|   -2.526|    95.95%|   0:00:01.0|  884.7M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.644|   -0.644|  -1.317|   -2.381|    95.96%|   0:00:04.0|  884.7M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.570|   -0.570|  -1.090|   -1.936|    95.94%|   0:00:05.0|  884.7M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.501|   -0.501|  -0.886|   -1.595|    95.94%|   0:00:00.0|  884.7M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.494|   -0.494|  -0.867|   -1.563|    96.00%|   0:00:12.0|  904.8M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.435|   -0.435|  -0.749|   -1.327|    95.95%|   0:00:03.0|  885.4M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.397|   -0.397|  -0.673|   -1.176|    95.99%|   0:00:17.0|  887.2M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.352|   -0.352|  -0.581|   -0.991|    95.99%|   0:00:09.0|  889.5M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.345|   -0.345|  -0.570|   -0.970|    96.00%|   0:00:15.0|  889.8M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.345|   -0.345|  -0.570|   -0.970|    96.00%|   0:00:25.0|  909.7M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|  -0.345|   -0.345|  -0.570|   -0.970|    96.00%|   0:00:21.0|  890.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:03:21 real=0:03:21 mem=890.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.279|   -0.345|  -0.400|   -0.970|    96.00%|   0:00:00.0|  890.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.274|   -0.341|  -0.412|   -0.994|    96.29%|   0:00:41.0|  890.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.274|   -0.341|  -0.412|   -0.994|    96.28%|   0:00:13.0|  909.7M|   MAXview|  default| Env_Out[12]                                        |
|  -0.274|   -0.341|  -0.412|   -0.994|    96.28%|   0:00:22.0|  909.7M|   MAXview|  default| Env_Out[12]                                        |
|  -0.274|   -0.341|  -0.412|   -0.994|    96.28%|   0:00:09.0|  890.6M|   MAXview|  default| Env_Out[12]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:01:26 real=0:01:25 mem=890.6M) ***
** GigaOpt Optimizer WNS Slack -0.341 TNS Slack -0.994 Density 96.28
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.341  TNS Slack -0.994 Density 96.28
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    96.28%|        -|  -0.341|  -0.994|   0:00:00.0|  890.6M|
|    94.59%|       69|  -0.341|  -0.994|   0:00:02.0|  890.6M|
|    90.17%|      445|  -0.256|  -0.671|   0:00:06.0|  890.6M|
|    89.79%|       50|  -0.256|  -0.671|   0:00:00.0|  890.6M|
|    89.73%|        6|  -0.256|  -0.671|   0:00:00.0|  890.6M|
|    89.73%|        0|  -0.256|  -0.671|   0:00:00.0|  890.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.256  TNS Slack -0.671 Density 89.73
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=890.62M, totSessionCpu=0:05:54).
** GigaOpt Optimizer WNS Slack -0.256 TNS Slack -0.671 Density 89.73
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.256|   -0.256|  -0.421|   -0.671|    89.73%|   0:00:00.0|  890.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|   0.044|    0.044|   0.000|    0.000|    90.12%|   0:00:01.0|  890.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|   0.081|    0.081|   0.000|    0.000|    90.14%|   0:00:00.0|  890.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|   0.100|    0.104|   0.000|    0.000|    90.16%|   0:00:00.0|  890.6M|        NA|       NA| NA                                                 |
|   0.100|    0.104|   0.000|    0.000|    90.16%|   0:00:00.0|  890.6M|   MAXview|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=890.6M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 90.16
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 90.16

*** Finish pre-CTS Setup Fixing (cpu=0:04:56 real=0:04:57 mem=890.6M) ***

End: GigaOpt Optimization in WNS mode
**optDesign ... cpu = 0:05:10, real = 0:05:10, mem = 771.7M, totSessionCpu=0:05:56 **
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
**optDesign ... cpu = 0:05:10, real = 0:05:10, mem = 771.7M, totSessionCpu=0:05:56 **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v#1 (mem=771.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=763.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=763.6M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=2781 (0 fixed + 2781 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=3109 #term=9475 #term/net=3.05, #fixedIo=41, #floatIo=0, #fixedPin=40, #floatPin=0
stdCell: 2781 single + 0 double + 0 multi
Total standard cell length = 19.1918 (mm), area = 0.0860 (mm^2)
Average module density = 0.913.
Density for the design = 0.913.
       = stdcell_area 34271 sites (85979 um^2) / alloc_area 37520 sites (94130 um^2).
Pin Density = 0.276.
            = total # of pins 9475 / total Instance area 34271.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.018e+05 (5.05e+04 5.13e+04)
              Est.  stn bbox = 1.124e+05 (5.52e+04 5.72e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 720.5M
Iteration  2: Total net bbox = 1.044e+05 (5.23e+04 5.21e+04)
              Est.  stn bbox = 1.150e+05 (5.70e+04 5.80e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 720.5M
*** cost = 1.044e+05 (5.23e+04 5.21e+04) (cpu for global=0:00:00.1) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:05:57 mem=687.4M) ***
Total net length = 1.044e+05 (5.233e+04 5.212e+04) (ext = 9.960e+03)
Move report: Detail placement moves 2508 insts, mean move: 11.06 um, max move: 53.20 um
	Max move on inst (u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_mul_69_39/FE_RC_357_0): (-37.02, -107.52) --> (16.18, -107.52)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 687.4MB
Summary Report:
Instances move: 2508 (out of 2781 movable)
Mean displacement: 11.06 um
Max displacement: 53.20 um (Instance: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_mul_69_39/FE_RC_357_0) (-37.02, -107.52) -> (16.18, -107.52)
	Length: 3 sites, height: 1 rows, site name: core_5v, cell type: IN_5VX1
Total net length = 1.010e+05 (4.659e+04 5.443e+04) (ext = 9.840e+03)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 687.4MB
*** Finished refinePlace (0:05:59 mem=687.4M) ***
Total net length = 1.026e+05 (4.749e+04 5.513e+04) (ext = 9.831e+03)
*** End of Placement (cpu=0:00:03.5, real=0:00:04.0, mem=687.4M) ***
default core: bins with density >  0.75 = 82.1 % ( 46 / 56 )
Density distribution unevenness ratio = 4.001%
*** Free Virtual Timing Model ...(mem=687.4M)
Starting IO pin assignment...
Starting congestion repair ...
*** Starting trialRoute (mem=687.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 687.4M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 687.4M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 695.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	20	 0.45%	0	 0.00%
  4:	133	 2.99%	0	 0.00%
  5:	4293	96.56%	4446	100.00%


Total length: 1.187e+05um, number of vias: 16258
M1(H) length: 4.505e+03um, number of vias: 9448
M2(V) length: 5.529e+04um, number of vias: 6485
M3(H) length: 4.619e+04um, number of vias: 300
M4(V) length: 1.074e+04um, number of vias: 21
M5(H) length: 1.781e+03um, number of vias: 4
M6(V) length: 2.172e+02um

Peak Memory Usage was 695.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=695.4M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 5:25, real = 0: 5:26, mem = 687.3M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           2  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 695.9M, totSessionCpu=0:06:02 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Analysis mode has changed.
Type 'man ENCOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=695.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=695.9M) ***

Extraction called for design 'ToVerilog' of instances=2781 and nets=3773 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 695.875M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=742.387 CPU=0:00:00.4 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.260  |
|           TNS (ns):| -6.984  |
|    Violating Paths:|    8    |
|          All Paths:|   136   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.163%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 708.2M, totSessionCpu=0:06:03 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 708.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 708.2M) ***
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 761.6M, totSessionCpu=0:06:03 **
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.260  TNS Slack -6.984 Density 90.16
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    90.16%|        -|  -1.260|  -6.984|   0:00:00.0|  899.3M|
|    90.16%|        1|  -1.260|  -6.984|   0:00:00.0|  899.3M|
|    90.01%|       14|  -1.217|  -6.643|   0:00:01.0|  899.3M|
|    89.60%|       72|  -1.184|  -6.426|   0:00:02.0|  899.3M|
|    89.60%|        0|  -1.184|  -6.426|   0:00:00.0|  899.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.184  TNS Slack -6.426 Density 89.60
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=777.97M, totSessionCpu=0:06:07).
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 778.0M, totSessionCpu=0:06:07 **
Begin: GigaOpt Global Optimization
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 674 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.184  TNS Slack -6.426 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.184|  -6.426|    89.60%|   0:00:00.0|  892.4M|   MAXview|  default| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |        |          |            |        |          |         | ut1_reg[11]/D                                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=893.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=893.6M) ***
** GigaOpt Global Opt End WNS Slack -1.179  TNS Slack -6.171 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 777.1M, totSessionCpu=0:06:11 **
*** Timing NOT met, worst failing slack is -1.179
*** Check timing (0:00:00.0)
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.179  TNS Slack -6.171 Density 91.77
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    91.77%|        -|  -1.179|  -6.171|   0:00:00.0|  893.6M|
|    91.77%|        0|  -1.179|  -6.171|   0:00:01.0|  893.6M|
|    91.69%|        8|  -1.164|  -6.052|   0:00:00.0|  894.7M|
|    91.29%|       66|  -1.123|  -5.726|   0:00:02.0|  894.7M|
|    91.27%|        2|  -1.123|  -5.726|   0:00:00.0|  894.7M|
|    91.27%|        0|  -1.123|  -5.726|   0:00:00.0|  894.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.123  TNS Slack -5.726 Density 91.27
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=780.27M, totSessionCpu=0:06:14).
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 780.3M, totSessionCpu=0:06:14 **
*** Starting refinePlace (0:06:14 mem=780.3M) ***
..
Density distribution unevenness ratio = 4.699%
Iteration  7: Total net bbox = 7.790e+04 (3.80e+04 3.99e+04)
              Est.  stn bbox = 8.775e+04 (4.25e+04 4.53e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 780.3M
Iteration  8: Total net bbox = 7.894e+04 (3.87e+04 4.02e+04)
              Est.  stn bbox = 8.857e+04 (4.31e+04 4.55e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 780.3M
Iteration  9: Total net bbox = 8.151e+04 (4.00e+04 4.15e+04)
              Est.  stn bbox = 9.109e+04 (4.44e+04 4.67e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 780.3M
Density distribution unevenness ratio = 4.318%
Move report: Timing Driven Placement moves 2741 insts, mean move: 18.38 um, max move: 357.28 um
	Max move on inst (u_FI_Full1/u_GilbertTransformer/const_mul_188_33/g3800): (116.98, -71.68) --> (-96.94, 71.68)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 780.3MB
Move report: Detail placement moves 2397 insts, mean move: 5.46 um, max move: 55.44 um
	Max move on inst (u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]): (21.22, 67.20) --> (49.78, 40.32)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 781.3MB
Summary Report:
Instances move: 2735 (out of 2766 movable)
Mean displacement: 19.86 um
Max displacement: 361.20 um (Instance: u_FI_Full1/u_GilbertTransformer/const_mul_188_33/g3800) (116.98, -71.68) -> (-100.86, 71.68)
	Length: 29 sites, height: 1 rows, site name: core_5v, cell type: EN3_5VX2
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 781.3MB
*** Finished refinePlace (0:06:18 mem=781.3M) ***
Density distribution unevenness ratio = 3.901%
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting trialRoute (mem=781.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 782.3M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 782.3M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 790.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	1	 0.02%	0	 0.00%
  3:	11	 0.25%	0	 0.00%
  4:	98	 2.20%	1	 0.02%
  5:	4336	97.53%	4445	99.98%


Total length: 1.024e+05um, number of vias: 15846
M1(H) length: 4.412e+03um, number of vias: 9409
M2(V) length: 5.260e+04um, number of vias: 6257
M3(H) length: 4.040e+04um, number of vias: 163
M4(V) length: 4.346e+03um, number of vias: 13
M5(H) length: 6.142e+02um, number of vias: 4
M6(V) length: 7.198e+01um

Peak Memory Usage was 790.3M 
*** Finished trialRoute (cpu=0:00:00.3 mem=790.3M) ***

Extraction called for design 'ToVerilog' of instances=2766 and nets=3778 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 790.266M)
**INFO : Skipped repairing congestion 
*** Starting trialRoute (mem=820.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=820.4M) ***

Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=803.16 CPU=0:00:00.4 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=774.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.422  |
|           TNS (ns):| -1.421  |
|    Violating Paths:|    4    |
|          All Paths:|   136   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.265%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 767.0M, totSessionCpu=0:06:19 **
*** Timing NOT met, worst failing slack is -0.422
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 682 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.422 TNS Slack -1.421 Density 91.27
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.422|   -0.422|  -0.779|   -1.421|    91.27%|   0:00:00.0|  896.7M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[10]/D                                      |
|   0.025|    0.025|   0.000|    0.000|    91.38%|   0:00:01.0|  899.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|   0.100|    0.127|   0.000|    0.000|    91.39%|   0:00:00.0|  899.6M|        NA|       NA| NA                                                 |
|   0.100|    0.128|   0.000|    0.000|    91.39%|   0:00:00.0|  899.6M|   MAXview|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=899.6M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 91.39
*** Starting refinePlace (0:06:20 mem=899.6M) ***
*** Starting refinePlace (0:06:20 mem=899.6M) ***
Total net length = 9.139e+04 (4.375e+04 4.764e+04) (ext = 9.551e+03)
Density distribution unevenness ratio = 3.908%
Move report: Detail placement moves 815 insts, mean move: 4.73 um, max move: 27.44 um
	Max move on inst (u_FI_Full1/u_GilbertTransformer/add_193_40/FE_RC_262_0): (-44.86, -4.48) --> (-63.34, 4.48)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 899.6MB
Summary Report:
Instances move: 815 (out of 2772 movable)
Mean displacement: 4.73 um
Max displacement: 27.44 um (Instance: u_FI_Full1/u_GilbertTransformer/add_193_40/FE_RC_262_0) (-44.86, -4.48) -> (-63.34, 4.48)
	Length: 7 sites, height: 1 rows, site name: core_5v, cell type: NA2I1_5VX1
Total net length = 9.139e+04 (4.375e+04 4.764e+04) (ext = 9.551e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 899.6MB
*** Finished refinePlace (0:06:21 mem=899.6M) ***
*** maximum move = 27.44 um ***
*** Finished refinePlace (0:06:21 mem=899.6M) ***
*** Finished re-routing un-routed nets (899.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=899.6M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 91.39

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=899.6M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=780.5M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.127  |  0.127  |  0.154  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.386%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 780.5M, totSessionCpu=0:06:21 **
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** Starting trialRoute (mem=780.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 782.5M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 782.5M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 790.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	3	 0.07%	0	 0.00%
  3:	13	 0.29%	0	 0.00%
  4:	122	 2.74%	2	 0.04%
  5:	4308	96.90%	4444	99.96%


Total length: 1.048e+05um, number of vias: 16062
M1(H) length: 4.482e+03um, number of vias: 9420
M2(V) length: 5.309e+04um, number of vias: 6440
M3(H) length: 4.168e+04um, number of vias: 182
M4(V) length: 4.823e+03um, number of vias: 16
M5(H) length: 6.760e+02um, number of vias: 4
M6(V) length: 7.198e+01um

Peak Memory Usage was 790.5M 
*** Finished trialRoute (cpu=0:00:00.3 mem=790.5M) ***

Extraction called for design 'ToVerilog' of instances=2772 and nets=3783 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 790.469M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 828.6M, InitMEM = 828.6M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=801.363 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 801.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | -0.26 |          0|          0|  91.39  |            |           |
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | -0.26 |          0|          0|  91.39  |   0:00:00.0|     892.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=892.9M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.100 -> -0.263 (bump = 0.363)
Begin: GigaOpt postEco optimization
Info: 4 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 682 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.263 TNS Slack -0.935 Density 91.39
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.263|   -0.263|  -0.500|   -0.935|    91.39%|   0:00:00.0|  912.0M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[10]/D                                      |
|   0.068|    0.068|   0.000|    0.000|    91.72%|   0:00:03.0|  912.0M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|   0.097|    0.097|   0.000|    0.000|    91.75%|   0:00:01.0|  912.0M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|   0.100|    0.139|   0.000|    0.000|    91.79%|   0:00:00.0|  912.0M|        NA|       NA| NA                                                 |
|   0.100|    0.139|   0.000|    0.000|    91.79%|   0:00:00.0|  912.0M|   MAXview|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:04.3 real=0:00:04.0 mem=912.0M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 91.79
*** Starting refinePlace (0:06:26 mem=912.0M) ***
*** Starting refinePlace (0:06:26 mem=912.0M) ***
Total net length = 9.467e+04 (4.580e+04 4.887e+04) (ext = 9.305e+03)
Move report: Detail placement moves 5 insts, mean move: 4.93 um, max move: 5.60 um
	Max move on inst (u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93_40_groupi/FE_RC_723_0): (-155.74, 58.24) --> (-154.62, 53.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 912.0MB
Summary Report:
Instances move: 5 (out of 2799 movable)
Mean displacement: 4.93 um
Max displacement: 5.60 um (Instance: u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93_40_groupi/FE_RC_723_0) (-155.74, 58.24) -> (-154.62, 53.76)
	Length: 8 sites, height: 1 rows, site name: core_5v, cell type: NA2_5VX2
Total net length = 9.467e+04 (4.580e+04 4.887e+04) (ext = 9.305e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 912.0MB
*** Finished refinePlace (0:06:26 mem=912.0M) ***
*** maximum move = 5.60 um ***
*** Finished refinePlace (0:06:26 mem=912.0M) ***
*** Finished re-routing un-routed nets (912.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=912.0M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 91.79

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.5 real=0:00:05.0 mem=912.0M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.639795265515%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=819.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=819.8M) ***

Extraction called for design 'ToVerilog' of instances=2799 and nets=3810 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 811.734M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 819.8M, InitMEM = 819.8M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=804.52 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 804.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 766.4M, totSessionCpu=0:06:27 **
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.140  |  0.149  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.786%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 766.4M, totSessionCpu=0:06:28 **
**WARN: (ENCOPT-3195):	Analysis mode has changed.
Type 'man ENCOPT-3195' for more detail.
*** Finished optDesign ***
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix ToVerilog_preCTS -outDir timingReports_preCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=717.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=717.0M) ***

Extraction called for design 'ToVerilog' of instances=2799 and nets=3810 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 717.035M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=750.938 CPU=0:00:00.4 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.140  |  0.149  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.786%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports_preCTS
Total CPU time: 1.21 sec
Total Real time: 1.0 sec
Total Memory Usage: 712.777344 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix ToVerilog_preCTS -outDir timingReports_preCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=690.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=690.4M) ***

Extraction called for design 'ToVerilog' of instances=2799 and nets=3810 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 690.402M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=749.43 CPU=0:00:00.4 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.211  |  0.211  |  0.494  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

Density: 91.786%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports_preCTS
Total CPU time: 0.73 sec
Total Real time: 1.0 sec
Total Memory Usage: 690.402344 Mbytes
<CMD> createClockTreeSpec -bufferList {BU_5VX0 BU_5VX1 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1 IN_5VX0 IN_5VX1 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BU_5VX0 BU_5VX1 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1 IN_5VX0 IN_5VX1 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: MINview MAXview.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/capTbl/v7_0_1/xt018_xx43_MET4_METMID_METTHK_max.capTbl ...
Process name: XT018.
Allocated an empty WireEdgeEnlargement table in RCcornerMAX [6].
Allocated an empty WireEdgeEnlargement table in RCcornerMAX [6].
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/capTbl/v7_0_1/xt018_xx43_MET4_METMID_METTHK_min.capTbl ...
Process name: XT018.
Allocated an empty WireEdgeEnlargement table in RCcornerMIN [6].
Allocated an empty WireEdgeEnlargement table in RCcornerMIN [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MAXview
    RC-Corner Name        : RCcornerMAX
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/capTbl/v7_0_1/xt018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/QRC_pvs/v7_0_3/XT018_1243/QRC-Max/qrcTechFile'
 
 Analysis View: MINview
    RC-Corner Name        : RCcornerMIN
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/capTbl/v7_0_1/xt018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/QRC_pvs/v7_0_3/XT018_1243/QRC-Min/qrcTechFile'
Technology file '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/QRC_pvs/v7_0_3/XT018_1243/QRC-Max/qrcTechFile' associated with first view 'MAXview' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file '../Source/DesignConstraints.sdc' ...
Current (total cpu=0:06:36, real=0:10:40, peak res=583.1M, current mem=644.2M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../Source/DesignConstraints.sdc, Line 8).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 3 of File ../Source/DesignConstraints.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=479.9M, current mem=651.2M)
Current (total cpu=0:06:36, real=0:10:40, peak res=583.1M, current mem=651.2M)
Total number of combinational cells: 220
Total number of sequential cells: 72
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BU_5VX1 BU_5VX0 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IN_5VX1 IN_5VX0 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4
Total number of identified unusable delay cells: 8
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View MAXview :
Est. Cap                : 0.139764(V=0.13755 H=0.141979) (ff/um) [0.000139764]
Est. Res                : 0.290983(V=0.290983 H=0.290983)(ohm/um) [0.000290983]
Est. Via Res            : 5.2026(ohm) [9.68051]
Est. Via Cap            : 0.198374(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.141(ff/um) res=0.367(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.141(ff/um) res=0.291(ohm/um) viaRes=4.47791(ohm) viaCap=0.223989(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.142(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.200401(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.138(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.198374(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.158(ff/um) res=0.0836(ohm/um) viaRes=2.27109(ohm) viaCap=0.28396(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.243(ff/um) res=0.00344(ohm/um) viaRes=1.27671(ohm) viaCap=1.09405(ff)

RC Information for View MINview :
Est. Cap                : 0.115868(V=0.1144 H=0.117336) (ff/um) [0.000115868]
Est. Res                : 0.234206(V=0.234206 H=0.234206)(ohm/um) [0.000234206]
Est. Via Res            : 2.1528(ohm) [4.00573]
Est. Via Cap            : 0.165182(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.115(ff/um) res=0.298(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=1.85293(ohm) viaCap=0.185655(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.1528(ohm) viaCap=0.166258(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.114(ff/um) res=0.234(ohm/um) viaRes=2.1528(ohm) viaCap=0.165182(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.127(ff/um) res=0.07(ohm/um) viaRes=1.13554(ohm) viaCap=0.234299(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.183(ff/um) res=0.00265(ohm/um) viaRes=0.638357(ohm) viaCap=0.847791(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View MAXview :
Est. Cap                : 0.139764(V=0.13755 H=0.141979) (ff/um) [0.000139764]
Est. Res                : 0.290983(V=0.290983 H=0.290983)(ohm/um) [0.000290983]
Est. Via Res            : 5.2026(ohm) [9.68051]
Est. Via Cap            : 0.198374(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.141(ff/um) res=0.367(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.141(ff/um) res=0.291(ohm/um) viaRes=4.47791(ohm) viaCap=0.223989(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.142(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.200401(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.138(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.198374(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.158(ff/um) res=0.0836(ohm/um) viaRes=2.27109(ohm) viaCap=0.28396(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.243(ff/um) res=0.00344(ohm/um) viaRes=1.27671(ohm) viaCap=1.09405(ff)

RC Information for View MINview :
Est. Cap                : 0.115868(V=0.1144 H=0.117336) (ff/um) [0.000115868]
Est. Res                : 0.234206(V=0.234206 H=0.234206)(ohm/um) [0.000234206]
Est. Via Res            : 2.1528(ohm) [4.00573]
Est. Via Cap            : 0.165182(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.115(ff/um) res=0.298(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=1.85293(ohm) viaCap=0.185655(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.1528(ohm) viaCap=0.166258(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.114(ff/um) res=0.234(ohm/um) viaRes=2.1528(ohm) viaCap=0.165182(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.127(ff/um) res=0.07(ohm/um) viaRes=1.13554(ohm) viaCap=0.234299(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.183(ff/um) res=0.00265(ohm/um) viaRes=0.638357(ohm) viaCap=0.847791(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 MAXview
#2 MINview
Default Analysis Views is MAXview


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=669.2M) ***
*** End createClockTreeSpec (cpu=0:00:00.6, real=0:00:00.0, mem=669.2M) ***
<CMD> setCTSMode -engine ck
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 661.2M **
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View MAXview :
Est. Cap                : 0.139764(V=0.13755 H=0.141979) (ff/um) [0.000139764]
Est. Res                : 0.290983(V=0.290983 H=0.290983)(ohm/um) [0.000290983]
Est. Via Res            : 5.2026(ohm) [9.68051]
Est. Via Cap            : 0.198374(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.141(ff/um) res=0.367(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.141(ff/um) res=0.291(ohm/um) viaRes=4.47791(ohm) viaCap=0.223989(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.142(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.200401(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.138(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.198374(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.158(ff/um) res=0.0836(ohm/um) viaRes=2.27109(ohm) viaCap=0.28396(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.243(ff/um) res=0.00344(ohm/um) viaRes=1.27671(ohm) viaCap=1.09405(ff)

RC Information for View MINview :
Est. Cap                : 0.115868(V=0.1144 H=0.117336) (ff/um) [0.000115868]
Est. Res                : 0.234206(V=0.234206 H=0.234206)(ohm/um) [0.000234206]
Est. Via Res            : 2.1528(ohm) [4.00573]
Est. Via Cap            : 0.165182(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.115(ff/um) res=0.298(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=1.85293(ohm) viaCap=0.185655(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.1528(ohm) viaCap=0.166258(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.114(ff/um) res=0.234(ohm/um) viaRes=2.1528(ohm) viaCap=0.165182(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.127(ff/um) res=0.07(ohm/um) viaRes=1.13554(ohm) viaCap=0.234299(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.183(ff/um) res=0.00265(ohm/um) viaRes=0.638357(ohm) viaCap=0.847791(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View MAXview :
Est. Cap                : 0.139764(V=0.13755 H=0.141979) (ff/um) [0.000139764]
Est. Res                : 0.290983(V=0.290983 H=0.290983)(ohm/um) [0.000290983]
Est. Via Res            : 5.2026(ohm) [9.68051]
Est. Via Cap            : 0.198374(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.141(ff/um) res=0.367(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.141(ff/um) res=0.291(ohm/um) viaRes=4.47791(ohm) viaCap=0.223989(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.142(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.200401(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.138(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.198374(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.158(ff/um) res=0.0836(ohm/um) viaRes=2.27109(ohm) viaCap=0.28396(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.243(ff/um) res=0.00344(ohm/um) viaRes=1.27671(ohm) viaCap=1.09405(ff)

RC Information for View MINview :
Est. Cap                : 0.115868(V=0.1144 H=0.117336) (ff/um) [0.000115868]
Est. Res                : 0.234206(V=0.234206 H=0.234206)(ohm/um) [0.000234206]
Est. Via Res            : 2.1528(ohm) [4.00573]
Est. Via Cap            : 0.165182(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.115(ff/um) res=0.298(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=1.85293(ohm) viaCap=0.185655(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.1528(ohm) viaCap=0.166258(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.114(ff/um) res=0.234(ohm/um) viaRes=2.1528(ohm) viaCap=0.165182(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.127(ff/um) res=0.07(ohm/um) viaRes=1.13554(ohm) viaCap=0.234299(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.183(ff/um) res=0.00265(ohm/um) viaRes=0.638357(ohm) viaCap=0.847791(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 MAXview
#2 MINview
Default Analysis Views is MAXview


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=661.2M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (111) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=661.2M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 661.207M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=661.2M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
*** Calculating scaling factor for SLOWlib libraries using the default operating condition of each library.
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 
***** Allocate Placement Memory Finished (MEM: 661.207M)

Start to trace clock trees ...
*** Begin Tracer (mem=661.2M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=661.2M) ***
***** Allocate Obstruction Memory  Finished (MEM: 661.207M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          13.44(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          139.3(ps) (derived from IN_5VX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice BU_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice BU_5VX0 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY1_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY2_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY4_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY8_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX0 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX2 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX3 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX4 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice ST_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice ST_5VX2 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice ST_5VX3 (library D_CELLS_5V_LP5MOS_MOS5_slow_4_50V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          15
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          126(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          126(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          104.052 Ohm (user set)
   Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          139.3(ps) (derived from IN_5VX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          9.090500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (BU_5VX1) (BU_5VX2) (IN_5VX2) (IN_5VX3) (BU_5VX3) (BU_5VX4) (IN_5VX4) (IN_5VX6) (BU_5VX6) (BU_5VX8) (IN_5VX8) (IN_5VX12) (BU_5VX12) (BU_5VX16) (IN_5VX16) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 111
Nr.          Rising  Sync Pins  : 111
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (111-leaf) (mem=669.2M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=41[1328,1370*] trVio=B48(298)ps N111 B25 G1 A127(127.4) L[5,5] C1/2 score=152780 cpu=0:00:03.0 mem=663M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:03.3, real=0:00:03.0, mem=663.2M)



**** CK_START: Update Database (mem=663.2M)
25 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=663.2M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 9.090500 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:06:42 mem=663.2M) ***
Total net length = 9.283e+04 (4.436e+04 4.847e+04) (ext = 8.714e+03)
Move report: Detail placement moves 1253 insts, mean move: 7.23 um, max move: 113.68 um
	Max move on inst (u_FI_Full1/g1591): (-5.66, -67.20) --> (49.78, -125.44)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 663.2MB
Summary Report:
Instances move: 1253 (out of 2713 movable)
Mean displacement: 7.23 um
Max displacement: 113.68 um (Instance: u_FI_Full1/g1591) (-5.66, -67.2) -> (49.78, -125.44)
	Length: 11 sites, height: 1 rows, site name: core_5v, cell type: EO2_5VX1
Total net length = 9.283e+04 (4.436e+04 4.847e+04) (ext = 8.714e+03)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 663.2MB
*** Finished refinePlace (0:06:44 mem=663.2M) ***
***** Refine Placement Finished (CPU Time: 0:00:01.5  MEM: 663.207M)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/g1591 was moved by 113.68 microns during refinePlace. Original location : (-5.66, -67.2), Refined location : (49.78, -125.44)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/g2025 was moved by 109.2 microns during refinePlace. Original location : (-10.14, -71.68), Refined location : (-65.58, -125.44)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/g1594 was moved by 102.48 microns during refinePlace. Original location : (-6.78, -62.72), Refined location : (55.38, -103.04)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/u_Subsystem/u_EnvelopeDetection/add_59_40/FE_RC_33_0 was moved by 85.68 microns during refinePlace. Original location : (-17.98, -76.16), Refined location : (-63.34, -116.48)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/u_GilbertTransformer/const_mul_161_42/g2083 was moved by 85.12 microns during refinePlace. Original location : (-9.02, 107.52), Refined location : (-76.22, 125.44)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/u_Subsystem/u_EnvelopeDetection/add_59_40/FE_RC_37_0 was moved by 84 microns during refinePlace. Original location : (-28.06, -71.68), Refined location : (-67.26, -116.48)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/g2033 was moved by 82.88 microns during refinePlace. Original location : (-22.46, -71.68), Refined location : (55.94, -67.2)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/u_GilbertTransformer/const_mul_161_42/g2115 was moved by 75.04 microns during refinePlace. Original location : (-10.14, 103.04), Refined location : (-76.22, 112)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/g1597 was moved by 69.44 microns during refinePlace. Original location : (-10.7, -58.24), Refined location : (49.78, -67.2)
**WARN: (ENCCK-6323):	The placement of u_FI_Full1/g2035 was moved by 67.76 microns during refinePlace. Original location : (-9.02, -67.2), Refined location : (49.78, -76.16)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 9.0905 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 263...


Refine place movement check finished, CPU=0:00:01.6 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=111	Sink=111)
Level 4 (Total=14	Sink=0	IN_5VX8=14)
Level 3 (Total=8	Sink=0	BU_5VX16=8)
Level 2 (Total=2	Sink=0	BU_5VX16=2)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 111

# Analysis View: MAXview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 111
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/C 1379.6(ps)
Min trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/C 1333.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1333.5~1379.6(ps)      0~10(ps)            
Fall Phase Delay               : 1498.1~1539.2(ps)      0~10(ps)            
Trig. Edge Skew                : 46.1(ps)               200(ps)             
Rise Skew                      : 46.1(ps)               
Fall Skew                      : 41.1(ps)               
Max. Rise Buffer Tran.         : 253.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 226.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 159.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 155.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 131(ps)                0(ps)               
Min. Fall Buffer Tran.         : 112.4(ps)              0(ps)               
Min. Rise Sink Tran.           : 140(ps)                0(ps)               
Min. Fall Sink Tran.           : 136.3(ps)              0(ps)               

view MAXview : skew = 46.1ps (required = 200ps)
view MINview : skew = 25.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'MAXview'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'MAXview' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L2_I1' from (18980 -35840) to (-9580 -53760)
moving 'clk__L1_I0' from (-159100 -147840) to (-88540 -103040)
moving 'clk__L2_I0' from (7220 -40320) to (-9580 -53760)
moving 'clk__L3_I5' from (12820 -22400) to (18980 -49280)
moving 'clk__L2_I0' from (-9580 -53760) to (-39260 -80640)
MaxTriggerDelay: 1342.3 (ps)
MinTriggerDelay: 1298.5 (ps)
Skew: 43.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=691.8M) ***
Reducing the skew of clock tree 'clk' in 'MAXview' view ...

moving 'clk__L3_I1' from (-50460 -67200) to (-50460 -49280)
MaxTriggerDelay: 1342.3 (ps)
MinTriggerDelay: 1312.5 (ps)
Skew: 29.8 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=691.8M) ***
Resized (BU_5VX16->BU_5VX12): clk__L3_I2
Resized (BU_5VX16->BU_5VX12): clk__L3_I3
Resized (IN_5VX8->IN_5VX6): clk__L4_I5
Resized (IN_5VX8->IN_5VX6): clk__L4_I4
Resized (IN_5VX8->IN_5VX6): clk__L4_I3
resized 5 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 6 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=691.8M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:06:44 mem=691.8M) ***
Total net length = 1.020e+05 (5.036e+04 5.160e+04) (ext = 8.828e+03)
Move report: Detail placement moves 630 insts, mean move: 5.60 um, max move: 31.92 um
	Max move on inst (u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/g1817): (-38.70, -49.28) --> (-66.14, -44.80)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 691.8MB
Summary Report:
Instances move: 630 (out of 2713 movable)
Mean displacement: 5.60 um
Max displacement: 31.92 um (Instance: u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/g1817) (-38.7, -49.28) -> (-66.14, -44.8)
	Length: 12 sites, height: 1 rows, site name: core_5v, cell type: NA22_5VX2
Total net length = 1.020e+05 (5.036e+04 5.160e+04) (ext = 8.828e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 691.8MB
*** Finished refinePlace (0:06:45 mem=691.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.7  MEM: 691.824M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=111	Sink=111)
Level 4 (Total=14	Sink=0	IN_5VX8=11	IN_5VX6=3)
Level 3 (Total=8	Sink=0	BU_5VX16=6	BU_5VX12=2)
Level 2 (Total=2	Sink=0	BU_5VX16=2)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 111

# Analysis View: MAXview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 111
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/C 1343.4(ps)
Min trig. edge delay at sink(R): u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/C 1306.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1306.3~1343.4(ps)      0~10(ps)            
Fall Phase Delay               : 1464.2~1505.4(ps)      0~10(ps)            
Trig. Edge Skew                : 37.1(ps)               200(ps)             
Rise Skew                      : 37.1(ps)               
Fall Skew                      : 41.2(ps)               
Max. Rise Buffer Tran.         : 232.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 207.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 173.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 163.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 131.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 140.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 137.7(ps)              0(ps)               

view MAXview : skew = 37.1ps (required = 200ps)
view MINview : skew = 22.1ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:01.0 real=0:00:02.0 mem=691.8M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:06:45 mem=691.8M) ***
Total net length = 1.042e+05 (5.216e+04 5.209e+04) (ext = 8.833e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 691.8MB
Summary Report:
Instances move: 0 (out of 2713 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.042e+05 (5.216e+04 5.209e+04) (ext = 8.833e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 691.8MB
*** Finished refinePlace (0:06:45 mem=691.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 691.824M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=111	Sink=111)
Level 4 (Total=14	Sink=0	IN_5VX8=11	IN_5VX6=3)
Level 3 (Total=8	Sink=0	BU_5VX16=6	BU_5VX12=2)
Level 2 (Total=2	Sink=0	BU_5VX16=2)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 111

# Analysis View: MAXview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 111
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/C 1343.4(ps)
Min trig. edge delay at sink(R): u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/C 1306.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1306.3~1343.4(ps)      0~10(ps)            
Fall Phase Delay               : 1464.2~1505.4(ps)      0~10(ps)            
Trig. Edge Skew                : 37.1(ps)               200(ps)             
Rise Skew                      : 37.1(ps)               
Fall Skew                      : 41.2(ps)               
Max. Rise Buffer Tran.         : 232.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 207.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 173.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 163.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 131.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 140.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 137.7(ps)              0(ps)               

view MAXview : skew = 37.1ps (required = 200ps)
view MINview : skew = 22.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Dec  6 15:20:37 2022
#
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.500.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [5.500 - 5.500] has 1 net.
#Voltage range [0.000 - 5.500] has 3832 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 711.64 (MB), peak = 743.74 (MB)
#Merging special wires...
#3152 (82.19%) nets are without wires.
#683 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3835.
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Dec  6 15:20:42 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Dec  6 15:20:42 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         573          23        1482    67.95%
#  Metal 2        V         539          46        1482     0.00%
#  Metal 3        H         596           0        1482     0.00%
#  Metal 4        V         585           0        1482     0.00%
#  Metal 5        H         298           0        1482     0.00%
#  Metal 6        V          59           0        1482     0.00%
#  --------------------------------------------------------------
#  Total                   2651       1.93%  8892    11.32%
#
#  26 nets (0.68%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 711.95 (MB), peak = 743.74 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 712.21 (MB), peak = 743.74 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 712.26 (MB), peak = 743.74 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 683 (skipped).
#Total number of selected nets for routing = 26.
#Total number of unselected nets (but routable) for routing = 3126 (skipped).
#Total number of nets in the design = 3835.
#
#3126 skipped nets do not have any wires.
#26 routable nets have only global wires.
#26 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 26               0  
#------------------------------------------------
#        Total                 26               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 26                  1            3125  
#-------------------------------------------------------------------
#        Total                 26                  1            3125  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 3185 um.
#Total half perimeter of net bounding box = 2843 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 19 um.
#Total wire length on LAYER MET3 = 1767 um.
#Total wire length on LAYER MET4 = 1399 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 402
#Up-Via Summary (total 402):
#           
#-----------------------
#  Metal 1          161
#  Metal 2          131
#  Metal 3          110
#-----------------------
#                   402 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 712.31 (MB), peak = 743.74 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Tue Dec  6 15:20:42 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 712.32 (MB), peak = 743.74 (MB)
#Start Track Assignment.
#Done with 84 horizontal wires in 1 hboxes and 81 vertical wires in 1 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 3165 um.
#Total half perimeter of net bounding box = 2843 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 15 um.
#Total wire length on LAYER MET3 = 1771 um.
#Total wire length on LAYER MET4 = 1379 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 402
#Up-Via Summary (total 402):
#           
#-----------------------
#  Metal 1          161
#  Metal 2          131
#  Metal 3          110
#-----------------------
#                   402 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 681.34 (MB), peak = 743.74 (MB)
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 27.16 (MB)
#Total memory = 681.34 (MB)
#Peak memory = 743.74 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 75.0% required routing.
#    number of violations = 65
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1         65       65
#	Totals       65       65
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 730.92 (MB), peak = 743.74 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.00 (MB), peak = 743.74 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 3172 um.
#Total half perimeter of net bounding box = 2843 um.
#Total wire length on LAYER MET1 = 2 um.
#Total wire length on LAYER MET2 = 124 um.
#Total wire length on LAYER MET3 = 1546 um.
#Total wire length on LAYER MET4 = 1500 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 490
#Up-Via Summary (total 490):
#           
#-----------------------
#  Metal 1          164
#  Metal 2          148
#  Metal 3          178
#-----------------------
#                   490 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 49.65 (MB)
#Total memory = 731.01 (MB)
#Peak memory = 743.74 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 49.67 (MB)
#Total memory = 731.01 (MB)
#Peak memory = 743.74 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 83.83 (MB)
#Total memory = 731.10 (MB)
#Peak memory = 743.74 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec  6 15:20:47 2022
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 126 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (ENCCK-6350):	Clock net clk__L4_N11 has 59.8057 percent resistance deviation between preRoute resistance (113.459 ohm) and after route resistance (282.276 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L4_N10 has 58.9507 percent resistance deviation between preRoute resistance (104.629 ohm) and after route resistance (254.887 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L4_N4 has 58.7663 percent resistance deviation between preRoute resistance (108.265 ohm) and after route resistance (262.565 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L4_N5 has 58.675 percent resistance deviation between preRoute resistance (109.842 ohm) and after route resistance (265.801 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L4_N0 has 57.4981 percent resistance deviation between preRoute resistance (124.366 ohm) and after route resistance (292.614 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L4_N8 has 56.1874 percent resistance deviation between preRoute resistance (123.701 ohm) and after route resistance (282.342 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L4_N3 has 54.4548 percent resistance deviation between preRoute resistance (101.615 ohm) and after route resistance (223.108 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L4_N2 has 53.2716 percent resistance deviation between preRoute resistance (125.583 ohm) and after route resistance (268.75 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N0 has 49.7095 percent resistance deviation between preRoute resistance (98.0191 ohm) and after route resistance (194.906 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N4 has 47.7503 percent resistance deviation between preRoute resistance (71.6466 ohm) and after route resistance (137.123 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N6 has 45.9972 percent resistance deviation between preRoute resistance (78.5152 ohm) and after route resistance (145.391 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N5 has 45.8629 percent resistance deviation between preRoute resistance (79.4173 ohm) and after route resistance (146.697 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=111	Sink=111)
Level 4 (Total=14	Sink=0	IN_5VX8=11	IN_5VX6=3)
Level 3 (Total=8	Sink=0	BU_5VX16=6	BU_5VX12=2)
Level 2 (Total=2	Sink=0	BU_5VX16=2)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 111

# Analysis View: MAXview
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 111
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/C 1355.1(ps)
Min trig. edge delay at sink(R): u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/C 1314.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1314.9~1355.1(ps)      0~10(ps)            
Fall Phase Delay               : 1475.7~1517.1(ps)      0~10(ps)            
Trig. Edge Skew                : 40.2(ps)               200(ps)             
Rise Skew                      : 40.2(ps)               
Fall Skew                      : 41.4(ps)               
Max. Rise Buffer Tran.         : 232.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 206.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 177.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 167.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 131.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 142.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 138.8(ps)              0(ps)               

view MAXview : skew = 40.2ps (required = 200ps)
view MINview : skew = 21.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'MAXview'...
setting up for view 'MINview'...
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=784.6M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=784.6M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'MAXview' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=111	Sink=111)
Level 4 (Total=14	Sink=0	IN_5VX8=11	IN_5VX6=3)
Level 3 (Total=8	Sink=0	BU_5VX16=6	BU_5VX12=2)
Level 2 (Total=2	Sink=0	BU_5VX16=2)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 111

# Analysis View: MAXview
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 111
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/C 1355.1(ps)
Min trig. edge delay at sink(R): u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/C 1314.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1314.9~1355.1(ps)      0~10(ps)            
Fall Phase Delay               : 1475.7~1517.1(ps)      0~10(ps)            
Trig. Edge Skew                : 40.2(ps)               200(ps)             
Rise Skew                      : 40.2(ps)               
Fall Skew                      : 41.4(ps)               
Max. Rise Buffer Tran.         : 232.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 206.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 177.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 167.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 131.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 142.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 138.8(ps)              0(ps)               

view MAXview : skew = 40.2ps (required = 200ps)
view MINview : skew = 21.4ps (required = 200ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide ToVerilog.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          263
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          12

CONSTRAINTS
*** End ckSynthesis (cpu=0:00:16.8, real=0:00:17.0, mem=784.6M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=784.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 26

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 784.6M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 784.6M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 784.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	4	 0.09%	0	 0.00%
  2:	15	 0.34%	0	 0.00%
  3:	67	 1.51%	0	 0.00%
  4:	279	 6.28%	5	 0.11%
  5:	4081	91.79%	4441	99.89%


Total length: 1.195e+05um, number of vias: 17171
M1(H) length: 4.754e+03um, number of vias: 9528
M2(V) length: 5.454e+04um, number of vias: 7113
M3(H) length: 5.040e+04um, number of vias: 476
M4(V) length: 8.222e+03um, number of vias: 50
M5(H) length: 1.533e+03um, number of vias: 4
M6(V) length: 7.198e+01um

Peak Memory Usage was 784.6M 
*** Finished trialRoute (cpu=0:00:00.3 mem=784.6M) ***

Extraction called for design 'ToVerilog' of instances=2824 and nets=3835 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 784.598M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'MAXview'...
setting up for view 'MINview'...

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=111	Sink=111)
Level 4 (Total=14	Sink=0	IN_5VX8=11	IN_5VX6=3)
Level 3 (Total=8	Sink=0	BU_5VX16=6	BU_5VX12=2)
Level 2 (Total=2	Sink=0	BU_5VX16=2)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 111

# Analysis View: MAXview
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 111
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[6]/C 1376.7(ps)
Min trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[2]/C 1336(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1336~1376.7(ps)        0~10(ps)            
Fall Phase Delay               : 1494.5~1539.9(ps)      0~10(ps)            
Trig. Edge Skew                : 40.7(ps)               200(ps)             
Rise Skew                      : 40.7(ps)               
Fall Skew                      : 45.4(ps)               
Max. Rise Buffer Tran.         : 232.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 208.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 174.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 164.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 131.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 141.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 138.1(ps)              0(ps)               

view MAXview : skew = 40.7ps (required = 200ps)
view MINview : skew = 23ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'MAXview' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=784.6M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=784.6M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=784.6M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'MAXview' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=111	Sink=111)
Level 4 (Total=14	Sink=0	IN_5VX8=11	IN_5VX6=3)
Level 3 (Total=8	Sink=0	BU_5VX16=6	BU_5VX12=2)
Level 2 (Total=2	Sink=0	BU_5VX16=2)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 111

# Analysis View: MAXview
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 111
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[6]/C 1376.7(ps)
Min trig. edge delay at sink(R): u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[2]/C 1336(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1336~1376.7(ps)        0~10(ps)            
Fall Phase Delay               : 1494.5~1539.9(ps)      0~10(ps)            
Trig. Edge Skew                : 40.7(ps)               200(ps)             
Rise Skew                      : 40.7(ps)               
Fall Skew                      : 45.4(ps)               
Max. Rise Buffer Tran.         : 232.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 208.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 174.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 164.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 131.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 141.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 138.1(ps)              0(ps)               

view MAXview : skew = 40.7ps (required = 200ps)
view MINview : skew = 23ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:00.6, real=0:00:01.0, mem=784.6M) ***
**clockDesign ... cpu = 0:00:17, real = 0:00:18, mem = 761.7M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCCK-6316          15  The buffer cell choice %s (library %s cl...
WARNING   ENCCK-6324           1  More than %d instances moved during refi...
WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
WARNING   ENCCK-6350          12  Clock net %s has %g percent resistance d...
*** Message Summary: 39 warning(s), 0 error(s)

<CMD> getOpCond -max
max: slow_4_50V_175C
<CMD> getOpCond -max
max: slow_4_50V_175C
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 769.8M, totSessionCpu=0:07:00 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=769.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=769.8M) ***

Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=852.156 CPU=0:00:00.4 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.426  |
|           TNS (ns):| -14.128 |
|    Violating Paths:|   11    |
|          All Paths:|   136   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.396%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 818.0M, totSessionCpu=0:07:01 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 820.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 820.0M) ***
*** Starting optimizing excluded clock nets MEM= 820.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 820.0M) ***
Begin: GigaOpt Global Optimization
Info: 26 nets with fixed/cover wires excluded.
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 682 no-driver nets excluded.
*info: 26 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -2.426  TNS Slack -14.128 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.426| -14.128|    93.40%|   0:00:00.0|  957.7M|   MAXview|  default| Env_Out[12]                                        |
|  -2.309| -12.832|    94.45%|   0:00:02.0|  957.7M|   MAXview|  default| Env_Out[12]                                        |
|  -2.175| -11.275|    95.00%|   0:00:01.0|  957.7M|   MAXview|  default| Env_Out[11]                                        |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=957.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=957.7M) ***
** GigaOpt Global Opt End WNS Slack -2.175  TNS Slack -11.275 
End: GigaOpt Global Optimization
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=838.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.175  |
|           TNS (ns):| -11.275 |
|    Violating Paths:|   11    |
|          All Paths:|   136   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 838.6M, totSessionCpu=0:07:05 **
Info: 26 nets with fixed/cover wires excluded.
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.175  TNS Slack -11.275 Density 95.00
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.00%|        -|  -2.175| -11.275|   0:00:00.0|  955.0M|
|    94.99%|        1|  -2.105| -10.529|   0:00:01.0|  958.8M|
|    94.99%|        0|  -2.105| -10.529|   0:00:00.0|  958.8M|
|    94.38%|       15|  -2.105| -10.529|   0:00:00.0|  958.8M|
|    93.78%|       63|  -1.928|  -8.834|   0:00:02.0|  958.8M|
|    93.77%|        1|  -1.928|  -8.834|   0:00:00.0|  958.8M|
|    93.77%|        0|  -1.928|  -8.834|   0:00:00.0|  958.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.928  TNS Slack -8.834 Density 93.77
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:07:09 mem=882.5M) ***
Total net length = 1.088e+05 (5.519e+04 5.361e+04) (ext = 8.877e+03)
Density distribution unevenness ratio = 3.304%
Density distribution unevenness ratio = 3.198%
Move report: Timing Driven Placement moves 2767 insts, mean move: 13.34 um, max move: 233.52 um
	Max move on inst (u_FI_Full1/u_GilbertTransformer/const_mul_188_33/g3812): (8.34, -44.80) --> (-99.74, 80.64)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 882.5MB
Move report: Detail placement moves 2524 insts, mean move: 6.05 um, max move: 104.16 um
	Max move on inst (u_FI_Full1/u_GilbertTransformer/const_mul_161_42/FE_RC_721_0): (28.50, 152.32) --> (-75.66, 152.32)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 882.5MB
Summary Report:
Instances move: 2734 (out of 2797 movable)
Mean displacement: 15.15 um
Max displacement: 235.20 um (Instance: u_FI_Full1/u_GilbertTransformer/const_mul_188_33/g3812) (8.34, -44.8) -> (-101.42, 80.64)
	Length: 19 sites, height: 1 rows, site name: core_5v, cell type: MU2_5VX4
Total net length = 1.428e+05 (7.376e+04 6.903e+04) (ext = 9.291e+03)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 882.5MB
*** Finished refinePlace (0:07:11 mem=882.5M) ***
Ripped up 2679 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=844.32M, totSessionCpu=0:07:11).
*** Starting trialRoute (mem=844.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 26

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 845.3M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 846.3M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 854.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	8	 0.18%	0	 0.00%
  3:	36	 0.81%	0	 0.00%
  4:	131	 2.95%	1	 0.02%
  5:	4271	96.06%	4445	99.98%


Total length: 1.032e+05um, number of vias: 16273
M1(H) length: 4.462e+03um, number of vias: 9520
M2(V) length: 5.128e+04um, number of vias: 6370
M3(H) length: 4.107e+04um, number of vias: 361
M4(V) length: 6.026e+03um, number of vias: 20
M5(H) length: 3.925e+02um, number of vias: 2
M6(V) length: 1.220e+00um

Peak Memory Usage was 854.3M 
*** Finished trialRoute (cpu=0:00:00.3 mem=854.3M) ***

Extraction called for design 'ToVerilog' of instances=2822 and nets=3835 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 854.324M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 892.5M, InitMEM = 892.5M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=867.219 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 867.2M) ***
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=829.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.625  |
|           TNS (ns):| -5.718  |
|    Violating Paths:|    7    |
|          All Paths:|   136   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.767%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 831.1M, totSessionCpu=0:07:12 **
Begin: GigaOpt Optimization in WNS mode
Info: 26 nets with fixed/cover wires excluded.
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 684 no-driver nets excluded.
*info: 26 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.625 TNS Slack -5.718 Density 93.77
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.323|   -1.625|  -0.406|   -5.718|    93.77%|   0:00:00.0|  960.8M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|   0.052|   -1.250|   0.000|   -3.607|    94.09%|   0:00:01.0|  981.6M|   MAXview|  reg2reg| u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |
|        |         |        |         |          |            |        |          |         | ut1_reg[11]/D                                      |
|   0.243|   -1.054|   0.000|   -2.884|    94.46%|   0:00:02.0|  981.6M|        NA|       NA| NA                                                 |
|   0.243|   -1.054|   0.000|   -2.884|    94.46%|   0:00:00.0|  981.6M|   MAXview|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=981.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.054|   -1.054|  -2.884|   -2.884|    94.46%|   0:00:00.0|  981.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.968|   -0.968|  -2.493|   -2.493|    94.86%|   0:00:02.0|  981.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.886|   -0.886|  -2.168|   -2.168|    95.04%|   0:00:01.0|  981.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.811|   -0.811|  -1.943|   -1.943|    95.02%|   0:00:03.0|  981.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.752|   -0.752|  -1.767|   -1.767|    95.01%|   0:00:02.0| 1000.7M|   MAXview|  default| Env_Out[12]                                        |
|  -0.724|   -0.724|  -1.684|   -1.684|    95.01%|   0:00:05.0|  981.8M|   MAXview|  default| Env_Out[12]                                        |
|  -0.691|   -0.691|  -1.549|   -1.549|    95.07%|   0:00:18.0|  966.5M|   MAXview|  default| Env_Out[12]                                        |
|  -0.688|   -0.688|  -1.481|   -1.481|    95.06%|   0:00:02.0|  966.5M|   MAXview|  default| Env_Out[12]                                        |
|  -0.688|   -0.688|  -1.481|   -1.481|    95.03%|   0:00:22.0|  968.3M|   MAXview|  default| Env_Out[12]                                        |
|  -0.688|   -0.688|  -1.481|   -1.481|    95.03%|   0:00:21.0|  968.2M|   MAXview|  default| Env_Out[12]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:01:16 real=0:01:16 mem=968.2M) ***
** GigaOpt Optimizer WNS Slack -0.688 TNS Slack -1.481 Density 95.03
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.688  TNS Slack -1.481 Density 95.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.03%|        -|  -0.688|  -1.481|   0:00:00.0|  968.2M|
|    94.54%|       24|  -0.688|  -1.481|   0:00:00.0|  968.2M|
|    93.89%|       95|  -0.632|  -1.328|   0:00:03.0|  968.2M|
|    93.86%|        6|  -0.632|  -1.328|   0:00:00.0|  968.2M|
|    93.86%|        0|  -0.632|  -1.328|   0:00:00.0|  968.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.632  TNS Slack -1.328 Density 93.86
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=968.25M, totSessionCpu=0:08:35).
*** Starting refinePlace (0:08:35 mem=968.2M) ***
*** Starting refinePlace (0:08:35 mem=968.2M) ***
Total net length = 9.429e+04 (4.564e+04 4.865e+04) (ext = 8.485e+03)
Density distribution unevenness ratio = 2.989%
Density distribution unevenness ratio = 3.335%
Move report: Timing Driven Placement moves 2802 insts, mean move: 10.40 um, max move: 108.64 um
	Max move on inst (u_FI_Full1/u_GilbertTransformer/const_mul_161_42/FE_RC_721_0): (-75.66, 152.32) --> (28.50, 147.84)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 968.2MB
Move report: Detail placement moves 2573 insts, mean move: 5.91 um, max move: 63.84 um
	Max move on inst (u_FI_Full1/g2023): (-9.58, -76.16) --> (49.78, -71.68)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 970.2MB
Summary Report:
Instances move: 2759 (out of 2852 movable)
Mean displacement: 12.09 um
Max displacement: 105.84 um (Instance: u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93_40_groupi/FE_RC_698_0) (50.9, -58.24) -> (-28.06, -31.36)
	Length: 9 sites, height: 1 rows, site name: core_5v, cell type: NO2_5VX2
Total net length = 1.268e+05 (6.369e+04 6.307e+04) (ext = 8.814e+03)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 970.2MB
*** Finished refinePlace (0:08:38 mem=970.2M) ***
*** maximum move = 105.84 um ***
*** Finished refinePlace (0:08:38 mem=970.2M) ***
*** Finished re-routing un-routed nets (970.2M) ***

*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=970.2M) ***
** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -0.993 Density 93.86
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.532|   -0.532|  -0.993|   -0.993|    93.86%|   0:00:00.0|  970.2M|   MAXview|  default| Env_Out[12]                                        |
|  -0.138|   -0.138|  -0.176|   -0.176|    95.65%|   0:00:22.0|  970.9M|   MAXview|  default| Env_Out[12]                                        |
|  -0.133|   -0.133|  -0.133|   -0.133|    95.61%|   0:00:26.0|  971.8M|   MAXview|  default| Env_Out[12]                                        |
|  -0.118|   -0.118|  -0.118|   -0.118|    95.61%|   0:00:13.0|  972.4M|   MAXview|  default| Env_Out[12]                                        |
|  -0.118|   -0.118|  -0.118|   -0.118|    95.61%|   0:00:34.0|  973.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.118|   -0.118|  -0.118|   -0.118|    95.61%|   0:00:00.0|  973.6M|   MAXview|  default| Env_Out[12]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:01:34 real=0:01:35 mem=973.6M) ***
** GigaOpt Optimizer WNS Slack -0.118 TNS Slack -0.118 Density 95.61
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.118  TNS Slack -0.118 Density 95.61
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.61%|        -|  -0.118|  -0.118|   0:00:00.0|  973.6M|
|    95.03%|       28|  -0.116|  -0.116|   0:00:00.0|  973.6M|
|    94.04%|      119|  -0.082|  -0.082|   0:00:03.0|  973.6M|
|    94.00%|       10|  -0.082|  -0.082|   0:00:00.0|  973.6M|
|    94.00%|        0|  -0.082|  -0.082|   0:00:00.0|  973.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.082  TNS Slack -0.082 Density 94.00
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=971.11M, totSessionCpu=0:10:16).
*** Starting refinePlace (0:10:16 mem=971.1M) ***
*** Starting refinePlace (0:10:16 mem=971.1M) ***
Total net length = 1.194e+05 (5.903e+04 6.037e+04) (ext = 8.657e+03)
Density distribution unevenness ratio = 2.488%
Density distribution unevenness ratio = 2.756%
Move report: Timing Driven Placement moves 2843 insts, mean move: 10.29 um, max move: 144.48 um
	Max move on inst (u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93_40_groupi/FE_RC_696_0): (-17.98, -35.84) --> (-104.22, 22.40)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 971.1MB
Move report: Detail placement moves 2652 insts, mean move: 6.11 um, max move: 53.76 um
	Max move on inst (u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_108_0): (4.42, -156.80) --> (53.70, -152.32)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 974.1MB
Summary Report:
Instances move: 2838 (out of 2907 movable)
Mean displacement: 12.00 um
Max displacement: 144.48 um (Instance: u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93_40_groupi/FE_RC_696_0) (-17.98, -35.84) -> (-104.22, 22.4)
	Length: 16 sites, height: 1 rows, site name: core_5v, cell type: NO2I1_5VX4
Total net length = 1.311e+05 (6.556e+04 6.552e+04) (ext = 8.850e+03)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 974.1MB
*** Finished refinePlace (0:10:19 mem=974.1M) ***
*** maximum move = 144.48 um ***
*** Finished refinePlace (0:10:19 mem=974.1M) ***
*** Finished re-routing un-routed nets (974.1M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=974.1M) ***
** GigaOpt Optimizer WNS Slack -0.117 TNS Slack -0.117 Density 94.00

*** Finish post-CTS Setup Fixing (cpu=0:03:06 real=0:03:07 mem=974.1M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Summary (cpu=3.12min real=3.12min mem=855.4M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.117  |  1.181  | -0.117  |
|           TNS (ns):| -0.117  |  0.000  | -0.117  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.999%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:20, real = 0:03:20, mem = 855.4M, totSessionCpu=0:10:19 **
Info: 26 nets with fixed/cover wires excluded.
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
*** Starting trialRoute (mem=855.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 26

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 855.4M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 855.4M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 863.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	8	 0.18%	0	 0.00%
  2:	13	 0.29%	0	 0.00%
  3:	32	 0.72%	0	 0.00%
  4:	150	 3.37%	1	 0.02%
  5:	4243	95.43%	4445	99.98%


Total length: 1.021e+05um, number of vias: 16617
M1(H) length: 4.569e+03um, number of vias: 9804
M2(V) length: 5.120e+04um, number of vias: 6414
M3(H) length: 3.901e+04um, number of vias: 375
M4(V) length: 6.408e+03um, number of vias: 24
M5(H) length: 8.688e+02um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 863.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=863.4M) ***

Extraction called for design 'ToVerilog' of instances=2932 and nets=3953 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 863.395M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 901.6M, InitMEM = 901.6M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=876.289 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 876.3M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 26 nets with fixed/cover wires excluded.
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | -0.56 |          0|          0|  94.00  |            |           |
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | -0.56 |          0|          0|  94.00  |   0:00:00.0|     967.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=967.9M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.078 -> 0.034 (bump = 0.044)
Begin: GigaOpt postEco optimization
Info: 26 nets with fixed/cover wires excluded.
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 702 no-driver nets excluded.
*info: 26 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -1.083 Density 94.00
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.556|   -0.556|  -1.083|   -1.083|    94.00%|   0:00:00.0|  986.9M|   MAXview|  default| Env_Out[12]                                        |
|  -0.444|   -0.444|  -0.748|   -0.748|    94.08%|   0:00:00.0|  986.9M|   MAXview|  default| Env_Out[12]                                        |
|  -0.357|   -0.357|  -0.544|   -0.544|    94.13%|   0:00:01.0|  986.9M|   MAXview|  default| Env_Out[12]                                        |
|  -0.333|   -0.333|  -0.497|   -0.497|    94.27%|   0:00:01.0|  986.9M|   MAXview|  default| Env_Out[12]                                        |
|  -0.299|   -0.299|  -0.427|   -0.427|    94.27%|   0:00:01.0|  969.9M|   MAXview|  default| Env_Out[12]                                        |
|  -0.257|   -0.257|  -0.368|   -0.368|    94.39%|   0:00:02.0|  971.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.238|   -0.238|  -0.344|   -0.344|    94.48%|   0:00:05.0|  971.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.219|   -0.219|  -0.308|   -0.308|    94.55%|   0:00:00.0|  971.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.186|   -0.186|  -0.256|   -0.256|    94.55%|   0:00:03.0|  971.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.186|   -0.186|  -0.242|   -0.242|    94.56%|   0:00:01.0|  971.6M|   MAXview|  default| Env_Out[12]                                        |
|  -0.186|   -0.186|  -0.242|   -0.242|    94.54%|   0:00:06.0|  971.6M|   MAXview|  default| Env_Out[12]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:20.4 real=0:00:20.0 mem=971.6M) ***
** GigaOpt Optimizer WNS Slack -0.186 TNS Slack -0.242 Density 94.54
*** Starting refinePlace (0:10:41 mem=971.6M) ***
*** Starting refinePlace (0:10:41 mem=971.6M) ***
Total net length = 9.358e+04 (4.415e+04 4.943e+04) (ext = 8.521e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 971.6MB
Summary Report:
Instances move: 0 (out of 2939 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 9.358e+04 (4.415e+04 4.943e+04) (ext = 8.521e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 971.6MB
*** Finished refinePlace (0:10:41 mem=971.6M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:10:41 mem=971.6M) ***
*** Finished re-routing un-routed nets (971.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=971.6M) ***
** GigaOpt Optimizer WNS Slack -0.186 TNS Slack -0.242 Density 94.58

*** Finish post-CTS Setup Fixing (cpu=0:00:20.6 real=0:00:20.0 mem=971.6M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.078 -> 0.071 (bump = 0.007)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 1.52392563243%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Extraction called for design 'ToVerilog' of instances=2964 and nets=3985 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 887.262M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 895.3M, InitMEM = 895.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=877.281 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 877.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:42, real = 0:03:43, mem = 839.1M, totSessionCpu=0:10:42 **
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.185  |  1.108  | -0.185  |
|           TNS (ns):| -0.242  |  0.000  | -0.242  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.575%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:43, real = 0:03:44, mem = 839.1M, totSessionCpu=0:10:43 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 797.4M, totSessionCpu=0:10:43 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=797.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=797.4M) ***

All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:10:44 mem=982.7M ***
*info: Starting Blocking QThread with 1 CPU
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for FASTlib libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
Found active setup analysis view MAXview
Found active hold analysis view MINview
Done building hold timer [668 node(s), 1093 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***

Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:10:44 mem=982.7M ***
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.185  |  1.108  | -0.185  |
|           TNS (ns):| -0.242  |  0.000  | -0.242  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  |  0.213  | -0.134  |
|           TNS (ns):| -1.561  |  0.000  | -1.561  |
|    Violating Paths:|   17    |    0    |   17    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.785   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.575%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Info: 26 nets with fixed/cover wires excluded.
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:01.3 real=0:00:03.0 totSessionCpu=0:10:45 mem=974.2M density=94.575% ***
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.134|    -1.56|      17|          0|       0(     0)|    94.58%|   0:00:03.0|   974.2M|
|   1|  -0.134|    -1.56|      17|          0|       0(     0)|    94.58%|   0:00:03.0|   974.2M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.134|    -1.56|      17|          0|       0(     0)|    94.58%|   0:00:03.0|   974.2M|
|   1|  -0.100|    -0.10|       1|         13|       0(     0)|    94.81%|   0:00:03.0|   975.9M|
|   2|   0.000|     0.00|       0|          1|       0(     0)|    94.83%|   0:00:03.0|   975.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 14 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:01.6 real=0:00:03.0 totSessionCpu=0:10:45 mem=975.9M density=94.828% ***
*info:
*info: Added a total of 14 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BU_5VX1' used
*info:           13 cells of type 'BU_5VX2' used
*info:
*** Starting refinePlace (0:10:45 mem=975.9M) ***
*** Starting refinePlace (0:10:45 mem=975.9M) ***
Total net length = 9.542e+04 (4.455e+04 5.087e+04) (ext = 9.099e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 975.9MB
Summary Report:
Instances move: 0 (out of 2953 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 9.542e+04 (4.455e+04 5.087e+04) (ext = 9.099e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 975.9MB
*** Finished refinePlace (0:10:45 mem=975.9M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:10:45 mem=975.9M) ***
*** Finished re-routing un-routed nets (975.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=975.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:10:45 mem=975.9M density=94.828%) ***
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 861.5M, totSessionCpu=0:10:45 **
*** Steiner Routed Nets: 2.33687405159%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.018 -> -0.018 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.018 -> -0.018 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 2.33687405159%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 861.5M, totSessionCpu=0:10:45 **
Found active setup analysis view MAXview
Found active hold analysis view MINview
*info: Starting Blocking QThread with 1 CPU
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.185  |  1.108  | -0.185  |
|           TNS (ns):| -0.242  |  0.000  | -0.242  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.073  |  0.213  |  0.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.828%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 859.5M, totSessionCpu=0:10:46 **
*** Finished optDesign ***
<CMD> pan 4.871 -15.565
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ToVerilog_postCTS -outDir timingReports_postCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=818.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=818.0M) ***

Extraction called for design 'ToVerilog' of instances=2978 and nets=3999 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 817.957M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=831.066 CPU=0:00:00.4 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.185  |  1.108  | -0.185  |
|           TNS (ns):| -0.242  |  0.000  | -0.242  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.828%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports_postCTS
Total CPU time: 1.28 sec
Total Real time: 2.0 sec
Total Memory Usage: 792.90625 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_postCTS -outDir timingReports_postCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=780.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=780.8M) ***

Extraction called for design 'ToVerilog' of instances=2978 and nets=3999 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 780.844M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=830.824 CPU=0:00:00.4 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.073  |  0.213  |  0.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

Density: 94.828%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports_postCTS
Total CPU time: 0.81 sec
Total Real time: 0.0 sec
Total Memory Usage: 780.601562 Mbytes
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 715.38 (MB), peak = 821.93 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=780.6M, init mem=780.6M)
*info: Placed = 2978           (Fixed = 136)
*info: Unplaced = 0           
Placement Density:94.83%(90427/95359)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=780.6M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (26) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=780.6M) ***

globalDetailRoute

#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Dec  6 15:26:18 2022
#
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] connects to NET clk__L4_N13 at location (32.260 -78.110) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12] connects to NET clk__L4_N13 at location (32.240 -83.750) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] connects to NET clk__L4_N13 at location (32.240 -86.490) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] connects to NET clk__L4_N13 at location (28.325 -101.290) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10] connects to NET clk__L4_N13 at location (59.195 -92.140) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10] connects to NET clk__L4_N13 at location (58.880 -95.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] connects to NET clk__L4_N13 at location (58.280 -86.490) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11] connects to NET clk__L4_N13 at location (58.280 -83.750) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk__L4_N13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] connects to NET clk__L4_N12 at location (32.320 -56.870) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] connects to NET clk__L4_N12 at location (32.320 -59.810) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] connects to NET clk__L4_N12 at location (32.320 -65.830) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] connects to NET clk__L4_N12 at location (32.320 -69.240) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] connects to NET clk__L4_N12 at location (20.765 -50.660) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] connects to NET clk__L4_N12 at location (9.740 -74.450) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] connects to NET clk__L4_N12 at location (13.520 -65.300) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12] connects to NET clk__L4_N12 at location (13.480 -59.810) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] connects to NET clk__L4_N12 at location (13.480 -56.760) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk__L4_N12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0] connects to NET clk__L4_N11 at location (144.245 74.390) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] connects to NET clk__L4_N11 at location (142.640 77.530) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5] connects to NET clk__L4_N11 at location (132.430 68.900) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET clk__L4_N11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk__L4_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.500.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [5.500 - 5.500] has 1 net.
#Voltage range [0.000 - 5.500] has 3996 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 751.61 (MB), peak = 821.93 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-21.090 59.920) on MET1 for NET clk__L4_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-23.890 68.880) on MET1 for NET clk__L4_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-25.570 65.520) on MET1 for NET clk__L4_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-41.810 83.440) on MET1 for NET clk__L4_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-23.270 83.440) on MET1 for NET clk__L4_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-41.810 74.480) on MET1 for NET clk__L4_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-41.190 68.880) on MET1 for NET clk__L4_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-18.850 50.960) on MET1 for NET clk__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-22.210 47.600) on MET1 for NET clk__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-3.170 59.920) on MET1 for NET clk__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (8.030 77.840) on MET1 for NET clk__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-4.230 68.880) on MET1 for NET clk__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-12.690 77.840) on MET1 for NET clk__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-22.150 74.480) on MET1 for NET clk__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-4.850 74.480) on MET1 for NET clk__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (19.230 65.520) on MET1 for NET clk__L4_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (1.310 65.520) on MET1 for NET clk__L4_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (32.170 68.880) on MET1 for NET clk__L4_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (13.630 68.880) on MET1 for NET clk__L4_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (13.630 74.480) on MET1 for NET clk__L4_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#14 routed nets are extracted.
#    14 (0.35%) extracted nets are partially routed.
#12 routed nets are imported.
#3270 (81.77%) nets are without wires.
#703 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3999.
#Number of eco nets is 14
#
#Start data preparation...
#
#Data preparation is done on Tue Dec  6 15:26:20 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Dec  6 15:26:20 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         573          23        1482    69.16%
#  Metal 2        V         539          46        1482     0.00%
#  Metal 3        H         596           0        1482     0.00%
#  Metal 4        V         585           0        1482     0.00%
#  Metal 5        H         298           0        1482     0.00%
#  Metal 6        V          59           0        1482     0.00%
#  --------------------------------------------------------------
#  Total                   2651       1.93%  8892    11.53%
#
#  26 nets (0.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 751.75 (MB), peak = 821.93 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.44 (MB), peak = 821.93 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.80 (MB), peak = 821.93 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 703 (skipped).
#Total number of routable nets = 3296.
#Total number of nets in the design = 3999.
#
#3284 routable nets have only global wires.
#12 routable nets have only detail routed wires.
#14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 14            3270  
#------------------------------------------------
#        Total                 14            3270  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 26            3270  
#------------------------------------------------
#        Total                 26            3270  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      3(0.20%)   (0.20%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 93871 um.
#Total half perimeter of net bounding box = 101272 um.
#Total wire length on LAYER MET1 = 824 um.
#Total wire length on LAYER MET2 = 35437 um.
#Total wire length on LAYER MET3 = 40201 um.
#Total wire length on LAYER MET4 = 16370 um.
#Total wire length on LAYER METTP = 1040 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 15130
#Up-Via Summary (total 15130):
#           
#-----------------------
#  Metal 1         9283
#  Metal 2         4982
#  Metal 3          841
#  Metal 4           24
#-----------------------
#                 15130 
#
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.80 (MB), peak = 821.93 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Tue Dec  6 15:26:20 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.80 (MB), peak = 821.93 (MB)
#Start Track Assignment.
#Done with 3188 horizontal wires in 1 hboxes and 3704 vertical wires in 1 hboxes.
#Done with 802 horizontal wires in 1 hboxes and 820 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 91262 um.
#Total half perimeter of net bounding box = 101272 um.
#Total wire length on LAYER MET1 = 840 um.
#Total wire length on LAYER MET2 = 34079 um.
#Total wire length on LAYER MET3 = 38925 um.
#Total wire length on LAYER MET4 = 16349 um.
#Total wire length on LAYER METTP = 1069 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 15101
#Up-Via Summary (total 15101):
#           
#-----------------------
#  Metal 1         9270
#  Metal 2         4970
#  Metal 3          837
#  Metal 4           24
#-----------------------
#                 15101 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 724.18 (MB), peak = 821.93 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.67 (MB)
#Total memory = 724.18 (MB)
#Peak memory = 821.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 242
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   Totals
#	MET1        192        1       43      236
#	MET2          6        0        0        6
#	Totals      198        1       43      242
#2953 out of 2978 instances need to be verified(marked ipoed).
#    number of violations = 247
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   Totals
#	MET1        195        1       45      241
#	MET2          6        0        0        6
#	Totals      201        1       45      247
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 869.93 (MB), peak = 906.17 (MB)
#start 1st optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	MET1         40        2        0       42
#	MET2          0        3        1        4
#	Totals       40        5        1       46
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 869.95 (MB), peak = 906.17 (MB)
#start 2nd optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         39        2       41
#	Totals       39        2       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.95 (MB), peak = 906.17 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	MET1          0        0
#	MET2          1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 869.95 (MB), peak = 906.17 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.95 (MB), peak = 906.17 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.95 (MB), peak = 906.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 98658 um.
#Total half perimeter of net bounding box = 101272 um.
#Total wire length on LAYER MET1 = 3940 um.
#Total wire length on LAYER MET2 = 37699 um.
#Total wire length on LAYER MET3 = 39344 um.
#Total wire length on LAYER MET4 = 16662 um.
#Total wire length on LAYER METTP = 1012 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 19667
#Up-Via Summary (total 19667):
#           
#-----------------------
#  Metal 1         9962
#  Metal 2         8206
#  Metal 3         1465
#  Metal 4           34
#-----------------------
#                 19667 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 145.77 (MB)
#Total memory = 869.95 (MB)
#Peak memory = 906.17 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 733.45 (MB), peak = 906.17 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 98658 um.
#Total half perimeter of net bounding box = 101272 um.
#Total wire length on LAYER MET1 = 3940 um.
#Total wire length on LAYER MET2 = 37699 um.
#Total wire length on LAYER MET3 = 39344 um.
#Total wire length on LAYER MET4 = 16662 um.
#Total wire length on LAYER METTP = 1012 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 19667
#Up-Via Summary (total 19667):
#           
#-----------------------
#  Metal 1         9962
#  Metal 2         8206
#  Metal 3         1465
#  Metal 4           34
#-----------------------
#                 19667 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Dec  6 15:26:59 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 733.46 (MB), peak = 906.17 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 856 horizontal wires in 1 hboxes and 674 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 100114 um.
#Total half perimeter of net bounding box = 101272 um.
#Total wire length on LAYER MET1 = 3952 um.
#Total wire length on LAYER MET2 = 38021 um.
#Total wire length on LAYER MET3 = 40127 um.
#Total wire length on LAYER MET4 = 16998 um.
#Total wire length on LAYER METTP = 1017 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 19667
#Up-Via Summary (total 19667):
#           
#-----------------------
#  Metal 1         9962
#  Metal 2         8206
#  Metal 3         1465
#  Metal 4           34
#-----------------------
#                 19667 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.97 (MB), peak = 906.17 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 100114 um.
#Total half perimeter of net bounding box = 101272 um.
#Total wire length on LAYER MET1 = 3952 um.
#Total wire length on LAYER MET2 = 38021 um.
#Total wire length on LAYER MET3 = 40127 um.
#Total wire length on LAYER MET4 = 16998 um.
#Total wire length on LAYER METTP = 1017 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 19667
#Up-Via Summary (total 19667):
#           
#-----------------------
#  Metal 1         9962
#  Metal 2         8206
#  Metal 3         1465
#  Metal 4           34
#-----------------------
#                 19667 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 814.67 (MB), peak = 906.17 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 814.67 (MB), peak = 906.17 (MB)
#CELL_VIEW ToVerilog,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#detailRoute Statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = 90.49 (MB)
#Total memory = 814.67 (MB)
#Peak memory = 906.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = 99.24 (MB)
#Total memory = 814.67 (MB)
#Peak memory = 906.17 (MB)
#Number of warnings = 56
#Total number of warnings = 57
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec  6 15:27:05 2022
#
#routeDesign: cpu time = 00:00:46, elapsed time = 00:00:46, memory = 814.67 (MB), peak = 906.17 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariations -skew true -clockPropagation sdcControl

Usage: setAnalysisMode [-help] [-reset]
                       [-analysisType {single|bcwc|onChipVariation}]
                       [-asyncChecks {async|noAsync|asyncOnly}]
                       [-caseAnalysis {true|false}] [-checkType {setup|hold}]
                       [-clkNetsMarking {beforeConstProp|afterConstProp}]
                       [-clkSrcPath {true|false}]
                       [-clockGatingCheck {true|false}]
                       [-clockPropagation {sdcControl|forcedIdeal|autoDetectClockTree}]
                       [-cppr {both|none|setup|hold}]
                       [-enableMultipleDriveNet {true|false}]
                       [-honorActiveLogicView {true|false}]
                       [-honorClockDomains {true|false}] [-log {true|false}]
                       [-propSlew {true|false}]
                       [-sequentialConstProp {true|false}] [-skew {true|false}]
                       [-timeBorrowing {true|false}]
                       [-timingEngine {statistical|static}]
                       [-timingSelfLoopsNoSkew {true|false}]
                       [-usefulSkew {true|false}]
                       [-useOutputPinCap {true|false}] [-warn {true|false}] [-socv {true|false} | -aocv {true|false}]

**ERROR: (ENCTCM-23):	"onChipVariations" is not a valid enum for "-analysisType", the allowed values are {single bcwc onChipVariation}.

<CMD> setAnalysisMode -analysisType onChipVariations -skew true -clockPropagation sdcControl

Usage: setAnalysisMode [-help] [-reset]
                       [-analysisType {single|bcwc|onChipVariation}]
                       [-asyncChecks {async|noAsync|asyncOnly}]
                       [-caseAnalysis {true|false}] [-checkType {setup|hold}]
                       [-clkNetsMarking {beforeConstProp|afterConstProp}]
                       [-clkSrcPath {true|false}]
                       [-clockGatingCheck {true|false}]
                       [-clockPropagation {sdcControl|forcedIdeal|autoDetectClockTree}]
                       [-cppr {both|none|setup|hold}]
                       [-enableMultipleDriveNet {true|false}]
                       [-honorActiveLogicView {true|false}]
                       [-honorClockDomains {true|false}] [-log {true|false}]
                       [-propSlew {true|false}]
                       [-sequentialConstProp {true|false}] [-skew {true|false}]
                       [-timeBorrowing {true|false}]
                       [-timingEngine {statistical|static}]
                       [-timingSelfLoopsNoSkew {true|false}]
                       [-usefulSkew {true|false}]
                       [-useOutputPinCap {true|false}] [-warn {true|false}] [-socv {true|false} | -aocv {true|false}]

**ERROR: (ENCTCM-23):	"onChipVariations" is not a valid enum for "-analysisType", the allowed values are {single bcwc onChipVariation}.

<CMD> setAnalysisMode -analysisType onChipVariations -skew true -clockPropagation sdcControl

Usage: setAnalysisMode [-help] [-reset]
                       [-analysisType {single|bcwc|onChipVariation}]
                       [-asyncChecks {async|noAsync|asyncOnly}]
                       [-caseAnalysis {true|false}] [-checkType {setup|hold}]
                       [-clkNetsMarking {beforeConstProp|afterConstProp}]
                       [-clkSrcPath {true|false}]
                       [-clockGatingCheck {true|false}]
                       [-clockPropagation {sdcControl|forcedIdeal|autoDetectClockTree}]
                       [-cppr {both|none|setup|hold}]
                       [-enableMultipleDriveNet {true|false}]
                       [-honorActiveLogicView {true|false}]
                       [-honorClockDomains {true|false}] [-log {true|false}]
                       [-propSlew {true|false}]
                       [-sequentialConstProp {true|false}] [-skew {true|false}]
                       [-timeBorrowing {true|false}]
                       [-timingEngine {statistical|static}]
                       [-timingSelfLoopsNoSkew {true|false}]
                       [-usefulSkew {true|false}]
                       [-useOutputPinCap {true|false}] [-warn {true|false}] [-socv {true|false} | -aocv {true|false}]

**ERROR: (ENCTCM-23):	"onChipVariations" is not a valid enum for "-analysisType", the allowed values are {single bcwc onChipVariation}.

<CMD> setAnalysisMode -analysisType onChipVariation -skew true -clockPropagation sdcControl
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (ENCOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man ENCOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 818.4M, totSessionCpu=0:12:01 **
#Created 302 library cell signatures
#Created 3999 NETS and 0 SPECIALNETS signatures
#Created 2979 instance signatures
Begin checking placement ... (start mem=818.4M, init mem=818.4M)
*info: Placed = 2978           (Fixed = 25)
*info: Unplaced = 0           
Placement Density:94.83%(90427/95359)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=818.4M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'ToVerilog' of instances=2978 and nets=3999 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./ToVerilog_30502_hrJ82F.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 818.4M)
Extracted 10.0064% (CPU Time= 0:00:00.0  MEM= 880.4M)
Extracted 20.0057% (CPU Time= 0:00:00.1  MEM= 878.4M)
Extracted 30.005% (CPU Time= 0:00:00.1  MEM= 878.4M)
Extracted 40.0043% (CPU Time= 0:00:00.1  MEM= 878.4M)
Extracted 50.0072% (CPU Time= 0:00:00.1  MEM= 878.4M)
Extracted 60.0064% (CPU Time= 0:00:00.1  MEM= 878.4M)
Extracted 70.0057% (CPU Time= 0:00:00.1  MEM= 878.4M)
Extracted 80.005% (CPU Time= 0:00:00.2  MEM= 878.4M)
Extracted 90.0043% (CPU Time= 0:00:00.2  MEM= 878.4M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 878.4M)
Number of Extracted Resistors     : 47720
Number of Extracted Ground Cap.   : 50881
Number of Extracted Coupling Cap. : 90736
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 837.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 844.441M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 860.5M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 860.5M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 860.5M, InitMEM = 860.5M)
*** Calculating scaling factor for SLOWlib libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 3999,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=864.637 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 864.6M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 864.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 826.5M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 3999,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=872.684 CPU=0:00:01.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 872.7M) ***
*** Done Building Timing Graph (cpu=0:00:02, real=0:00:03, mem=834.53M, totSessionCpu=0:12:04).
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.043  |  1.109  | -0.043  |
|           TNS (ns):| -0.043  |  0.000  | -0.043  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.828%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 834.5M, totSessionCpu=0:12:04 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 891.76M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   |     0   |     0   | -0.04 |          0|          0|  94.83  |            |           |
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   |     0   |     0   | -0.07 |          0|          0|  94.83  |   0:00:00.0|    1085.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1085.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 960.4M, totSessionCpu=0:12:05 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 960.35M).
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=960.4M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.074  |  1.079  | -0.074  |
|           TNS (ns):| -0.074  |  0.000  | -0.074  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.828%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 960.4M, totSessionCpu=0:12:05 **
*** Timing NOT met, worst failing slack is -0.074
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 4 ideal nets excluded from IPO operation.
*info: 702 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.074 TNS Slack -0.074 Density 94.83
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.074|   -0.074|  -0.074|   -0.074|    94.83%|   0:00:00.0| 1017.6M|   MAXview|  default| Env_Out[12]                                        |
|   0.000|    0.000|   0.000|    0.000|    94.87%|   0:00:00.0| 1019.3M|   MAXview|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1019.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 94.87
Update Timing Windows (Threshold 0.162) ...
Re Calculate Delays on 1 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1019.3M) ***
*** Starting refinePlace (0:12:07 mem=943.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 943.0MB
Summary Report:
Instances move: 0 (out of 2956 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 943.0MB
*** Finished refinePlace (0:12:07 mem=943.0M) ***
Density distribution unevenness ratio = 2.007%
End: GigaOpt Optimization in WNS mode
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=902.9M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  1.153  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.867%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 902.9M, totSessionCpu=0:12:07 **
GigaOpt: target slack met, skip TNS optimization
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=898.8M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  1.153  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.867%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 898.8M, totSessionCpu=0:12:07 **
Default Rule : ""
Non Default Rules :
Worst Slack : 1.153 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 95 (2.4%)
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  1.153  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.867%
Total number of glitch violations: 0
------------------------------------------------------------
Active setup views: MAXview 
Active hold views: MINview 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Dec  6 15:29:25 2022
#
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Loading the last recorded routing design signature
#Created 3 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 3
#  Total number of placement changes (moved instances are counted twice) = 3
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.500.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [5.500 - 5.500] has 1 net.
#Voltage range [0.000 - 5.500] has 3999 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#95/3299 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 775.49 (MB), peak = 906.17 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (154.170 145.330) on MET1 for NET u_FI_Full1/u_GilbertTransformer/const_mul_173_42/FE_PSN369_n_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (152.820 145.320) on MET1 for NET u_FI_Full1/u_GilbertTransformer/const_mul_173_42/n_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-648) NET u_FI_Full1/u_GilbertTransformer/const_mul_173_42/n_24 has incorrect extension for self (should be half extension) at (145.505 129.620) LAYER MET2. Other end point at (145.505 118.920)
#WARNING (NRDB-872) WIRE segments on NET u_FI_Full1/u_GilbertTransformer/const_mul_173_42/n_24 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (83.610 60.745) on MET1 for NET u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/FE_PSN370_n_120. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-648) NET u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/FE_PSN370_n_120 has incorrect extension for self (should be half extension) at (81.245 46.940) LAYER MET3. Other end point at (78.095 46.940)
#WARNING (NRDB-872) WIRE segments on NET u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/FE_PSN370_n_120 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-0.390 96.585) on MET1 for NET u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/FE_PSN371_n_158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (82.260 60.760) on MET1 for NET u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/n_120. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-1.740 96.600) on MET1 for NET u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/n_158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-648) NET u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/n_158 has incorrect extension for self (should be half extension) at (-2.545 86.310) LAYER MET2. Other end point at (-2.545 85.370)
#WARNING (NRDB-872) WIRE segments on NET u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/n_158 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#6 routed nets are extracted.
#    6 (0.15%) extracted nets are partially routed.
#3293 routed nets are imported.
#703 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4002.
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 6
#
#Start data preparation...
#
#Data preparation is done on Tue Dec  6 15:29:26 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Dec  6 15:29:26 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         573          23        1482    69.23%
#  Metal 2        V         539          46        1482     0.00%
#  Metal 3        H         596           0        1482     0.00%
#  Metal 4        V         585           0        1482     0.00%
#  Metal 5        H         298           0        1482     0.00%
#  Metal 6        V          59           0        1482     0.00%
#  --------------------------------------------------------------
#  Total                   2651       1.93%  8892    11.54%
#
#  26 nets (0.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 775.77 (MB), peak = 906.17 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 777.72 (MB), peak = 906.17 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 777.73 (MB), peak = 906.17 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 703 (skipped).
#Total number of routable nets = 3299.
#Total number of nets in the design = 4002.
#
#6 routable nets have only global wires.
#3293 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#120 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                  1               5  
#------------------------------------------------
#        Total                  1               5  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 26                 95            3178  
#-------------------------------------------------------------------
#        Total                 26                 95            3178  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      1(0.07%)   (0.07%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      0(0.00%)      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 100197 um.
#Total half perimeter of net bounding box = 101359 um.
#Total wire length on LAYER MET1 = 3952 um.
#Total wire length on LAYER MET2 = 38094 um.
#Total wire length on LAYER MET3 = 40136 um.
#Total wire length on LAYER MET4 = 16998 um.
#Total wire length on LAYER METTP = 1017 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 19673
#Up-Via Summary (total 19673):
#           
#-----------------------
#  Metal 1         9968
#  Metal 2         8206
#  Metal 3         1465
#  Metal 4           34
#-----------------------
#                 19673 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 777.74 (MB), peak = 906.17 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Tue Dec  6 15:29:26 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 777.74 (MB), peak = 906.17 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 100205 um.
#Total half perimeter of net bounding box = 101359 um.
#Total wire length on LAYER MET1 = 3952 um.
#Total wire length on LAYER MET2 = 38098 um.
#Total wire length on LAYER MET3 = 40140 um.
#Total wire length on LAYER MET4 = 16998 um.
#Total wire length on LAYER METTP = 1017 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 19673
#Up-Via Summary (total 19673):
#           
#-----------------------
#  Metal 1         9968
#  Metal 2         8206
#  Metal 3         1465
#  Metal 4           34
#-----------------------
#                 19673 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 782.17 (MB), peak = 906.17 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.34 (MB)
#Total memory = 782.17 (MB)
#Peak memory = 906.17 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 11.1% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          1        1
#	Totals        1        1
#3 out of 2981 instances need to be verified(marked ipoed).
#1.9% of the total area is being checked for drcs
#1.9% of the total area was checked
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          3        4        7
#	Totals        3        4        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.34 (MB), peak = 906.17 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 832.95 (MB), peak = 906.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 100192 um.
#Total half perimeter of net bounding box = 101359 um.
#Total wire length on LAYER MET1 = 3944 um.
#Total wire length on LAYER MET2 = 38083 um.
#Total wire length on LAYER MET3 = 40154 um.
#Total wire length on LAYER MET4 = 16996 um.
#Total wire length on LAYER METTP = 1017 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 19678
#Up-Via Summary (total 19678):
#           
#-----------------------
#  Metal 1         9969
#  Metal 2         8210
#  Metal 3         1465
#  Metal 4           34
#-----------------------
#                 19678 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 50.79 (MB)
#Total memory = 832.95 (MB)
#Peak memory = 906.17 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 785.27 (MB), peak = 906.17 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 100192 um.
#Total half perimeter of net bounding box = 101359 um.
#Total wire length on LAYER MET1 = 3944 um.
#Total wire length on LAYER MET2 = 38083 um.
#Total wire length on LAYER MET3 = 40154 um.
#Total wire length on LAYER MET4 = 16996 um.
#Total wire length on LAYER METTP = 1017 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 19678
#Up-Via Summary (total 19678):
#           
#-----------------------
#  Metal 1         9969
#  Metal 2         8210
#  Metal 3         1465
#  Metal 4           34
#-----------------------
#                 19678 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 3.11 (MB)
#Total memory = 785.27 (MB)
#Peak memory = 906.17 (MB)
#Updating routing design signature
#Created 302 library cell signatures
#Created 4002 NETS and 0 SPECIALNETS signatures
#Created 2982 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -13.54 (MB)
#Total memory = 759.97 (MB)
#Peak memory = 906.17 (MB)
#Number of warnings = 12
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec  6 15:29:34 2022
#
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 828.1M, totSessionCpu=0:12:17 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'ToVerilog' of instances=2981 and nets=4002 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./ToVerilog_30502_hrJ82F.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 828.1M)
Extracted 10.0064% (CPU Time= 0:00:00.1  MEM= 892.1M)
Extracted 20.0057% (CPU Time= 0:00:00.1  MEM= 892.1M)
Extracted 30.005% (CPU Time= 0:00:00.1  MEM= 892.1M)
Extracted 40.0043% (CPU Time= 0:00:00.1  MEM= 892.1M)
Extracted 50.0072% (CPU Time= 0:00:00.1  MEM= 892.1M)
Extracted 60.0064% (CPU Time= 0:00:00.1  MEM= 892.1M)
Extracted 70.0057% (CPU Time= 0:00:00.2  MEM= 892.1M)
Extracted 80.005% (CPU Time= 0:00:00.2  MEM= 892.1M)
Extracted 90.0043% (CPU Time= 0:00:00.2  MEM= 892.1M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 892.1M)
Number of Extracted Resistors     : 47741
Number of Extracted Ground Cap.   : 50905
Number of Extracted Coupling Cap. : 90868
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 844.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 844.855M)
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 842.9M, totSessionCpu=0:12:17 **
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 862.9M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 862.9M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 862.9M, InitMEM = 862.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=873.066 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 873.1M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 873.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 834.9M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=881.113 CPU=0:00:01.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 881.1M) ***
*** Done Building Timing Graph (cpu=0:00:03, real=0:00:03, mem=842.96M, totSessionCpu=0:12:20).
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 843.0M, totSessionCpu=0:12:20 **
Checking DRV degradation...
Skipping DRV degradation check as timing recovery is disabled or not needed
Skipping setup slack recovery as setup timing is met
*** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=842.96M, totSessionCpu=0:12:20).
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=842.96M, totSessionCpu=0:12:20 .
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 843.0M, totSessionCpu=0:12:20 **

Active setup views: MAXview 
Active hold views: MINview 
Latch borrow mode reset to max_borrow
Active setup views: MAXview 
Active hold views: MINview 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 843.0M, totSessionCpu=0:12:20 **
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  1.185  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.867%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 843.0M, totSessionCpu=0:12:21 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 843.0M, totSessionCpu=0:12:21 **
#Created 302 library cell signatures
#Created 4002 NETS and 0 SPECIALNETS signatures
#Created 2982 instance signatures
Begin checking placement ... (start mem=853.0M, init mem=853.0M)
*info: Placed = 2981           (Fixed = 25)
*info: Unplaced = 0           
Placement Density:94.87%(90465/95359)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=853.0M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'ToVerilog' of instances=2981 and nets=4002 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./ToVerilog_30502_hrJ82F.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 828.9M)
Extracted 10.0064% (CPU Time= 0:00:00.1  MEM= 877.9M)
Extracted 20.0057% (CPU Time= 0:00:00.1  MEM= 877.9M)
Extracted 30.005% (CPU Time= 0:00:00.1  MEM= 877.9M)
Extracted 40.0043% (CPU Time= 0:00:00.1  MEM= 877.9M)
Extracted 50.0072% (CPU Time= 0:00:00.1  MEM= 877.9M)
Extracted 60.0064% (CPU Time= 0:00:00.2  MEM= 877.9M)
Extracted 70.0057% (CPU Time= 0:00:00.2  MEM= 877.9M)
Extracted 80.005% (CPU Time= 0:00:00.2  MEM= 877.9M)
Extracted 90.0043% (CPU Time= 0:00:00.3  MEM= 877.9M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 877.9M)
Number of Extracted Resistors     : 47741
Number of Extracted Ground Cap.   : 50905
Number of Extracted Coupling Cap. : 90868
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 835.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 835.848M)
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:12:23 mem=1030.3M ***
*info: Starting Blocking QThread with 1 CPU
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for FASTlib libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:02.1 mem=0.0M ***
Found active setup analysis view MAXview
Found active hold analysis view MINview
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:02.2 mem=0.0M ***
Timing Data dump into file .holdtw.MINview.30502.twf, for view: MINview 
	 Dumping view 1 MINview 

SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1046.4M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1046.4M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1046.4M, InitMEM = 1046.4M)
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1043.99 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1044.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1044.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1005.8M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1052.04 CPU=0:00:01.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1052.0M) ***
Done building cte setup timing graph (fixHold) cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:12:27 mem=1052.0M ***
Found active setup analysis view MAXview
Found active hold analysis view MINview
Loading timing data from .holdtw.MINview.30502.twf 
	 Loading view 1 MINview 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  1.185  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.139  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.771   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.867%
------------------------------------------------------------
Info: 4 ideal nets excluded from IPO operation.
Info: 26 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 901.4M, totSessionCpu=0:12:28 **
Active setup views: MAXview 
Active hold views: MINview 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 901.4M, totSessionCpu=0:12:28 **
Found active setup analysis view MAXview
Found active hold analysis view MINview
*info: Starting Blocking QThread with 1 CPU
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)


------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  1.185  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.139  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.867%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 899.4M, totSessionCpu=0:12:30 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix ToVerilog_postRoute -outDir timingReports_postRoute
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'ToVerilog' of instances=2981 and nets=4002 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./ToVerilog_30502_hrJ82F.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 899.4M)
Extracted 10.0064% (CPU Time= 0:00:00.1  MEM= 916.4M)
Extracted 20.0057% (CPU Time= 0:00:00.1  MEM= 916.4M)
Extracted 30.005% (CPU Time= 0:00:00.1  MEM= 916.4M)
Extracted 40.0043% (CPU Time= 0:00:00.1  MEM= 916.4M)
Extracted 50.0072% (CPU Time= 0:00:00.2  MEM= 916.4M)
Extracted 60.0064% (CPU Time= 0:00:00.2  MEM= 916.4M)
Extracted 70.0057% (CPU Time= 0:00:00.2  MEM= 916.4M)
Extracted 80.005% (CPU Time= 0:00:00.2  MEM= 916.4M)
Extracted 90.0043% (CPU Time= 0:00:00.3  MEM= 916.4M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 916.4M)
Number of Extracted Resistors     : 47741
Number of Extracted Ground Cap.   : 50905
Number of Extracted Coupling Cap. : 90868
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 869.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 871.098M)
Generate Setup TimingWindows
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 863.1M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 863.1M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 863.1M, InitMEM = 863.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=870.73 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 870.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 870.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 832.6M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=878.777 CPU=0:00:01.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 878.8M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  1.185  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.867%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports_postRoute
Total CPU time: 3.58 sec
Total Real time: 4.0 sec
Total Memory Usage: 840.621094 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_postRoute -outDir timingReports_postRoute
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'ToVerilog' of instances=2981 and nets=4002 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design ToVerilog.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./ToVerilog_30502_hrJ82F.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 840.6M)
Extracted 10.0064% (CPU Time= 0:00:00.1  MEM= 910.6M)
Extracted 20.0057% (CPU Time= 0:00:00.1  MEM= 910.6M)
Extracted 30.005% (CPU Time= 0:00:00.1  MEM= 910.6M)
Extracted 40.0043% (CPU Time= 0:00:00.1  MEM= 910.6M)
Extracted 50.0072% (CPU Time= 0:00:00.1  MEM= 910.6M)
Extracted 60.0064% (CPU Time= 0:00:00.2  MEM= 910.6M)
Extracted 70.0057% (CPU Time= 0:00:00.2  MEM= 910.6M)
Extracted 80.005% (CPU Time= 0:00:00.2  MEM= 910.6M)
Extracted 90.0043% (CPU Time= 0:00:00.2  MEM= 910.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 910.6M)
Number of Extracted Resistors     : 47741
Number of Extracted Ground Cap.   : 50905
Number of Extracted Coupling Cap. : 90868
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 868.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 869.637M)
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 861.6M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 861.6M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 861.6M, InitMEM = 861.6M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
AAE_THRD: End delay calculation. (MEM=871.738 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 871.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 871.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 833.6M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=879.785 CPU=0:00:01.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 879.8M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=869.742 CPU=0:00:00.7 REAL=0:00:01.0)
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=877.789 CPU=0:00:00.9 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.139  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

Density: 94.867%
------------------------------------------------------------
Reported timing to dir timingReports_postRoute
Total CPU time: 5.12 sec
Total Real time: 5.0 sec
Total Memory Usage: 809.519531 Mbytes
Reset AAE Options
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FEED7_5V FEED5_5V FEED3_5V FEED2_5V FEED25_5V FEED1_5V FEED15_5V FEED10_5V -prefix FILLER
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 8 filler insts (cell FEED25_5V / prefix FILLER).
*INFO:   Added 136 filler insts (cell FEED15_5V / prefix FILLER).
*INFO:   Added 21 filler insts (cell FEED10_5V / prefix FILLER).
*INFO:   Added 38 filler insts (cell FEED7_5V / prefix FILLER).
*INFO:   Added 40 filler insts (cell FEED5_5V / prefix FILLER).
*INFO:   Added 109 filler insts (cell FEED3_5V / prefix FILLER).
*INFO:   Added 86 filler insts (cell FEED2_5V / prefix FILLER).
*INFO:   Added 286 filler insts (cell FEED1_5V / prefix FILLER).
*INFO: Total 724 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 724 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 809.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3680
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.0  MEM: 122.5M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verify_drc -report ToVerilog.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 932.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Dec  6 15:33:02 2022

Design Name: ToVerilog
Database Units: 1000
Design Boundary: (-184.3000, -181.8100) (184.3050, 181.8100)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Dec  6 15:33:02 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix ToVerilog_signOff -outDir timingReports_signOff
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'ToVerilog' of instances=3705 and nets=4002 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.def.gz', current time is Tue Dec  6 15:34:18 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.def.gz' is written, current time is Tue Dec  6 15:34:18 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_30502_20221206_15:34:18.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr" \
	 -file_name "ToVerilog" \
	 -temporary_directory_name "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr"
process_technology \
	 -technology_corner \
		"RCcornerMAX" \
		"RCcornerMIN" \
	 -technology_library_file "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25 \
		25




INFO (EXTGRMP-102) : Starting at 2022-Dec-06 15:34:19 (2022-Dec-06 12:34:19 GMT) on host
Cadence_SERVER with pid 4294.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.cmd
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.def.gz 


WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.cmd"
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_30502_20221206_15:34:18.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "ToVerilog"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Dec  6 15:34:19 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.def.gz

INFO (EXTGRMP-195) : Line 186: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 186: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 1052: reading COMPONENTS section. Expecting 3705.

INFO (EXTGRMP-195) : Line 1052: reading COMPONENTS section. Expecting 3705.

INFO (EXTGRMP-195) : Line 8465: reading PINS section. Expecting 41.

INFO (EXTGRMP-195) : Line 8465: reading PINS section. Expecting 41.

INFO (EXTGRMP-195) : Line 8591: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 8591: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 9125: reading NETS section. Expecting 3301.

INFO (EXTGRMP-195) : Line 9125: reading NETS section. Expecting 3301.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMAX!

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMIN!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Dec  6 15:34:26 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Dec  6 15:34:26 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Dec  6 15:34:37 2022.

INFO (EXTHPY-175) : Output generation started at Tue Dec  6 15:34:37 2022.

INFO (EXTGRMP-103) : Output Driver started at: Tue Dec  6 15:34:38 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Dec  6 15:34:38 2022

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Dec  6 15:34:40 2022.

Ending at 2022-Dec-06 15:34:40 (2022-Dec-06 12:34:40 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:                
    RCcornerMAX
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/_qrc_techdir/RCcornerMAX/qrcTechFile
; version: s15.2.7638hideprocess
    RCcornerMIN
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/_qrc_techdir/RCcornerMIN/qrcTechFile
; version: s15.2.7638hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student3
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:04 CPU time, 00:00:21 clock time
 Max (Total) memory used: 443 MB
 Max (CPU) memory used:   403 MB
 Max Temp-Directory used: 9 MB
 Nets/hour:               2970K nets/CPU-hr, 565K nets/clock-hr
 Design data:
    Components:           3705
    Phy components:       724
    Nets:                 3300
    Unconnected pins:     2
 Warning messages:        26
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Dec-06
15:34:40 (2022-Dec-06 12:34:40 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerMAX /home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/ToVerilog_RCcornerMAX_25.spef.gz 
Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner RCcornerMIN /home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/ToVerilog_RCcornerMIN_25.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 932.047M)


SPEF files for RC Corner RCcornerMAX:
Top-level spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/ToVerilog_RCcornerMAX_25.spef.gz'.

Reading TopLevel spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/ToVerilog_RCcornerMAX_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  29253
Number of Ground Caps   :  22628
Number of Coupling Caps :  4340

SPEF files for RC Corner RCcornerMIN:
Top-level spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/ToVerilog_RCcornerMIN_25.spef.gz'.

Reading TopLevel spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_to9zMr/ToVerilog_RCcornerMIN_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  29253
Number of Ground Caps   :  22772
Number of Coupling Caps :  3062
RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 880.4M)
 Corner: RCcornerMAX
 Corner: RCcornerMIN
RC Database Merging Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 884.4M)
***** SPEF Reading completed (CPU Time: 0:00:00.3 Real Time: 0:00:00.0 MEM: 880.402M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Generate Setup TimingWindows
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 900.5M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 900.5M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 900.5M, InitMEM = 900.5M)
*** Calculating scaling factor for SLOWlib libraries using the default operating condition of each library.
 Report inititialization with DMWrite ... (0, Worst)
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=914.629 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 914.6M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 914.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 876.5M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
 Report inititialization with DMUpdate ... (1, Worst)
AAE_INFO-618: Total number of nets in the design is 4002,  3.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=922.676 CPU=0:00:00.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 922.7M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.192  |  0.959  | -0.192  |
|           TNS (ns):| -0.362  |  0.000  | -0.362  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 104.604%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports_signOff
Total CPU time: 25.74 sec
Total Real time: 25.0 sec
Total Memory Usage: 884.519531 Mbytes
Reset AAE Options
<CMD> pan -9.600 -35.202
<CMD> selectWire 46.4000 -162.9500 49.4000 162.9500 2 VSS
<CMD> deselectAll
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute -signOff
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**ERROR: (ENCOPT-7055):	use setDelayCalMode -engine [feDC | signalStorm] -SIAware false before running optDesign -postRoute -signoff.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**ERROR: (ENCOPT-7082):	optDesign -postRoute can not be called with 'setDelayCalMode -siMode signoff' setting. 'setDelayCalMode -reset -siMode' can be used to turn it off.
<CMD> pan 7.597 -22.792
<CMD> pan -5.615 -47.235
<CMD> pan -6.937 -39.638
<CMD> pan -7.597 46.906
<CMD> pan -17.837 50.869
<CMD> pan 27.408 -35.029
<CMD> pan -26.112 50.259
<CMD> pan -25.270 39.870
<CMD> pan -16.847 -56.997
<CMD> pan -6.738 -52.505
<CMD> pan -1.123 -45.485
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ToVerilog' of instances=3705 and nets=4002 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.def.gz', current time is Tue Dec  6 15:37:30 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.def.gz' is written, current time is Tue Dec  6 15:37:30 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_30502_20221206_15:37:30.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N" \
	 -file_name "ToVerilog" \
	 -temporary_directory_name "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N"
process_technology \
	 -technology_corner \
		"RCcornerMAX" \
		"RCcornerMIN" \
	 -technology_library_file "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25 \
		25




INFO (EXTGRMP-102) : Starting at 2022-Dec-06 15:37:31 (2022-Dec-06 12:37:31 GMT) on host
Cadence_SERVER with pid 6644.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.cmd
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.def.gz 


WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.cmd"
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_30502_20221206_15:37:30.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "ToVerilog"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Dec  6 15:37:31 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 
INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMPINFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 

-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 

) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMPINFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.def.gz

INFO (EXTGRMP-195) : Line 186: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 186: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 1052: reading COMPONENTS section. Expecting 3705.

INFO (EXTGRMP-195) : Line 1052: reading COMPONENTS section. Expecting 3705.

INFO (EXTGRMP-195) : Line 8465: reading PINS section. Expecting 41.

INFO (EXTGRMP-195) : Line 8465: reading PINS section. Expecting 41.

INFO (EXTGRMP-195) : Line 8591: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 8591: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 9125: reading NETS section. Expecting 3301.

INFO (EXTGRMP-195) : Line 9125: reading NETS section. Expecting 3301.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMAX!

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMIN!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Dec  6 15:37:38 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Dec  6 15:37:38 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Dec  6 15:37:49 2022.

INFO (EXTHPY-175) : Output generation started at Tue Dec  6 15:37:49 2022.

INFO (EXTGRMP-103) : Output Driver started at: Tue Dec  6 15:37:50 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Dec  6 15:37:51 2022

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Dec  6 15:37:52 2022.

Ending at 2022-Dec-06 15:37:53 (2022-Dec-06 12:37:53 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:                
    RCcornerMAX
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/_qrc_techdir/RCcornerMAX/qrcTechFile
; version: s15.2.7638hideprocess
    RCcornerMIN
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/_qrc_techdir/RCcornerMIN/qrcTechFile
; version: s15.2.7638hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student3
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:04 CPU time, 00:00:22 clock time
 Max (Total) memory used: 443 MB
 Max (CPU) memory used:   403 MB
 Max Temp-Directory used: 9 MB
 Nets/hour:               2970K nets/CPU-hr, 540K nets/clock-hr
 Design data:
    Components:           3705
    Phy components:       724
    Nets:                 3300
    Unconnected pins:     2
 Warning messages:        26
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Dec-06
15:37:53 (2022-Dec-06 12:37:53 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerMAX /home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/ToVerilog_RCcornerMAX_25.spef.gz 
Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner RCcornerMIN /home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/ToVerilog_RCcornerMIN_25.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 865.438M)


SPEF files for RC Corner RCcornerMAX:
Top-level spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/ToVerilog_RCcornerMAX_25.spef.gz'.

Reading TopLevel spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/ToVerilog_RCcornerMAX_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  29137
Number of Ground Caps   :  22554
Number of Coupling Caps :  4288

SPEF files for RC Corner RCcornerMIN:
Top-level spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/ToVerilog_RCcornerMIN_25.spef.gz'.

Reading TopLevel spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_pDTH5N/ToVerilog_RCcornerMIN_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  29137
Number of Ground Caps   :  22695
Number of Coupling Caps :  3024
RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 892.4M)
 Corner: RCcornerMAX
 Corner: RCcornerMIN
RC Database Merging Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 900.5M)
***** SPEF Reading completed (CPU Time: 0:00:00.4 Real Time: 0:00:00.0 MEM: 897.480M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> verify_drc -report ToVerilog.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 897.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 78.5M) ***

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 976.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3680
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 70.2M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Dec  6 15:38:28 2022

Design Name: ToVerilog
Database Units: 1000
Design Boundary: (-184.3000, -181.8100) (184.3050, 181.8100)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Dec  6 15:38:28 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix ToVerilog_signOff -outDir timingReports_signOff
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'ToVerilog' of instances=3705 and nets=4002 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.def.gz', current time is Tue Dec  6 15:39:12 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.def.gz' is written, current time is Tue Dec  6 15:39:13 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_30502_20221206_15:39:12.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh" \
	 -file_name "ToVerilog" \
	 -temporary_directory_name "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh"
process_technology \
	 -technology_corner \
		"RCcornerMAX" \
		"RCcornerMIN" \
	 -technology_library_file "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25 \
		25




INFO (EXTGRMP-102) : Starting at 2022-Dec-06 15:39:13 (2022-Dec-06 12:39:13 GMT) on host
Cadence_SERVER with pid 8615.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.cmd
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.def.gz 


WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.cmd"
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_30502_20221206_15:39:12.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "ToVerilog"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Dec  6 15:39:13 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
Layer "LOCKED" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 
INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.def.gz

INFO (EXTGRMP-195) : Line 186: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 186: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 1052: reading COMPONENTS section. Expecting 3705.

INFO (EXTGRMP-195) : Line 1052: reading COMPONENTS section. Expecting 3705.

INFO (EXTGRMP-195) : Line 8465: reading PINS section. Expecting 41.

INFO (EXTGRMP-195) : Line 8465: reading PINS section. Expecting 41.

INFO (EXTGRMP-195) : Line 8591: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 8591: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 9125: reading NETS section. Expecting 3301.

INFO (EXTGRMP-195) : Line 9125: reading NETS section. Expecting 3301.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMAX!

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMIN!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Dec  6 15:39:20 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Dec  6 15:39:20 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Dec  6 15:39:31 2022.

INFO (EXTHPY-175) : Output generation started at Tue Dec  6 15:39:31 2022.

INFO (EXTGRMP-103) : Output Driver started at: Tue Dec  6 15:39:32 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Dec  6 15:39:33 2022

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Dec  6 15:39:34 2022.

Ending at 2022-Dec-06 15:39:35 (2022-Dec-06 12:39:35 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:                
    RCcornerMAX
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/_qrc_techdir/RCcornerMAX/qrcTechFile
; version: s15.2.7638hideprocess
    RCcornerMIN
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/_qrc_techdir/RCcornerMIN/qrcTechFile
; version: s15.2.7638hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student3
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:04 CPU time, 00:00:22 clock time
 Max (Total) memory used: 443 MB
 Max (CPU) memory used:   403 MB
 Max Temp-Directory used: 9 MB
 Nets/hour:               2970K nets/CPU-hr, 540K nets/clock-hr
 Design data:
    Components:           3705
    Phy components:       724
    Nets:                 3300
    Unconnected pins:     2
 Warning messages:        26
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Dec-06
15:39:35 (2022-Dec-06 12:39:35 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerMAX /home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/ToVerilog_RCcornerMAX_25.spef.gz 
Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner RCcornerMIN /home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/ToVerilog_RCcornerMIN_25.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1046.137M)


SPEF files for RC Corner RCcornerMAX:
Top-level spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/ToVerilog_RCcornerMAX_25.spef.gz'.

Reading TopLevel spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/ToVerilog_RCcornerMAX_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  29253
Number of Ground Caps   :  22628
Number of Coupling Caps :  4340

SPEF files for RC Corner RCcornerMIN:
Top-level spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/ToVerilog_RCcornerMIN_25.spef.gz'.

Reading TopLevel spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_jUEUlh/ToVerilog_RCcornerMIN_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  29253
Number of Ground Caps   :  22772
Number of Coupling Caps :  3062
RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 937.6M)
 Corner: RCcornerMAX
 Corner: RCcornerMIN
RC Database Merging Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 941.6M)
***** SPEF Reading completed (CPU Time: 0:00:00.3 Real Time: 0:00:00.0 MEM: 937.559M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Generate Setup TimingWindows
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 957.6M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 957.6M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 957.6M, InitMEM = 957.6M)
 Report inititialization with DMWrite ... (0, Worst)
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=965.77 CPU=0:00:00.8 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 965.8M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 965.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 927.6M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
 Report inititialization with DMUpdate ... (1, Worst)
AAE_INFO-618: Total number of nets in the design is 4002,  3.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=973.816 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 973.8M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.192  |  0.959  | -0.192  |
|           TNS (ns):| -0.362  |  0.000  | -0.362  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 104.604%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports_signOff
Total CPU time: 24.81 sec
Total Real time: 26.0 sec
Total Memory Usage: 935.660156 Mbytes
Reset AAE Options
<CMD> pan -9.144 63.098
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_signOff -outDir timingReports_signOff
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'ToVerilog' of instances=3705 and nets=4002 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.def.gz', current time is Tue Dec  6 15:39:54 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.def.gz' is written, current time is Tue Dec  6 15:39:54 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_30502_20221206_15:39:54.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t" \
	 -file_name "ToVerilog" \
	 -temporary_directory_name "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t"
process_technology \
	 -technology_corner \
		"RCcornerMAX" \
		"RCcornerMIN" \
	 -technology_library_file "/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25 \
		25




INFO (EXTGRMP-102) : Starting at 2022-Dec-06 15:39:55 (2022-Dec-06 12:39:55 GMT) on host
Cadence_SERVER with pid 10351.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.cmd
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.def.gz 


WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.cmd"
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_30502_20221206_15:39:54.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "ToVerilog"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Dec  6 15:39:55 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/techLEF/v7_0_1_1/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 
INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.


INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 
INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.def.gz

INFO (EXTGRMP-195) : Line 186: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 186: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 1052: reading COMPONENTS section. Expecting 3705.

INFO (EXTGRMP-195) : Line 1052: reading COMPONENTS section. Expecting 3705.

INFO (EXTGRMP-195) : Line 8465: reading PINS section. Expecting 41.

INFO (EXTGRMP-195) : Line 8465: reading PINS section. Expecting 41.

INFO (EXTGRMP-195) : Line 8591: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 8591: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 9125: reading NETS section. Expecting 3301.

INFO (EXTGRMP-195) : Line 9125: reading NETS section. Expecting 3301.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMAX!

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMIN!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Dec  6 15:40:02 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Dec  6 15:40:02 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Dec  6 15:40:13 2022.

INFO (EXTHPY-175) : Output generation started at Tue Dec  6 15:40:13 2022.

INFO (EXTGRMP-103) : Output Driver started at: Tue Dec  6 15:40:14 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Dec  6 15:40:14 2022

WARNING (EXTGRMP-574) : There are 2 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Dec  6 15:40:16 2022.

Ending at 2022-Dec-06 15:40:16 (2022-Dec-06 12:40:16 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:                
    RCcornerMAX
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/_qrc_techdir/RCcornerMAX/qrcTechFile
; version: s15.2.7638hideprocess
    RCcornerMIN
/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/_qrc_techdir/RCcornerMIN/qrcTechFile
; version: s15.2.7638hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student3
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:04 CPU time, 00:00:21 clock time
 Max (Total) memory used: 443 MB
 Max (CPU) memory used:   403 MB
 Max Temp-Directory used: 9 MB
 Nets/hour:               2970K nets/CPU-hr, 565K nets/clock-hr
 Design data:
    Components:           3705
    Phy components:       724
    Nets:                 3300
    Unconnected pins:     2
 Warning messages:        26
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Dec-06
15:40:16 (2022-Dec-06 12:40:16 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerMAX /home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/ToVerilog_RCcornerMAX_25.spef.gz 
Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner RCcornerMIN /home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/ToVerilog_RCcornerMIN_25.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 911.562M)


SPEF files for RC Corner RCcornerMAX:
Top-level spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/ToVerilog_RCcornerMAX_25.spef.gz'.

Reading TopLevel spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/ToVerilog_RCcornerMAX_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  29253
Number of Ground Caps   :  22628
Number of Coupling Caps :  4340

SPEF files for RC Corner RCcornerMIN:
Top-level spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/ToVerilog_RCcornerMIN_25.spef.gz'.

Reading TopLevel spef file '/home/student3/Bezrukov_V/Digital_ASIC/Encounter/tmp_qrc_LtO56t/ToVerilog_RCcornerMIN_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  29253
Number of Ground Caps   :  22772
Number of Coupling Caps :  3062
RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 935.6M)
 Corner: RCcornerMAX
 Corner: RCcornerMIN
RC Database Merging Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 939.6M)
***** SPEF Reading completed (CPU Time: 0:00:00.3 Real Time: 0:00:00.0 MEM: 935.559M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 955.6M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 955.6M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 955.6M, InitMEM = 955.6M)
 Report inititialization with DMWrite ... (0, Worst)
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=965.77 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 965.8M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 965.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 927.6M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
 Report inititialization with DMUpdate ... (1, Worst)
AAE_INFO-618: Total number of nets in the design is 4002,  3.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=973.816 CPU=0:00:00.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 973.8M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXview
Found active hold analysis view MINview
 Report inititialization with DMWrite ... (0, Best)
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=965.773 CPU=0:00:00.7 REAL=0:00:01.0)
 Report inititialization with DMUpdate ... (1, Best)
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  0.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=973.82 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.141  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

Density: 104.604%
------------------------------------------------------------
Reported timing to dir timingReports_signOff
Total CPU time: 25.33 sec
Total Real time: 26.0 sec
Total Memory Usage: 905.550781 Mbytes
Reset AAE Options
<CMD> selectWire -2.2150 -37.3800 7.7250 -37.1000 3 u_FI_Full1/u_GilbertTransformer/csa_tree_add_210_40_groupi/FE_RN_576_0
<CMD> pan -14.524 71.544
<CMD> pan -13.986 67.240
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf -view MAXview DC_Env.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 943.6M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 943.6M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 943.6M, InitMEM = 943.6M)
*** Calculating scaling factor for SLOWlib libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  82.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
AAE_THRD: End delay calculation. (MEM=983.777 CPU=0:00:01.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 983.8M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 983.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 943.6M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  3.2 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4002,  0.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=999.824 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 999.8M) ***
<CMD> saveNetlist ToVerilog.v
Writing Netlist "ToVerilog.v" ...
<CMD> saveNetlist ToVerilog_phys -includePhysicalCell {FEED7_5V FEED5_5V FEED3_5V FEED2_5V FEED25_5V FEED1_5V FEED15_5v FEED10_5V}
**ERROR: (ENCVL-140):	Cell (FEED15_5v) not defined.

Usage: saveNetlist [-help] <fileName> [-excludeCellInst <string>]
                   [-excludeTopCellPGPort <string>] [-flat] [-flattenBus] [-ilm]
                   [-includeBumpCell] [-includePhysicalCell <string>]
                   [-keepAllBackslash] [-lineLength <integer>]
                   [-omitFloatingPort] [-replaceTieConnection] [-topModuleFirst] [-excludeLeafCell  | -onlyLeafCell  | -onlyStdCell  | -onlyMacro  | -module <string>] [[-topCell <cellName>] | [[-phys ] [-includePowerGround ] [-includePhysicalInst ]]]

-help                              # Prints out the command usage
<fileName>                         # Specifies the name of the file where the
                                   # netlist is written (string, required)
-excludeCellInst <string>          # Excludes the instances of the specified
                                   # cells from the netlist (string, optional)
-excludeLeafCell                   # Excludes leaf cell definitions in the
                                   # netlist (bool, optional)
-excludeTopCellPGPort <string>     # Excludes the specified power and ground
                                   # port(s) from the top cell's module port
                                   # list (string, optional)
-flat                              # Writes a flattened Verilog netlist
                                   # (bool, optional)
-flattenBus                        # Writes a flattened-bus Verilog netlist
                                   # (bool, optional)
-ilm                               # Writes out a netlist with ILM guts
                                   # (bool, optional)
-includeBumpCell                   # Writes bump cell information to the
                                   # netlist (bool, optional)
-includePhysicalCell <string>      # Includes the physical instances of the
                                   # specified cells (string, optional)
-includePhysicalInst               # Includes physical instances, such as
                                   # fillers (bool, optional)
-includePowerGround                # Includes PG terms in module port list
                                   # (bool, optional)
-keepAllBackslash                  # Keeps all backslash in names
                                   # (bool, optional)
-lineLength <integer>              # Specifies the maximum number of characters
                                   # per line for module port lists and
                                   # instance port connections (int, optional)
-module <string>                   # Saves the netlist of the specified module
                                   # (string, optional)
-omitFloatingPort                  # Omits unconnected instance ports from the
                                   # saved netlist (bool, optional)
-onlyLeafCell                      # Writes only leaf cell definitions in the
                                   # netlist (bool, optional)
-onlyMacro                         # Writes only macro or block cell
                                   # definitions to the netlist (bool, optional)
-onlyStdCell                       # Writes only standard cell instances in the
                                   # netlist (bool, optional)
-phys                              # Same as '-includePowerGround
                                   # -includePhysicalInst' (bool, optional)
-replaceTieConnection              # Replaces 1'b1 and 1'b0 constants with
                                   # undriven nets in the output netlist
                                   # (bool, optional)
-topCell <cellName>                # Saves the specified module along with its
                                   # submodules (string, optional)
-topModuleFirst                    # Write out top module first
                                   # (bool, optional)


**ERROR: (ENCSYC-194):	Incorrect usage for command 'saveNetlist'.

<CMD> saveNetlist ToVerilog_phys -includePhysicalCell {FEED7_5V FEED5_5V FEED3_5V FEED2_5V FEED25_5V FEED1_5V FEED15_5V FEED10_5V}
Writing Netlist "ToVerilog_phys" ...
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -routing ToVerilog.def
Writing DEF file 'ToVerilog.def', current time is Tue Dec  6 15:50:48 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'ToVerilog.def' is written, current time is Tue Dec  6 15:50:48 2022 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> pan -21.022 121.755
<CMD> deselectAll
<CMD> pan -5.554 -13.547
<CMD> pan -7.552 -15.705
<CMD> pan -36.577 -63.839
<CMD> pan -35.370 -70.912
<CMD> pan -28.296 -75.053
<CMD> pan -16.909 -18.634
<CMD> pan -30.049 23.754
<CMD> pan -43.506 122.274
<CMD> pan -25.988 13.683
<CMD> pan 46.246 20.554
<CMD> pan -8.330 0.393
<CMD> pan -10.307 0.136
<CMD> pan -10.035 0.241
<CMD> pan -0.091 0.000
<CMD> pan -12.751 -0.166
<CMD> pan -13.264 0.634
<CMD> pan -11.695 -0.030
<CMD> pan -14.319 -0.850
<CMD> pan -49.801 -36.295
<CMD> pan -13.692 -42.137
<CMD> pan -3.164 17.019
<CMD> pan -1.722 6.888
<CMD> pan -0.080 14.257
<CMD> pan -0.761 14.778
<CMD> pan 1.131 16.919
<CMD> pan -0.895 12.112
<CMD> pan -1.360 8.539
<CMD> pan 0.000 11.782
<CMD> pan 1.447 3.271
<CMD> pan -0.084 4.392
<CMD> pan -0.841 11.661
<CMD> pan 0.080 6.251
<CMD> pan -1.575 8.492
<CMD> pan -0.615 5.046
<CMD> pan 0.444 11.484
<CMD> pan 5.896 -11.689
<CMD> pan 8.281 -8.758

*** Memory Usage v#1 (Current mem = 951.730M, initial mem = 96.047M) ***
*** Message Summary: 101 warning(s), 7 error(s)

--- Ending "Encounter" (totcpu=0:27:36, real=2:52:05, mem=951.7M) ---
