$date
	Sun Oct 20 17:57:30 2013
$end

$version
	Synopsys VCS version H-2013.06
$end

$timescale
	1s
$end

$comment Csum: 1 9c3e1473e109296b $end


$scope module tb_cpu $end
$var reg 1 ! tb_rst $end
$var reg 1 " tb_clk $end
$var wire 8 # tb_opcode [7:0] $end
$var wire 1 $ tb_psr [2] $end
$var wire 1 % tb_psr [1] $end
$var wire 1 & tb_psr [0] $end
$var wire 1 ' tb_psr_update $end
$var wire 1 ( tb_opcode_update $end
$var wire 1 ) tb_acc_update $end
$var wire 1 * tb_imm_update $end
$var wire 1 + tb_pc_count $end
$var wire 1 , tb_pc_load $end
$var wire 1 - tb_alu_operation [3] $end
$var wire 1 . tb_alu_operation [2] $end
$var wire 1 / tb_alu_operation [1] $end
$var wire 1 0 tb_alu_operation [0] $end
$var wire 1 1 tb_ram_write $end
$var reg 8 2 tb_alu [7:0] $end
$var reg 3 3 tb_apsr [2:0] $end
$var reg 8 4 tb_imem_data [7:0] $end
$var reg 1 5 tb_dmem_data [7] $end
$var reg 1 6 tb_dmem_data [6] $end
$var reg 1 7 tb_dmem_data [5] $end
$var reg 1 8 tb_dmem_data [4] $end
$var reg 1 9 tb_dmem_data [3] $end
$var reg 1 : tb_dmem_data [2] $end
$var reg 1 ; tb_dmem_data [1] $end
$var reg 1 < tb_dmem_data [0] $end
$var reg 8 = tb_addr_in [7:0] $end
$var wire 1 > tb_imem_addr [7] $end
$var wire 1 ? tb_imem_addr [6] $end
$var wire 1 @ tb_imem_addr [5] $end
$var wire 1 A tb_imem_addr [4] $end
$var wire 1 B tb_imem_addr [3] $end
$var wire 1 C tb_imem_addr [2] $end
$var wire 1 D tb_imem_addr [1] $end
$var wire 1 E tb_imem_addr [0] $end

$scope module mcu $end
$var wire 1 ! rst $end
$var wire 1 " clk $end
$var wire 8 # opcode [7:0] $end
$var wire 1 $ psr [2] $end
$var wire 1 % psr [1] $end
$var wire 1 & psr [0] $end
$var reg 1 F psr_update $end
$var reg 1 G opcode_update $end
$var reg 1 H acc_update $end
$var reg 1 I imm_update $end
$var reg 4 J alu_operation [3:0] $end
$var reg 1 K pc_count $end
$var reg 1 L pc_load $end
$var reg 1 M ram_write $end
$var reg 2 N state [1:0] $end
$var reg 2 O next_state [1:0] $end
$upscope $end


$scope module regs $end
$var wire 1 ! rst $end
$var wire 1 " clk $end
$var wire 1 ' psr_update $end
$var wire 1 ( opcode_update $end
$var wire 1 ) acc_update $end
$var wire 1 * imm_update $end
$var wire 8 2 alu [7:0] $end
$var wire 3 3 apsr [2:0] $end
$var wire 8 4 imem_data [7:0] $end
$var wire 1 5 dmem_data [7] $end
$var wire 1 6 dmem_data [6] $end
$var wire 1 7 dmem_data [5] $end
$var wire 1 8 dmem_data [4] $end
$var wire 1 9 dmem_data [3] $end
$var wire 1 : dmem_data [2] $end
$var wire 1 ; dmem_data [1] $end
$var wire 1 < dmem_data [0] $end
$var reg 8 P opcode [7:0] $end
$var reg 3 Q psr [2:0] $end
$var reg 8 R acc [7:0] $end
$var reg 8 S imm [7:0] $end
$upscope $end


$scope module pc $end
$var wire 1 ! rst $end
$var wire 1 " clk $end
$var wire 1 + count $end
$var wire 1 , load $end
$var wire 8 4 addr_in [7:0] $end
$var reg 8 T addr_out [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0H
0I
1G
1K
0L
0F
0M
0)
10
1/
1.
1-
0"
x<
x;
x:
x9
x8
x7
x6
x5
0E
0D
0C
0B
0A
0@
0?
0>
0*
1(
1+
0,
0'
0&
0%
0$
01
1!
b00000000 R
b00000000 T
b1111 J
b00000000 S
b00 O
b00000000 P
b000 Q
b11 N
bxxxxxxxx =
bxxxxxxxx 2
bxxx 3
b00000000 4
b00000000 #
$end
#5
1"
#10
0"
0!
#15
1"
b00 N
b00000001 T
1E
b01 O
0G
0(
0K
0+
1I
1*
#20
0"
b10101110 4
#25
1"
b01 N
b10101110 S
b10 O
1H
1)
1F
1'
1K
1+
0I
0*
#30
0"
#35
1"
b10 N
bxxx Q
x$
x%
x&
bxxxxxxxx R
b00000010 T
1D
0E
b00 O
0H
0)
1G
1(
0F
0'
#40
0"
b01000000 4
#45
1"
b00 N
b01000000 P
b01000000 #
b00000011 T
1E
b01 O
0G
0(
0K
0+
1I
1*
#50
0"
b10101110 4
#55
1"
b01 N
b10 O
1H
1)
1F
1'
1K
1+
0I
0*
b0000 J
0-
0.
0/
00
#60
0"
#65
1"
b10 N
b00000100 T
1C
0D
0E
b00 O
0H
0)
b1111 J
1-
1.
1/
10
1G
1(
0F
0'
#70
0"
b01000001 4
#75
1"
b00 N
b01000001 P
b01000001 #
b00000101 T
1E
b01 O
0G
0(
0K
0+
1I
1*
#80
0"
b10101110 4
#85
1"
b01 N
b10 O
1H
1)
1F
1'
1K
1+
0I
0*
b0001 J
0-
0.
0/
#90
0"
#95
1"
b10 N
b00000110 T
1D
0E
b00 O
0H
0)
b1111 J
1-
1.
1/
1G
1(
0F
0'
#100
0"
b11000000 4
#105
1"
b00 N
b11000000 P
b11000000 #
b00000111 T
1E
b01 O
0G
0(
0K
0+
1I
1*
#110
0"
b10101110 4
#115
1"
b01 N
b10 O
1H
1)
1F
1'
1K
1+
0I
0*
1L
1,
#120
0"
#125
1"
b10 N
b10101110 T
1>
1@
1B
0E
b00 O
0H
0)
1G
1(
0F
0'
0L
0,
#130
0"
b00000010 4
#135
1"
b00 N
b00000010 P
b00000010 #
b10101111 T
1E
b01 O
0G
0(
0K
0+
1I
1*
#140
0"
b10101110 4
#145
1"
b01 N
b10 O
1H
1)
1F
1'
1K
1+
0I
0*
1M
11
#150
0"
#155
1"
b10 N
b10110000 T
1A
0B
0C
0D
0E
b00 O
0H
0)
1G
1(
0F
0'
0M
01
#160
0"
