// Seed: 2266855298
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout logic [7:0] id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_1,
      id_7
  );
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  parameter id_13 = 1;
  assign id_4[1] = {-1{-1}};
  wire id_14;
  timeunit 1ps;
  initial begin : LABEL_0
    id_9["" : id_2] = -1;
  end
endmodule
