/*******************************************************
This program was created by the
CodeWizardAVR V3.12 Advanced
Automatic Program Generator
© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
http://www.hpinfotech.com

Project : 3 Phase curent protect
Version : 1.0
Date    : 05/11/2018
Author  : 
Company : 
Comments: 
Doc dien ap tu 3 pha, so sanh voi dien ap cai dat.
Dieu khien ngat dong dau vao khi dong tieu thu lon hon dong cai dat


Chip type               : ATtiny24
AVR Core Clock frequency: 8,000000 MHz
Memory model            : Tiny
External RAM size       : 0
Data Stack size         : 8
*******************************************************/

#include <tiny24.h>

#include <delay.h>

#define	current_1	1
#define	current_2	2
#define	current_3	3
#define	current_set	7

#define	num_sample	10

#define	current_1_scale	1
#define	current_2_scale	1
#define	current_3_scale	1
#define	current_set_scale	1
//#define	v_num_noise_filter	3

unsigned int	v_current_value = 0;
unsigned int	v_current_set_value = 0;

unsigned int	v_adc_current_1[num_sample];
unsigned int	v_adc_current_2[num_sample];
unsigned int	v_adc_current_3[num_sample];
unsigned int	v_adc_current_set[num_sample];
unsigned char	v_num_sample_cnt;

bit	f_current_1_hight = 0;
bit	f_current_2_hight = 0;
bit	f_current_3_hight = 0;

bit	f_adc_get_sample = 0;

bit	f_timer_overflow = 0;

#define	BUZZER_ON	PORTB |= 0x02
#define	BUZZER_OFF	PORTB &= 0xFD

// Declare your global variables here

// Timer1 overflow interrupt service routine
interrupt [TIM1_OVF] void timer1_ovf_isr(void)
{
// Reinitialize Timer1 value
TCNT1H=0xCF2C >> 8;
TCNT1L=0xCF2C & 0xff;
f_timer_overflow = 1;

// Place your code here

}



// Voltage Reference: AVCC pin
#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0))

// Read the AD conversion result
unsigned int read_adc(unsigned char adc_input)
{
ADMUX=(adc_input & 0x3f) | ADC_VREF_TYPE;
// Delay needed for the stabilization of the ADC input voltage
delay_us(10);
// Start the AD conversion
ADCSRA|=(1<<ADSC);
// Wait for the AD conversion to complete
while ((ADCSRA & (1<<ADIF))==0);
ADCSRA|=(1<<ADIF);
return ADCW;
}

void	Current_get_value(void)
{
	unsigned char	cnt_loop = 0;
	
	v_adc_current_1[v_num_sample_cnt] = read_adc(current_1);
	v_adc_current_2[v_num_sample_cnt] = read_adc(current_2);
	v_adc_current_3[v_num_sample_cnt] = read_adc(current_3);
	v_adc_current_set[v_num_sample_cnt] = read_adc(current_set);  
	
	if((v_num_sample_cnt < (num_sample-1)) && (f_adc_get_sample == 0))
    {         
        for(cnt_loop = 0; cnt_loop <= v_num_sample_cnt; cnt_loop++)
		{
			v_current_set_value += v_adc_current_set[cnt_loop];
		}
		v_current_set_value /= cnt_loop;
        
		for(cnt_loop = 0; cnt_loop <= v_num_sample_cnt; cnt_loop++)
		{
			v_current_value += v_adc_current_1[cnt_loop];
		}
		v_current_value /= cnt_loop; 
        if(v_current_value*current_1_scale > v_current_set_value*current_set_scale)	f_current_1_hight = 1;
		else	f_current_1_hight = 0;
		
		for(cnt_loop = 0; cnt_loop <= v_num_sample_cnt; cnt_loop++)
		{
			v_current_value += v_adc_current_2[cnt_loop];
		}
		v_current_value /= cnt_loop; 
        if(v_current_value*current_2_scale > v_current_set_value*current_set_scale)	f_current_2_hight = 1;
		else	f_current_2_hight = 0;
		
		for(cnt_loop = 0; cnt_loop <= v_num_sample_cnt; cnt_loop++)
		{
			v_current_value += v_adc_current_3[cnt_loop];
		}
		v_current_value /= cnt_loop; 
        if(v_current_value*current_3_scale > v_current_set_value*current_set_scale)	f_current_3_hight = 1;
		else	f_current_3_hight = 0;
    }
    else
    {
		f_adc_get_sample = 1;		
		for(cnt_loop = 0; cnt_loop < num_sample; cnt_loop++)
		{
			v_current_set_value += v_adc_current_set[cnt_loop];
		}
		v_current_set_value /= num_sample;
		
		for(cnt_loop = 0; cnt_loop < num_sample; cnt_loop++)
		{
			v_current_value += v_adc_current_1[cnt_loop];
		}
		v_current_value /=num_sample; 
        if(v_current_value*current_1_scale > v_current_set_value*current_set_scale)	f_current_1_hight = 1;
		else	f_current_1_hight = 0;
		
		for(cnt_loop = 0; cnt_loop < num_sample; cnt_loop++)
		{
			v_current_value += v_adc_current_2[cnt_loop];
		}
		v_current_value /=num_sample; 
        if(v_current_value*current_2_scale > v_current_set_value*current_set_scale)	f_current_2_hight = 1;
		else	f_current_2_hight = 0;
		
		for(cnt_loop = 0; cnt_loop < num_sample; cnt_loop++)
		{
			v_current_value += v_adc_current_3[cnt_loop];
		}
		v_current_value /= num_sample; 
        if(v_current_value*current_3_scale > v_current_set_value*current_set_scale)	f_current_3_hight = 1;
		else	f_current_3_hight = 0;
		
    }
	
    num_sample_cnt++;
	if(v_num_sample_cnt >= num_sample)	v_num_sample_cnt = 0;
}

void	Control(void)
{
	if(f_current_1_hight || f_current_2_hight || f_current_3_hight)
	{
		BUZZER_ON;
	}
	else
	{
		BUZZER_OFF;
	}
}

void main(void)
{
// Declare your local variables here

// Crystal Oscillator division factor: 1
#pragma optsize-
CLKPR=(1<<CLKPCE);
CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
#ifdef _OPTIMIZE_SIZE_
#pragma optsize+
#endif

//// Reset Source checking
//if (MCUSR & (1<<PORF))
//   {
//   // Power-on Reset
//   MCUSR=0;
//   // Place your code here
//
//   }
//else if (MCUSR & (1<<EXTRF))
//   {
//   // External Reset
//   MCUSR=0;
//   // Place your code here
//
//   }
//else if (MCUSR & (1<<BORF))
//   {
//   // Brown-Out Reset
//   MCUSR=0;
//   // Place your code here
//
//   }
//else
//   {
//   // Watchdog Reset
//   MCUSR=0;
//   // Place your code here
//
//   }

// Input/Output Ports initialization
// Port A initialization
// Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In 
DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
// State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T 
PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);

// Port B initialization
// Function: Bit3=Out Bit2=In Bit1=Out Bit0=Out 
DDRB=(1<<DDB3) | (0<<DDB2) | (1<<DDB1) | (1<<DDB0);
// State: Bit3=0 Bit2=T Bit1=0 Bit0=0 
PORTB=(0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);

// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: Timer 0 Stopped
// Mode: Normal top=0xFF
// OC0A output: Disconnected
// OC0B output: Disconnected
TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
TCNT0=0x00;
OCR0A=0x00;
OCR0B=0x00;

// Timer/Counter 1 initialization
// Clock source: System Clock
// Clock value: 125,000 kHz
// Mode: Normal top=0xFFFF
// OC1A output: Disconnected
// OC1B output: Disconnected
// Noise Canceler: Off
// Input Capture on Falling Edge
// Timer Period: 0,1 s
// Timer1 Overflow Interrupt: On
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10);
TCNT1H=0xCF;
TCNT1L=0x2C;
ICR1H=0x00;
ICR1L=0x00;
OCR1AH=0x00;
OCR1AL=0x00;
OCR1BH=0x00;
OCR1BL=0x00;

// Timer/Counter 0 Interrupt(s) initialization
TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);

// Timer/Counter 1 Interrupt(s) initialization
TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (1<<TOIE1);

// External Interrupt(s) initialization
// INT0: Off
// Interrupt on any change on pins PCINT0-7: Off
// Interrupt on any change on pins PCINT8-11: Off
MCUCR=(0<<ISC01) | (0<<ISC00);
GIMSK=(0<<INT0) | (0<<PCIE1) | (0<<PCIE0);

// USI initialization
// Mode: Disabled
// Clock source: Register & Counter=no clk.
// USI Counter Overflow Interrupt: Off
USICR=(0<<USISIE) | (0<<USIOIE) | (0<<USIWM1) | (0<<USIWM0) | (0<<USICS1) | (0<<USICS0) | (0<<USICLK) | (0<<USITC);

// Analog Comparator initialization
// Analog Comparator: Off
// The Analog Comparator's positive input is
// connected to the AIN0 pin
// The Analog Comparator's negative input is
// connected to the AIN1 pin
ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
// Digital input buffer on AIN0: On
// Digital input buffer on AIN1: On
DIDR0=(0<<ADC1D) | (0<<ADC2D);

// ADC initialization
// ADC Clock frequency: 1000,000 kHz
// ADC Voltage Reference: AVCC pin
// ADC Bipolar Input Mode: Off
// ADC Auto Trigger Source: Free Running
// Digital input buffers on ADC0: Off, ADC1: On, ADC2: On, ADC3: On
// ADC4: Off, ADC5: Off, ADC6: Off, ADC7: On
DIDR0=(0<<ADC7D) | (1<<ADC6D) | (1<<ADC5D) | (1<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (1<<ADC0D);
ADMUX=ADC_VREF_TYPE;
ADCSRA=(1<<ADEN) | (0<<ADSC) | (1<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
ADCSRB=(0<<BIN) | (0<<ADLAR) | (0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);


// Watchdog Timer initialization
// Watchdog Timer Prescaler: OSC/2k
// Watchdog timeout action: Reset
#pragma optsize-
WDTCSR=(0<<WDIF) | (0<<WDIE) | (0<<WDP3) | (1<<WDCE) | (1<<WDE) | (0<<WDP2) | (0<<WDP1) | (0<<WDP0);
WDTCSR=(0<<WDIF) | (0<<WDIE) | (0<<WDP3) | (0<<WDCE) | (1<<WDE) | (0<<WDP2) | (0<<WDP1) | (0<<WDP0);
#ifdef _OPTIMIZE_SIZE_
#pragma optsize+
#endif

// Global enable interrupts
#asm("sei")

	while (1)
	{
		// Place your code here 
		if(f_timer_overflow)
		{
			Current_get_value();
			f_timer_overflow = 0;
		}
		Control();
	}
}
