
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ipcmk_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014b8 <.init>:
  4014b8:	stp	x29, x30, [sp, #-16]!
  4014bc:	mov	x29, sp
  4014c0:	bl	401e48 <ferror@plt+0x588>
  4014c4:	ldp	x29, x30, [sp], #16
  4014c8:	ret

Disassembly of section .plt:

00000000004014d0 <memcpy@plt-0x20>:
  4014d0:	stp	x16, x30, [sp, #-16]!
  4014d4:	adrp	x16, 415000 <ferror@plt+0x13740>
  4014d8:	ldr	x17, [x16, #4088]
  4014dc:	add	x16, x16, #0xff8
  4014e0:	br	x17
  4014e4:	nop
  4014e8:	nop
  4014ec:	nop

00000000004014f0 <memcpy@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4014f4:	ldr	x17, [x16]
  4014f8:	add	x16, x16, #0x0
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14740>
  401504:	ldr	x17, [x16, #8]
  401508:	add	x16, x16, #0x8
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14740>
  401514:	ldr	x17, [x16, #16]
  401518:	add	x16, x16, #0x10
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14740>
  401524:	ldr	x17, [x16, #24]
  401528:	add	x16, x16, #0x18
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14740>
  401534:	ldr	x17, [x16, #32]
  401538:	add	x16, x16, #0x20
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14740>
  401544:	ldr	x17, [x16, #40]
  401548:	add	x16, x16, #0x28
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14740>
  401554:	ldr	x17, [x16, #48]
  401558:	add	x16, x16, #0x30
  40155c:	br	x17

0000000000401560 <strtod@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14740>
  401564:	ldr	x17, [x16, #56]
  401568:	add	x16, x16, #0x38
  40156c:	br	x17

0000000000401570 <semget@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14740>
  401574:	ldr	x17, [x16, #64]
  401578:	add	x16, x16, #0x40
  40157c:	br	x17

0000000000401580 <getuid@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14740>
  401584:	ldr	x17, [x16, #72]
  401588:	add	x16, x16, #0x48
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14740>
  401594:	ldr	x17, [x16, #80]
  401598:	add	x16, x16, #0x50
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015a4:	ldr	x17, [x16, #88]
  4015a8:	add	x16, x16, #0x58
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015b4:	ldr	x17, [x16, #96]
  4015b8:	add	x16, x16, #0x60
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015c4:	ldr	x17, [x16, #104]
  4015c8:	add	x16, x16, #0x68
  4015cc:	br	x17

00000000004015d0 <fileno@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015d4:	ldr	x17, [x16, #112]
  4015d8:	add	x16, x16, #0x70
  4015dc:	br	x17

00000000004015e0 <getpid@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015e4:	ldr	x17, [x16, #120]
  4015e8:	add	x16, x16, #0x78
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015f4:	ldr	x17, [x16, #128]
  4015f8:	add	x16, x16, #0x80
  4015fc:	br	x17

0000000000401600 <open@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14740>
  401604:	ldr	x17, [x16, #136]
  401608:	add	x16, x16, #0x88
  40160c:	br	x17

0000000000401610 <getppid@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14740>
  401614:	ldr	x17, [x16, #144]
  401618:	add	x16, x16, #0x90
  40161c:	br	x17

0000000000401620 <__strtol_internal@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14740>
  401624:	ldr	x17, [x16, #152]
  401628:	add	x16, x16, #0x98
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14740>
  401634:	ldr	x17, [x16, #160]
  401638:	add	x16, x16, #0xa0
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14740>
  401644:	ldr	x17, [x16, #168]
  401648:	add	x16, x16, #0xa8
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14740>
  401654:	ldr	x17, [x16, #176]
  401658:	add	x16, x16, #0xb0
  40165c:	br	x17

0000000000401660 <fgetc@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14740>
  401664:	ldr	x17, [x16, #184]
  401668:	add	x16, x16, #0xb8
  40166c:	br	x17

0000000000401670 <gettimeofday@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14740>
  401674:	ldr	x17, [x16, #192]
  401678:	add	x16, x16, #0xc0
  40167c:	br	x17

0000000000401680 <random@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14740>
  401684:	ldr	x17, [x16, #200]
  401688:	add	x16, x16, #0xc8
  40168c:	br	x17

0000000000401690 <__strtoul_internal@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14740>
  401694:	ldr	x17, [x16, #208]
  401698:	add	x16, x16, #0xd0
  40169c:	br	x17

00000000004016a0 <strdup@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016a4:	ldr	x17, [x16, #216]
  4016a8:	add	x16, x16, #0xd8
  4016ac:	br	x17

00000000004016b0 <close@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016b4:	ldr	x17, [x16, #224]
  4016b8:	add	x16, x16, #0xe0
  4016bc:	br	x17

00000000004016c0 <__gmon_start__@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016c4:	ldr	x17, [x16, #232]
  4016c8:	add	x16, x16, #0xe8
  4016cc:	br	x17

00000000004016d0 <abort@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016d4:	ldr	x17, [x16, #240]
  4016d8:	add	x16, x16, #0xf0
  4016dc:	br	x17

00000000004016e0 <textdomain@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016e4:	ldr	x17, [x16, #248]
  4016e8:	add	x16, x16, #0xf8
  4016ec:	br	x17

00000000004016f0 <getopt_long@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016f4:	ldr	x17, [x16, #256]
  4016f8:	add	x16, x16, #0x100
  4016fc:	br	x17

0000000000401700 <msgget@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14740>
  401704:	ldr	x17, [x16, #264]
  401708:	add	x16, x16, #0x108
  40170c:	br	x17

0000000000401710 <strcmp@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14740>
  401714:	ldr	x17, [x16, #272]
  401718:	add	x16, x16, #0x110
  40171c:	br	x17

0000000000401720 <warn@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14740>
  401724:	ldr	x17, [x16, #280]
  401728:	add	x16, x16, #0x118
  40172c:	br	x17

0000000000401730 <__ctype_b_loc@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14740>
  401734:	ldr	x17, [x16, #288]
  401738:	add	x16, x16, #0x120
  40173c:	br	x17

0000000000401740 <strtol@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14740>
  401744:	ldr	x17, [x16, #296]
  401748:	add	x16, x16, #0x128
  40174c:	br	x17

0000000000401750 <free@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14740>
  401754:	ldr	x17, [x16, #304]
  401758:	add	x16, x16, #0x130
  40175c:	br	x17

0000000000401760 <shmget@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14740>
  401764:	ldr	x17, [x16, #312]
  401768:	add	x16, x16, #0x138
  40176c:	br	x17

0000000000401770 <nanosleep@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14740>
  401774:	ldr	x17, [x16, #320]
  401778:	add	x16, x16, #0x140
  40177c:	br	x17

0000000000401780 <vasprintf@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14740>
  401784:	ldr	x17, [x16, #328]
  401788:	add	x16, x16, #0x148
  40178c:	br	x17

0000000000401790 <strndup@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14740>
  401794:	ldr	x17, [x16, #336]
  401798:	add	x16, x16, #0x150
  40179c:	br	x17

00000000004017a0 <strspn@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017a4:	ldr	x17, [x16, #344]
  4017a8:	add	x16, x16, #0x158
  4017ac:	br	x17

00000000004017b0 <strchr@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017b4:	ldr	x17, [x16, #352]
  4017b8:	add	x16, x16, #0x160
  4017bc:	br	x17

00000000004017c0 <fcntl@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017c4:	ldr	x17, [x16, #360]
  4017c8:	add	x16, x16, #0x168
  4017cc:	br	x17

00000000004017d0 <fflush@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017d4:	ldr	x17, [x16, #368]
  4017d8:	add	x16, x16, #0x170
  4017dc:	br	x17

00000000004017e0 <warnx@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017e4:	ldr	x17, [x16, #376]
  4017e8:	add	x16, x16, #0x178
  4017ec:	br	x17

00000000004017f0 <read@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017f4:	ldr	x17, [x16, #384]
  4017f8:	add	x16, x16, #0x180
  4017fc:	br	x17

0000000000401800 <jrand48@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14740>
  401804:	ldr	x17, [x16, #392]
  401808:	add	x16, x16, #0x188
  40180c:	br	x17

0000000000401810 <dcgettext@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14740>
  401814:	ldr	x17, [x16, #400]
  401818:	add	x16, x16, #0x190
  40181c:	br	x17

0000000000401820 <srandom@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14740>
  401824:	ldr	x17, [x16, #408]
  401828:	add	x16, x16, #0x198
  40182c:	br	x17

0000000000401830 <errx@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14740>
  401834:	ldr	x17, [x16, #416]
  401838:	add	x16, x16, #0x1a0
  40183c:	br	x17

0000000000401840 <getrandom@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14740>
  401844:	ldr	x17, [x16, #424]
  401848:	add	x16, x16, #0x1a8
  40184c:	br	x17

0000000000401850 <strcspn@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14740>
  401854:	ldr	x17, [x16, #432]
  401858:	add	x16, x16, #0x1b0
  40185c:	br	x17

0000000000401860 <printf@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14740>
  401864:	ldr	x17, [x16, #440]
  401868:	add	x16, x16, #0x1b8
  40186c:	br	x17

0000000000401870 <__errno_location@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14740>
  401874:	ldr	x17, [x16, #448]
  401878:	add	x16, x16, #0x1c0
  40187c:	br	x17

0000000000401880 <syscall@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14740>
  401884:	ldr	x17, [x16, #456]
  401888:	add	x16, x16, #0x1c8
  40188c:	br	x17

0000000000401890 <fprintf@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14740>
  401894:	ldr	x17, [x16, #464]
  401898:	add	x16, x16, #0x1d0
  40189c:	br	x17

00000000004018a0 <err@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018a4:	ldr	x17, [x16, #472]
  4018a8:	add	x16, x16, #0x1d8
  4018ac:	br	x17

00000000004018b0 <setlocale@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018b4:	ldr	x17, [x16, #480]
  4018b8:	add	x16, x16, #0x1e0
  4018bc:	br	x17

00000000004018c0 <ferror@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018c4:	ldr	x17, [x16, #488]
  4018c8:	add	x16, x16, #0x1e8
  4018cc:	br	x17

Disassembly of section .text:

00000000004018d0 <.text>:
  4018d0:	stp	x29, x30, [sp, #-128]!
  4018d4:	mov	x29, sp
  4018d8:	stp	x19, x20, [sp, #16]
  4018dc:	adrp	x19, 404000 <ferror@plt+0x2740>
  4018e0:	add	x19, x19, #0x380
  4018e4:	stp	x21, x22, [sp, #32]
  4018e8:	mov	w22, w0
  4018ec:	mov	x21, x1
  4018f0:	mov	w0, #0x6                   	// #6
  4018f4:	adrp	x1, 404000 <ferror@plt+0x2740>
  4018f8:	add	x1, x1, #0x528
  4018fc:	stp	x23, x24, [sp, #48]
  401900:	adrp	x20, 404000 <ferror@plt+0x2740>
  401904:	stp	x25, x26, [sp, #64]
  401908:	add	x20, x20, #0x700
  40190c:	adrp	x26, 404000 <ferror@plt+0x2740>
  401910:	stp	x27, x28, [sp, #80]
  401914:	bl	4018b0 <setlocale@plt>
  401918:	adrp	x1, 404000 <ferror@plt+0x2740>
  40191c:	add	x1, x1, #0x368
  401920:	mov	x0, x19
  401924:	bl	401640 <bindtextdomain@plt>
  401928:	adrp	x25, 404000 <ferror@plt+0x2740>
  40192c:	mov	x0, x19
  401930:	add	x26, x26, #0x3a8
  401934:	bl	4016e0 <textdomain@plt>
  401938:	adrp	x19, 404000 <ferror@plt+0x2740>
  40193c:	add	x25, x25, #0x390
  401940:	add	x19, x19, #0x610
  401944:	adrp	x0, 401000 <memcpy@plt-0x4f0>
  401948:	mov	w28, #0x0                   	// #0
  40194c:	add	x0, x0, #0xf08
  401950:	mov	w23, #0x0                   	// #0
  401954:	bl	404318 <ferror@plt+0x2a58>
  401958:	mov	w27, #0x0                   	// #0
  40195c:	mov	w24, #0x1a4                 	// #420
  401960:	str	xzr, [sp, #96]
  401964:	str	wzr, [sp, #104]
  401968:	mov	x3, x20
  40196c:	mov	x2, x19
  401970:	mov	x1, x21
  401974:	mov	w0, w22
  401978:	mov	x4, #0x0                   	// #0
  40197c:	bl	4016f0 <getopt_long@plt>
  401980:	cmn	w0, #0x1
  401984:	b.eq	4019f0 <ferror@plt+0x130>  // b.none
  401988:	cmp	w0, #0x53
  40198c:	b.eq	401aec <ferror@plt+0x22c>  // b.none
  401990:	b.gt	401a70 <ferror@plt+0x1b0>
  401994:	cmp	w0, #0x4d
  401998:	b.ne	401a9c <ferror@plt+0x1dc>  // b.any
  40199c:	adrp	x3, 416000 <ferror@plt+0x14740>
  4019a0:	mov	w2, #0x5                   	// #5
  4019a4:	mov	x1, x25
  4019a8:	mov	x0, #0x0                   	// #0
  4019ac:	ldr	x3, [x3, #528]
  4019b0:	str	x3, [sp, #96]
  4019b4:	mov	w27, #0x1                   	// #1
  4019b8:	bl	401810 <dcgettext@plt>
  4019bc:	mov	x1, x0
  4019c0:	ldr	x3, [sp, #96]
  4019c4:	mov	x0, x3
  4019c8:	bl	403308 <ferror@plt+0x1a48>
  4019cc:	str	x0, [sp, #96]
  4019d0:	mov	x3, x20
  4019d4:	mov	x2, x19
  4019d8:	mov	x1, x21
  4019dc:	mov	w0, w22
  4019e0:	mov	x4, #0x0                   	// #0
  4019e4:	bl	4016f0 <getopt_long@plt>
  4019e8:	cmn	w0, #0x1
  4019ec:	b.ne	401988 <ferror@plt+0xc8>  // b.any
  4019f0:	orr	w0, w23, w28
  4019f4:	orr	w0, w0, w27
  4019f8:	cbz	w0, 401dac <ferror@plt+0x4ec>
  4019fc:	cbnz	w27, 401b9c <ferror@plt+0x2dc>
  401a00:	orr	w24, w24, #0x200
  401a04:	add	x19, sp, #0x7c
  401a08:	cbz	w23, 401b54 <ferror@plt+0x294>
  401a0c:	mov	x0, x19
  401a10:	mov	x1, #0x4                   	// #4
  401a14:	bl	4021a0 <ferror@plt+0x8e0>
  401a18:	ldr	w0, [sp, #124]
  401a1c:	mov	w1, w24
  401a20:	bl	401700 <msgget@plt>
  401a24:	mov	w20, w0
  401a28:	cmn	w0, #0x1
  401a2c:	mov	w2, #0x5                   	// #5
  401a30:	b.eq	401d90 <ferror@plt+0x4d0>  // b.none
  401a34:	adrp	x1, 404000 <ferror@plt+0x2740>
  401a38:	mov	x0, #0x0                   	// #0
  401a3c:	add	x1, x1, #0x688
  401a40:	bl	401810 <dcgettext@plt>
  401a44:	mov	w1, w20
  401a48:	bl	401860 <printf@plt>
  401a4c:	cbnz	w28, 401b54 <ferror@plt+0x294>
  401a50:	mov	w0, #0x0                   	// #0
  401a54:	ldp	x19, x20, [sp, #16]
  401a58:	ldp	x21, x22, [sp, #32]
  401a5c:	ldp	x23, x24, [sp, #48]
  401a60:	ldp	x25, x26, [sp, #64]
  401a64:	ldp	x27, x28, [sp, #80]
  401a68:	ldp	x29, x30, [sp], #128
  401a6c:	ret
  401a70:	cmp	w0, #0x68
  401a74:	b.eq	401bf0 <ferror@plt+0x330>  // b.none
  401a78:	cmp	w0, #0x70
  401a7c:	b.ne	401aac <ferror@plt+0x1ec>  // b.any
  401a80:	adrp	x0, 416000 <ferror@plt+0x14740>
  401a84:	mov	w2, #0x8                   	// #8
  401a88:	mov	x1, #0x0                   	// #0
  401a8c:	ldr	x0, [x0, #528]
  401a90:	bl	401510 <strtoul@plt>
  401a94:	mov	w24, w0
  401a98:	b	401968 <ferror@plt+0xa8>
  401a9c:	cmp	w0, #0x51
  401aa0:	mov	w23, #0x1                   	// #1
  401aa4:	b.eq	401968 <ferror@plt+0xa8>  // b.none
  401aa8:	b	401ab4 <ferror@plt+0x1f4>
  401aac:	cmp	w0, #0x56
  401ab0:	b.eq	401b24 <ferror@plt+0x264>  // b.none
  401ab4:	adrp	x0, 416000 <ferror@plt+0x14740>
  401ab8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401abc:	add	x1, x1, #0x5e8
  401ac0:	mov	w2, #0x5                   	// #5
  401ac4:	ldr	x19, [x0, #520]
  401ac8:	mov	x0, #0x0                   	// #0
  401acc:	bl	401810 <dcgettext@plt>
  401ad0:	mov	x1, x0
  401ad4:	adrp	x2, 416000 <ferror@plt+0x14740>
  401ad8:	mov	x0, x19
  401adc:	ldr	x2, [x2, #544]
  401ae0:	bl	401890 <fprintf@plt>
  401ae4:	mov	w0, #0x1                   	// #1
  401ae8:	bl	401540 <exit@plt>
  401aec:	adrp	x3, 416000 <ferror@plt+0x14740>
  401af0:	mov	x1, x26
  401af4:	mov	w2, #0x5                   	// #5
  401af8:	mov	x0, #0x0                   	// #0
  401afc:	ldr	x3, [x3, #528]
  401b00:	str	x3, [sp, #104]
  401b04:	mov	w28, #0x1                   	// #1
  401b08:	bl	401810 <dcgettext@plt>
  401b0c:	mov	x1, x0
  401b10:	ldr	x3, [sp, #104]
  401b14:	mov	x0, x3
  401b18:	bl	402eb0 <ferror@plt+0x15f0>
  401b1c:	str	w0, [sp, #104]
  401b20:	b	401968 <ferror@plt+0xa8>
  401b24:	mov	w2, #0x5                   	// #5
  401b28:	adrp	x1, 404000 <ferror@plt+0x2740>
  401b2c:	mov	x0, #0x0                   	// #0
  401b30:	add	x1, x1, #0x5c0
  401b34:	bl	401810 <dcgettext@plt>
  401b38:	adrp	x1, 416000 <ferror@plt+0x14740>
  401b3c:	adrp	x2, 404000 <ferror@plt+0x2740>
  401b40:	add	x2, x2, #0x5d0
  401b44:	ldr	x1, [x1, #544]
  401b48:	bl	401860 <printf@plt>
  401b4c:	mov	w0, #0x0                   	// #0
  401b50:	bl	401540 <exit@plt>
  401b54:	mov	x0, x19
  401b58:	mov	x1, #0x4                   	// #4
  401b5c:	bl	4021a0 <ferror@plt+0x8e0>
  401b60:	ldr	w1, [sp, #104]
  401b64:	mov	w2, w24
  401b68:	ldr	w0, [sp, #124]
  401b6c:	bl	401570 <semget@plt>
  401b70:	mov	w19, w0
  401b74:	cmn	w0, #0x1
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	b.eq	401d74 <ferror@plt+0x4b4>  // b.none
  401b80:	adrp	x1, 404000 <ferror@plt+0x2740>
  401b84:	mov	x0, #0x0                   	// #0
  401b88:	add	x1, x1, #0x6b8
  401b8c:	bl	401810 <dcgettext@plt>
  401b90:	mov	w1, w19
  401b94:	bl	401860 <printf@plt>
  401b98:	b	401a50 <ferror@plt+0x190>
  401b9c:	add	x19, sp, #0x7c
  401ba0:	mov	x1, #0x4                   	// #4
  401ba4:	mov	x0, x19
  401ba8:	bl	4021a0 <ferror@plt+0x8e0>
  401bac:	ldr	w0, [sp, #124]
  401bb0:	orr	w24, w24, #0x200
  401bb4:	ldr	x1, [sp, #96]
  401bb8:	mov	w2, w24
  401bbc:	bl	401760 <shmget@plt>
  401bc0:	mov	w20, w0
  401bc4:	cmn	w0, #0x1
  401bc8:	mov	w2, #0x5                   	// #5
  401bcc:	b.eq	401ddc <ferror@plt+0x51c>  // b.none
  401bd0:	adrp	x1, 404000 <ferror@plt+0x2740>
  401bd4:	mov	x0, #0x0                   	// #0
  401bd8:	add	x1, x1, #0x650
  401bdc:	bl	401810 <dcgettext@plt>
  401be0:	mov	w1, w20
  401be4:	bl	401860 <printf@plt>
  401be8:	cbz	w23, 401a4c <ferror@plt+0x18c>
  401bec:	b	401a0c <ferror@plt+0x14c>
  401bf0:	adrp	x3, 416000 <ferror@plt+0x14740>
  401bf4:	mov	w2, #0x5                   	// #5
  401bf8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401bfc:	mov	x0, #0x0                   	// #0
  401c00:	ldr	x19, [x3, #536]
  401c04:	add	x1, x1, #0x3c8
  401c08:	bl	401810 <dcgettext@plt>
  401c0c:	mov	x1, x19
  401c10:	bl	401530 <fputs@plt>
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c1c:	mov	x0, #0x0                   	// #0
  401c20:	add	x1, x1, #0x3d8
  401c24:	bl	401810 <dcgettext@plt>
  401c28:	mov	x1, x0
  401c2c:	adrp	x2, 416000 <ferror@plt+0x14740>
  401c30:	mov	x0, x19
  401c34:	ldr	x2, [x2, #544]
  401c38:	bl	401890 <fprintf@plt>
  401c3c:	mov	x1, x19
  401c40:	mov	w0, #0xa                   	// #10
  401c44:	bl	4015a0 <fputc@plt>
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c50:	mov	x0, #0x0                   	// #0
  401c54:	add	x1, x1, #0x3e8
  401c58:	bl	401810 <dcgettext@plt>
  401c5c:	mov	x1, x19
  401c60:	bl	401530 <fputs@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	add	x1, x1, #0x408
  401c74:	bl	401810 <dcgettext@plt>
  401c78:	mov	x1, x19
  401c7c:	bl	401530 <fputs@plt>
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	add	x1, x1, #0x418
  401c90:	bl	401810 <dcgettext@plt>
  401c94:	mov	x1, x19
  401c98:	bl	401530 <fputs@plt>
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	add	x1, x1, #0x460
  401cac:	bl	401810 <dcgettext@plt>
  401cb0:	mov	x1, x19
  401cb4:	bl	401530 <fputs@plt>
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	adrp	x1, 404000 <ferror@plt+0x2740>
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	add	x1, x1, #0x4b0
  401cc8:	bl	401810 <dcgettext@plt>
  401ccc:	mov	x1, x19
  401cd0:	bl	401530 <fputs@plt>
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	add	x1, x1, #0x4e0
  401ce4:	bl	401810 <dcgettext@plt>
  401ce8:	mov	x1, x19
  401cec:	bl	401530 <fputs@plt>
  401cf0:	mov	x1, x19
  401cf4:	mov	w0, #0xa                   	// #10
  401cf8:	bl	4015a0 <fputc@plt>
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d04:	mov	x0, #0x0                   	// #0
  401d08:	add	x1, x1, #0x530
  401d0c:	bl	401810 <dcgettext@plt>
  401d10:	mov	x19, x0
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d1c:	mov	x0, #0x0                   	// #0
  401d20:	add	x1, x1, #0x548
  401d24:	bl	401810 <dcgettext@plt>
  401d28:	mov	x4, x0
  401d2c:	adrp	x3, 404000 <ferror@plt+0x2740>
  401d30:	add	x3, x3, #0x558
  401d34:	mov	x2, x19
  401d38:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d3c:	adrp	x0, 404000 <ferror@plt+0x2740>
  401d40:	add	x1, x1, #0x568
  401d44:	add	x0, x0, #0x578
  401d48:	bl	401860 <printf@plt>
  401d4c:	mov	w2, #0x5                   	// #5
  401d50:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d54:	mov	x0, #0x0                   	// #0
  401d58:	add	x1, x1, #0x590
  401d5c:	bl	401810 <dcgettext@plt>
  401d60:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d64:	add	x1, x1, #0x5b0
  401d68:	bl	401860 <printf@plt>
  401d6c:	mov	w0, #0x0                   	// #0
  401d70:	bl	401540 <exit@plt>
  401d74:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d78:	mov	x0, #0x0                   	// #0
  401d7c:	add	x1, x1, #0x6a0
  401d80:	bl	401810 <dcgettext@plt>
  401d84:	mov	x1, x0
  401d88:	mov	w0, #0x1                   	// #1
  401d8c:	bl	4018a0 <err@plt>
  401d90:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d94:	mov	x0, #0x0                   	// #0
  401d98:	add	x1, x1, #0x668
  401d9c:	bl	401810 <dcgettext@plt>
  401da0:	mov	x1, x0
  401da4:	mov	w0, #0x1                   	// #1
  401da8:	bl	4018a0 <err@plt>
  401dac:	adrp	x1, 404000 <ferror@plt+0x2740>
  401db0:	add	x1, x1, #0x620
  401db4:	mov	w2, #0x5                   	// #5
  401db8:	mov	x0, #0x0                   	// #0
  401dbc:	bl	401810 <dcgettext@plt>
  401dc0:	bl	4017e0 <warnx@plt>
  401dc4:	adrp	x0, 416000 <ferror@plt+0x14740>
  401dc8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	add	x1, x1, #0x5e8
  401dd4:	ldr	x19, [x0, #520]
  401dd8:	b	401ac8 <ferror@plt+0x208>
  401ddc:	adrp	x1, 404000 <ferror@plt+0x2740>
  401de0:	mov	x0, #0x0                   	// #0
  401de4:	add	x1, x1, #0x630
  401de8:	bl	401810 <dcgettext@plt>
  401dec:	mov	x1, x0
  401df0:	mov	w0, #0x1                   	// #1
  401df4:	bl	4018a0 <err@plt>
  401df8:	mov	x29, #0x0                   	// #0
  401dfc:	mov	x30, #0x0                   	// #0
  401e00:	mov	x5, x0
  401e04:	ldr	x1, [sp]
  401e08:	add	x2, sp, #0x8
  401e0c:	mov	x6, sp
  401e10:	movz	x0, #0x0, lsl #48
  401e14:	movk	x0, #0x0, lsl #32
  401e18:	movk	x0, #0x40, lsl #16
  401e1c:	movk	x0, #0x18d0
  401e20:	movz	x3, #0x0, lsl #48
  401e24:	movk	x3, #0x0, lsl #32
  401e28:	movk	x3, #0x40, lsl #16
  401e2c:	movk	x3, #0x4290
  401e30:	movz	x4, #0x0, lsl #48
  401e34:	movk	x4, #0x0, lsl #32
  401e38:	movk	x4, #0x40, lsl #16
  401e3c:	movk	x4, #0x4310
  401e40:	bl	401650 <__libc_start_main@plt>
  401e44:	bl	4016d0 <abort@plt>
  401e48:	adrp	x0, 415000 <ferror@plt+0x13740>
  401e4c:	ldr	x0, [x0, #4064]
  401e50:	cbz	x0, 401e58 <ferror@plt+0x598>
  401e54:	b	4016c0 <__gmon_start__@plt>
  401e58:	ret
  401e5c:	nop
  401e60:	adrp	x0, 416000 <ferror@plt+0x14740>
  401e64:	add	x0, x0, #0x208
  401e68:	adrp	x1, 416000 <ferror@plt+0x14740>
  401e6c:	add	x1, x1, #0x208
  401e70:	cmp	x1, x0
  401e74:	b.eq	401e8c <ferror@plt+0x5cc>  // b.none
  401e78:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e7c:	ldr	x1, [x1, #840]
  401e80:	cbz	x1, 401e8c <ferror@plt+0x5cc>
  401e84:	mov	x16, x1
  401e88:	br	x16
  401e8c:	ret
  401e90:	adrp	x0, 416000 <ferror@plt+0x14740>
  401e94:	add	x0, x0, #0x208
  401e98:	adrp	x1, 416000 <ferror@plt+0x14740>
  401e9c:	add	x1, x1, #0x208
  401ea0:	sub	x1, x1, x0
  401ea4:	lsr	x2, x1, #63
  401ea8:	add	x1, x2, x1, asr #3
  401eac:	cmp	xzr, x1, asr #1
  401eb0:	asr	x1, x1, #1
  401eb4:	b.eq	401ecc <ferror@plt+0x60c>  // b.none
  401eb8:	adrp	x2, 404000 <ferror@plt+0x2740>
  401ebc:	ldr	x2, [x2, #848]
  401ec0:	cbz	x2, 401ecc <ferror@plt+0x60c>
  401ec4:	mov	x16, x2
  401ec8:	br	x16
  401ecc:	ret
  401ed0:	stp	x29, x30, [sp, #-32]!
  401ed4:	mov	x29, sp
  401ed8:	str	x19, [sp, #16]
  401edc:	adrp	x19, 416000 <ferror@plt+0x14740>
  401ee0:	ldrb	w0, [x19, #552]
  401ee4:	cbnz	w0, 401ef4 <ferror@plt+0x634>
  401ee8:	bl	401e60 <ferror@plt+0x5a0>
  401eec:	mov	w0, #0x1                   	// #1
  401ef0:	strb	w0, [x19, #552]
  401ef4:	ldr	x19, [sp, #16]
  401ef8:	ldp	x29, x30, [sp], #32
  401efc:	ret
  401f00:	b	401e90 <ferror@plt+0x5d0>
  401f04:	nop
  401f08:	stp	x29, x30, [sp, #-32]!
  401f0c:	adrp	x0, 416000 <ferror@plt+0x14740>
  401f10:	mov	x29, sp
  401f14:	stp	x19, x20, [sp, #16]
  401f18:	ldr	x20, [x0, #536]
  401f1c:	bl	401870 <__errno_location@plt>
  401f20:	mov	x19, x0
  401f24:	mov	x0, x20
  401f28:	str	wzr, [x19]
  401f2c:	bl	4018c0 <ferror@plt>
  401f30:	cbz	w0, 401fd0 <ferror@plt+0x710>
  401f34:	ldr	w0, [x19]
  401f38:	cmp	w0, #0x9
  401f3c:	b.ne	401f80 <ferror@plt+0x6c0>  // b.any
  401f40:	adrp	x0, 416000 <ferror@plt+0x14740>
  401f44:	ldr	x20, [x0, #520]
  401f48:	str	wzr, [x19]
  401f4c:	mov	x0, x20
  401f50:	bl	4018c0 <ferror@plt>
  401f54:	cbnz	w0, 401f68 <ferror@plt+0x6a8>
  401f58:	mov	x0, x20
  401f5c:	bl	4017d0 <fflush@plt>
  401f60:	cbz	w0, 401fb0 <ferror@plt+0x6f0>
  401f64:	nop
  401f68:	ldr	w0, [x19]
  401f6c:	cmp	w0, #0x9
  401f70:	b.ne	401fa8 <ferror@plt+0x6e8>  // b.any
  401f74:	ldp	x19, x20, [sp, #16]
  401f78:	ldp	x29, x30, [sp], #32
  401f7c:	ret
  401f80:	cmp	w0, #0x20
  401f84:	b.eq	401f40 <ferror@plt+0x680>  // b.none
  401f88:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	add	x1, x1, #0x358
  401f94:	cbz	w0, 401ffc <ferror@plt+0x73c>
  401f98:	mov	x0, #0x0                   	// #0
  401f9c:	bl	401810 <dcgettext@plt>
  401fa0:	bl	401720 <warn@plt>
  401fa4:	nop
  401fa8:	mov	w0, #0x1                   	// #1
  401fac:	bl	401500 <_exit@plt>
  401fb0:	mov	x0, x20
  401fb4:	bl	4015d0 <fileno@plt>
  401fb8:	tbnz	w0, #31, 401f68 <ferror@plt+0x6a8>
  401fbc:	bl	401550 <dup@plt>
  401fc0:	tbnz	w0, #31, 401f68 <ferror@plt+0x6a8>
  401fc4:	bl	4016b0 <close@plt>
  401fc8:	cbz	w0, 401f74 <ferror@plt+0x6b4>
  401fcc:	b	401f68 <ferror@plt+0x6a8>
  401fd0:	mov	x0, x20
  401fd4:	bl	4017d0 <fflush@plt>
  401fd8:	cbnz	w0, 401f34 <ferror@plt+0x674>
  401fdc:	mov	x0, x20
  401fe0:	bl	4015d0 <fileno@plt>
  401fe4:	tbnz	w0, #31, 401f34 <ferror@plt+0x674>
  401fe8:	bl	401550 <dup@plt>
  401fec:	tbnz	w0, #31, 401f34 <ferror@plt+0x674>
  401ff0:	bl	4016b0 <close@plt>
  401ff4:	cbz	w0, 401f40 <ferror@plt+0x680>
  401ff8:	b	401f34 <ferror@plt+0x674>
  401ffc:	mov	x0, #0x0                   	// #0
  402000:	bl	401810 <dcgettext@plt>
  402004:	bl	4017e0 <warnx@plt>
  402008:	b	401fa8 <ferror@plt+0x6e8>
  40200c:	nop
  402010:	stp	x29, x30, [sp, #-48]!
  402014:	mov	x1, #0x0                   	// #0
  402018:	mov	x29, sp
  40201c:	stp	x19, x20, [sp, #16]
  402020:	add	x20, sp, #0x20
  402024:	mov	x0, x20
  402028:	bl	401670 <gettimeofday@plt>
  40202c:	bl	4015e0 <getpid@plt>
  402030:	mov	w19, w0
  402034:	bl	401580 <getuid@plt>
  402038:	eor	w19, w0, w19, lsl #16
  40203c:	ldp	x1, x0, [sp, #32]
  402040:	eor	w0, w1, w0
  402044:	eor	w0, w0, w19
  402048:	bl	401820 <srandom@plt>
  40204c:	bl	4015e0 <getpid@plt>
  402050:	mov	w2, w0
  402054:	movz	x0, #0x0, lsl #16
  402058:	movk	x0, #0x10
  40205c:	nop
  402060:	nop
  402064:	mrs	x1, tpidr_el0
  402068:	ldr	x3, [sp, #32]
  40206c:	add	x19, x1, x0
  402070:	eor	w2, w2, w3
  402074:	strh	w2, [x1, x0]
  402078:	bl	401610 <getppid@plt>
  40207c:	mov	w3, w0
  402080:	ldp	x2, x4, [sp, #32]
  402084:	mov	x0, x20
  402088:	mov	x1, #0x0                   	// #0
  40208c:	eor	x2, x4, x2
  402090:	eor	w3, w3, w4
  402094:	strh	w3, [x19, #2]
  402098:	asr	x2, x2, #16
  40209c:	strh	w2, [x19, #4]
  4020a0:	bl	401670 <gettimeofday@plt>
  4020a4:	ldp	x19, x0, [sp, #32]
  4020a8:	eor	w19, w19, w0
  4020ac:	ands	w19, w19, #0x1f
  4020b0:	b.eq	4020c4 <ferror@plt+0x804>  // b.none
  4020b4:	nop
  4020b8:	bl	401680 <random@plt>
  4020bc:	subs	w19, w19, #0x1
  4020c0:	b.ne	4020b8 <ferror@plt+0x7f8>  // b.any
  4020c4:	ldp	x19, x20, [sp, #16]
  4020c8:	ldp	x29, x30, [sp], #48
  4020cc:	ret
  4020d0:	stp	x29, x30, [sp, #-32]!
  4020d4:	mov	x29, sp
  4020d8:	stp	x19, x20, [sp, #16]
  4020dc:	mov	w20, w0
  4020e0:	mov	w19, w1
  4020e4:	bl	401680 <random@plt>
  4020e8:	sub	w1, w19, w20
  4020ec:	add	w1, w1, #0x1
  4020f0:	sxtw	x1, w1
  4020f4:	sdiv	x2, x0, x1
  4020f8:	msub	x0, x2, x1, x0
  4020fc:	add	w0, w20, w0
  402100:	ldp	x19, x20, [sp, #16]
  402104:	ldp	x29, x30, [sp], #32
  402108:	ret
  40210c:	nop
  402110:	stp	x29, x30, [sp, #-32]!
  402114:	adrp	x0, 404000 <ferror@plt+0x2740>
  402118:	mov	w1, #0x80000               	// #524288
  40211c:	mov	x29, sp
  402120:	add	x0, x0, #0x7e0
  402124:	str	x19, [sp, #16]
  402128:	bl	401600 <open@plt>
  40212c:	mov	w19, w0
  402130:	cmn	w0, #0x1
  402134:	b.eq	402150 <ferror@plt+0x890>  // b.none
  402138:	tbz	w19, #31, 40216c <ferror@plt+0x8ac>
  40213c:	bl	402010 <ferror@plt+0x750>
  402140:	mov	w0, w19
  402144:	ldr	x19, [sp, #16]
  402148:	ldp	x29, x30, [sp], #32
  40214c:	ret
  402150:	mov	w1, #0x800                 	// #2048
  402154:	adrp	x0, 404000 <ferror@plt+0x2740>
  402158:	movk	w1, #0x8, lsl #16
  40215c:	add	x0, x0, #0x7f0
  402160:	bl	401600 <open@plt>
  402164:	mov	w19, w0
  402168:	tbnz	w19, #31, 40213c <ferror@plt+0x87c>
  40216c:	mov	w0, w19
  402170:	mov	w1, #0x1                   	// #1
  402174:	bl	4017c0 <fcntl@plt>
  402178:	tbnz	w0, #31, 40213c <ferror@plt+0x87c>
  40217c:	orr	w2, w0, #0x1
  402180:	mov	w1, #0x2                   	// #2
  402184:	mov	w0, w19
  402188:	bl	4017c0 <fcntl@plt>
  40218c:	bl	402010 <ferror@plt+0x750>
  402190:	mov	w0, w19
  402194:	ldr	x19, [sp, #16]
  402198:	ldp	x29, x30, [sp], #32
  40219c:	ret
  4021a0:	stp	x29, x30, [sp, #-96]!
  4021a4:	mov	x29, sp
  4021a8:	stp	x19, x20, [sp, #16]
  4021ac:	stp	x21, x22, [sp, #32]
  4021b0:	mov	x21, x0
  4021b4:	mov	x22, x1
  4021b8:	str	x25, [sp, #64]
  4021bc:	bl	401870 <__errno_location@plt>
  4021c0:	mov	x25, x0
  4021c4:	cbz	x22, 40234c <ferror@plt+0xa8c>
  4021c8:	mov	x19, x22
  4021cc:	mov	x20, x21
  4021d0:	stp	x23, x24, [sp, #48]
  4021d4:	add	x23, sp, #0x50
  4021d8:	mov	w24, #0x0                   	// #0
  4021dc:	str	wzr, [x25]
  4021e0:	mov	x1, x19
  4021e4:	mov	x0, x20
  4021e8:	mov	w2, #0x1                   	// #1
  4021ec:	bl	401840 <getrandom@plt>
  4021f0:	cmp	w0, #0x0
  4021f4:	b.le	4022cc <ferror@plt+0xa0c>
  4021f8:	add	x20, x20, w0, sxtw
  4021fc:	subs	x19, x19, w0, sxtw
  402200:	b.ne	4021d8 <ferror@plt+0x918>  // b.any
  402204:	ldr	w2, [x25]
  402208:	cmp	w2, #0x26
  40220c:	b.eq	4022fc <ferror@plt+0xa3c>  // b.none
  402210:	mov	x19, #0x0                   	// #0
  402214:	bl	402010 <ferror@plt+0x750>
  402218:	bl	401680 <random@plt>
  40221c:	asr	x0, x0, #7
  402220:	ldrb	w1, [x21, x19]
  402224:	eor	w1, w1, w0
  402228:	strb	w1, [x21, x19]
  40222c:	add	x19, x19, #0x1
  402230:	cmp	x22, x19
  402234:	b.hi	402218 <ferror@plt+0x958>  // b.pmore
  402238:	mrs	x20, tpidr_el0
  40223c:	movz	x0, #0x0, lsl #16
  402240:	movk	x0, #0x10
  402244:	nop
  402248:	nop
  40224c:	add	x24, x20, x0
  402250:	mov	x19, #0x0                   	// #0
  402254:	ldr	w2, [x20, x0]
  402258:	mov	x0, #0xb2                  	// #178
  40225c:	ldrh	w1, [x24, #4]
  402260:	ldrsh	w25, [x24, #4]
  402264:	str	w2, [sp, #80]
  402268:	strh	w1, [sp, #84]
  40226c:	bl	401880 <syscall@plt>
  402270:	eor	w25, w25, w0
  402274:	strh	w25, [x24, #4]
  402278:	mov	x0, x23
  40227c:	bl	401800 <jrand48@plt>
  402280:	ldrb	w2, [x21, x19]
  402284:	asr	x0, x0, #7
  402288:	eor	w2, w2, w0
  40228c:	strb	w2, [x21, x19]
  402290:	add	x19, x19, #0x1
  402294:	cmp	x22, x19
  402298:	b.hi	402278 <ferror@plt+0x9b8>  // b.pmore
  40229c:	ldp	x23, x24, [sp, #48]
  4022a0:	movz	x0, #0x0, lsl #16
  4022a4:	movk	x0, #0x10
  4022a8:	nop
  4022ac:	nop
  4022b0:	ldr	w1, [sp, #80]
  4022b4:	str	w1, [x20, x0]
  4022b8:	ldp	x19, x20, [sp, #16]
  4022bc:	ldp	x21, x22, [sp, #32]
  4022c0:	ldr	x25, [sp, #64]
  4022c4:	ldp	x29, x30, [sp], #96
  4022c8:	ret
  4022cc:	ldr	w2, [x25]
  4022d0:	cmp	w24, #0x7
  4022d4:	mov	x0, x23
  4022d8:	mov	x1, #0x0                   	// #0
  4022dc:	ccmp	w2, #0xb, #0x0, le
  4022e0:	b.ne	402208 <ferror@plt+0x948>  // b.any
  4022e4:	adrp	x2, 404000 <ferror@plt+0x2740>
  4022e8:	add	w24, w24, #0x1
  4022ec:	ldr	q0, [x2, #2080]
  4022f0:	str	q0, [sp, #80]
  4022f4:	bl	401770 <nanosleep@plt>
  4022f8:	b	4021dc <ferror@plt+0x91c>
  4022fc:	bl	402110 <ferror@plt+0x850>
  402300:	mov	w24, w0
  402304:	tbnz	w0, #31, 402210 <ferror@plt+0x950>
  402308:	cbz	x19, 402340 <ferror@plt+0xa80>
  40230c:	mov	w25, #0x0                   	// #0
  402310:	mov	x2, x19
  402314:	mov	x1, x20
  402318:	mov	w0, w24
  40231c:	bl	4017f0 <read@plt>
  402320:	cmp	x0, #0x0
  402324:	b.le	402338 <ferror@plt+0xa78>
  402328:	add	x20, x20, x0
  40232c:	subs	x19, x19, x0
  402330:	b.ne	40230c <ferror@plt+0xa4c>  // b.any
  402334:	b	402340 <ferror@plt+0xa80>
  402338:	cmp	w25, #0x8
  40233c:	b.le	40239c <ferror@plt+0xadc>
  402340:	mov	w0, w24
  402344:	bl	4016b0 <close@plt>
  402348:	b	402210 <ferror@plt+0x950>
  40234c:	ldr	w0, [x0]
  402350:	cmp	w0, #0x26
  402354:	b.eq	4023bc <ferror@plt+0xafc>  // b.none
  402358:	bl	402010 <ferror@plt+0x750>
  40235c:	mrs	x20, tpidr_el0
  402360:	movz	x0, #0x0, lsl #16
  402364:	movk	x0, #0x10
  402368:	nop
  40236c:	nop
  402370:	add	x19, x20, x0
  402374:	ldr	w2, [x20, x0]
  402378:	mov	x0, #0xb2                  	// #178
  40237c:	ldrh	w1, [x19, #4]
  402380:	ldrsh	w21, [x19, #4]
  402384:	str	w2, [sp, #80]
  402388:	strh	w1, [sp, #84]
  40238c:	bl	401880 <syscall@plt>
  402390:	eor	w21, w21, w0
  402394:	strh	w21, [x19, #4]
  402398:	b	4022a0 <ferror@plt+0x9e0>
  40239c:	adrp	x2, 404000 <ferror@plt+0x2740>
  4023a0:	add	w25, w25, #0x1
  4023a4:	mov	x0, x23
  4023a8:	mov	x1, #0x0                   	// #0
  4023ac:	ldr	q0, [x2, #2080]
  4023b0:	str	q0, [sp, #80]
  4023b4:	bl	401770 <nanosleep@plt>
  4023b8:	b	402310 <ferror@plt+0xa50>
  4023bc:	bl	402110 <ferror@plt+0x850>
  4023c0:	tbnz	w0, #31, 402358 <ferror@plt+0xa98>
  4023c4:	bl	4016b0 <close@plt>
  4023c8:	b	402358 <ferror@plt+0xa98>
  4023cc:	nop
  4023d0:	adrp	x1, 404000 <ferror@plt+0x2740>
  4023d4:	mov	w2, #0x5                   	// #5
  4023d8:	add	x1, x1, #0x800
  4023dc:	mov	x0, #0x0                   	// #0
  4023e0:	b	401810 <dcgettext@plt>
  4023e4:	nop
  4023e8:	stp	x29, x30, [sp, #-32]!
  4023ec:	mov	x29, sp
  4023f0:	stp	x19, x20, [sp, #16]
  4023f4:	mov	x19, x1
  4023f8:	mov	x20, x0
  4023fc:	bl	401870 <__errno_location@plt>
  402400:	mov	x4, x0
  402404:	adrp	x0, 416000 <ferror@plt+0x14740>
  402408:	mov	w5, #0x22                  	// #34
  40240c:	adrp	x1, 404000 <ferror@plt+0x2740>
  402410:	mov	x3, x20
  402414:	ldr	w0, [x0, #512]
  402418:	mov	x2, x19
  40241c:	str	w5, [x4]
  402420:	add	x1, x1, #0x830
  402424:	bl	4018a0 <err@plt>
  402428:	adrp	x1, 416000 <ferror@plt+0x14740>
  40242c:	str	w0, [x1, #512]
  402430:	ret
  402434:	nop
  402438:	stp	x29, x30, [sp, #-128]!
  40243c:	mov	x29, sp
  402440:	stp	x19, x20, [sp, #16]
  402444:	mov	x20, x0
  402448:	stp	x21, x22, [sp, #32]
  40244c:	mov	x22, x1
  402450:	stp	x23, x24, [sp, #48]
  402454:	mov	x23, x2
  402458:	str	xzr, [x1]
  40245c:	bl	401870 <__errno_location@plt>
  402460:	mov	x21, x0
  402464:	cbz	x20, 402700 <ferror@plt+0xe40>
  402468:	ldrsb	w19, [x20]
  40246c:	cbz	w19, 402700 <ferror@plt+0xe40>
  402470:	bl	401730 <__ctype_b_loc@plt>
  402474:	mov	x24, x0
  402478:	ldr	x0, [x0]
  40247c:	ubfiz	x1, x19, #1, #8
  402480:	ldrh	w1, [x0, x1]
  402484:	tbz	w1, #13, 4024a0 <ferror@plt+0xbe0>
  402488:	mov	x1, x20
  40248c:	nop
  402490:	ldrsb	w19, [x1, #1]!
  402494:	ubfiz	x2, x19, #1, #8
  402498:	ldrh	w2, [x0, x2]
  40249c:	tbnz	w2, #13, 402490 <ferror@plt+0xbd0>
  4024a0:	cmp	w19, #0x2d
  4024a4:	b.eq	402700 <ferror@plt+0xe40>  // b.none
  4024a8:	stp	x25, x26, [sp, #64]
  4024ac:	mov	x0, x20
  4024b0:	mov	w3, #0x0                   	// #0
  4024b4:	stp	x27, x28, [sp, #80]
  4024b8:	add	x27, sp, #0x78
  4024bc:	mov	x1, x27
  4024c0:	str	wzr, [x21]
  4024c4:	mov	w2, #0x0                   	// #0
  4024c8:	str	xzr, [sp, #120]
  4024cc:	bl	401690 <__strtoul_internal@plt>
  4024d0:	mov	x25, x0
  4024d4:	ldr	x28, [sp, #120]
  4024d8:	ldr	w0, [x21]
  4024dc:	cmp	x28, x20
  4024e0:	b.eq	4026f0 <ferror@plt+0xe30>  // b.none
  4024e4:	cbnz	w0, 402720 <ferror@plt+0xe60>
  4024e8:	cbz	x28, 402794 <ferror@plt+0xed4>
  4024ec:	ldrsb	w0, [x28]
  4024f0:	mov	w20, #0x0                   	// #0
  4024f4:	mov	x26, #0x0                   	// #0
  4024f8:	cbz	w0, 402794 <ferror@plt+0xed4>
  4024fc:	nop
  402500:	ldrsb	w0, [x28, #1]
  402504:	cmp	w0, #0x69
  402508:	b.eq	4025b4 <ferror@plt+0xcf4>  // b.none
  40250c:	and	w1, w0, #0xffffffdf
  402510:	cmp	w1, #0x42
  402514:	b.ne	402784 <ferror@plt+0xec4>  // b.any
  402518:	ldrsb	w0, [x28, #2]
  40251c:	cbz	w0, 4027cc <ferror@plt+0xf0c>
  402520:	bl	4015c0 <localeconv@plt>
  402524:	cbz	x0, 4026f8 <ferror@plt+0xe38>
  402528:	ldr	x1, [x0]
  40252c:	cbz	x1, 4026f8 <ferror@plt+0xe38>
  402530:	mov	x0, x1
  402534:	str	x1, [sp, #104]
  402538:	bl	401520 <strlen@plt>
  40253c:	mov	x19, x0
  402540:	cbnz	x26, 4026f8 <ferror@plt+0xe38>
  402544:	ldrsb	w0, [x28]
  402548:	cbz	w0, 4026f8 <ferror@plt+0xe38>
  40254c:	ldr	x1, [sp, #104]
  402550:	mov	x2, x19
  402554:	mov	x0, x1
  402558:	mov	x1, x28
  40255c:	bl	401630 <strncmp@plt>
  402560:	cbnz	w0, 4026f8 <ferror@plt+0xe38>
  402564:	ldrsb	w4, [x28, x19]
  402568:	add	x1, x28, x19
  40256c:	cmp	w4, #0x30
  402570:	b.ne	4027a8 <ferror@plt+0xee8>  // b.any
  402574:	add	w0, w20, #0x1
  402578:	mov	x19, x1
  40257c:	nop
  402580:	sub	w3, w19, w1
  402584:	ldrsb	w4, [x19, #1]!
  402588:	add	w20, w3, w0
  40258c:	cmp	w4, #0x30
  402590:	b.eq	402580 <ferror@plt+0xcc0>  // b.none
  402594:	ldr	x0, [x24]
  402598:	ldrh	w0, [x0, w4, sxtw #1]
  40259c:	tbnz	w0, #11, 402734 <ferror@plt+0xe74>
  4025a0:	mov	x28, x19
  4025a4:	str	x19, [sp, #120]
  4025a8:	ldrsb	w0, [x28, #1]
  4025ac:	cmp	w0, #0x69
  4025b0:	b.ne	40250c <ferror@plt+0xc4c>  // b.any
  4025b4:	ldrsb	w0, [x28, #2]
  4025b8:	and	w0, w0, #0xffffffdf
  4025bc:	cmp	w0, #0x42
  4025c0:	b.ne	402520 <ferror@plt+0xc60>  // b.any
  4025c4:	ldrsb	w0, [x28, #3]
  4025c8:	cbnz	w0, 402520 <ferror@plt+0xc60>
  4025cc:	mov	x19, #0x400                 	// #1024
  4025d0:	ldrsb	w27, [x28]
  4025d4:	adrp	x24, 404000 <ferror@plt+0x2740>
  4025d8:	add	x24, x24, #0x840
  4025dc:	mov	x0, x24
  4025e0:	mov	w1, w27
  4025e4:	bl	4017b0 <strchr@plt>
  4025e8:	cbz	x0, 4027d4 <ferror@plt+0xf14>
  4025ec:	sub	x1, x0, x24
  4025f0:	add	w1, w1, #0x1
  4025f4:	cbz	w1, 4027f0 <ferror@plt+0xf30>
  4025f8:	umulh	x0, x25, x19
  4025fc:	cbnz	x0, 4027c0 <ferror@plt+0xf00>
  402600:	sub	w0, w1, #0x2
  402604:	b	402614 <ferror@plt+0xd54>
  402608:	umulh	x2, x25, x19
  40260c:	sub	w0, w0, #0x1
  402610:	cbnz	x2, 4027c0 <ferror@plt+0xf00>
  402614:	mul	x25, x25, x19
  402618:	cmn	w0, #0x1
  40261c:	b.ne	402608 <ferror@plt+0xd48>  // b.any
  402620:	mov	w0, #0x0                   	// #0
  402624:	cbz	x23, 40262c <ferror@plt+0xd6c>
  402628:	str	w1, [x23]
  40262c:	cmp	x26, #0x0
  402630:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402634:	b.eq	4026dc <ferror@plt+0xe1c>  // b.none
  402638:	sub	w1, w1, #0x2
  40263c:	mov	x5, #0x1                   	// #1
  402640:	b	402650 <ferror@plt+0xd90>
  402644:	umulh	x2, x5, x19
  402648:	sub	w1, w1, #0x1
  40264c:	cbnz	x2, 40265c <ferror@plt+0xd9c>
  402650:	mul	x5, x5, x19
  402654:	cmn	w1, #0x1
  402658:	b.ne	402644 <ferror@plt+0xd84>  // b.any
  40265c:	cmp	x26, #0xa
  402660:	mov	x1, #0xa                   	// #10
  402664:	b.ls	402678 <ferror@plt+0xdb8>  // b.plast
  402668:	add	x1, x1, x1, lsl #2
  40266c:	cmp	x26, x1, lsl #1
  402670:	lsl	x1, x1, #1
  402674:	b.hi	402668 <ferror@plt+0xda8>  // b.pmore
  402678:	cbz	w20, 402694 <ferror@plt+0xdd4>
  40267c:	mov	w2, #0x0                   	// #0
  402680:	add	x1, x1, x1, lsl #2
  402684:	add	w2, w2, #0x1
  402688:	cmp	w20, w2
  40268c:	lsl	x1, x1, #1
  402690:	b.ne	402680 <ferror@plt+0xdc0>  // b.any
  402694:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402698:	mov	x4, #0x1                   	// #1
  40269c:	movk	x8, #0xcccd
  4026a0:	umulh	x6, x26, x8
  4026a4:	add	x7, x4, x4, lsl #2
  4026a8:	mov	x3, x4
  4026ac:	cmp	x26, #0x9
  4026b0:	lsl	x4, x7, #1
  4026b4:	lsr	x2, x6, #3
  4026b8:	add	x2, x2, x2, lsl #2
  4026bc:	sub	x2, x26, x2, lsl #1
  4026c0:	lsr	x26, x6, #3
  4026c4:	cbz	x2, 4026d8 <ferror@plt+0xe18>
  4026c8:	udiv	x3, x1, x3
  4026cc:	udiv	x2, x3, x2
  4026d0:	udiv	x2, x5, x2
  4026d4:	add	x25, x25, x2
  4026d8:	b.hi	4026a0 <ferror@plt+0xde0>  // b.pmore
  4026dc:	str	x25, [x22]
  4026e0:	tbnz	w0, #31, 4027b0 <ferror@plt+0xef0>
  4026e4:	ldp	x25, x26, [sp, #64]
  4026e8:	ldp	x27, x28, [sp, #80]
  4026ec:	b	40270c <ferror@plt+0xe4c>
  4026f0:	cbnz	w0, 40272c <ferror@plt+0xe6c>
  4026f4:	nop
  4026f8:	ldp	x25, x26, [sp, #64]
  4026fc:	ldp	x27, x28, [sp, #80]
  402700:	mov	w1, #0x16                  	// #22
  402704:	mov	w0, #0xffffffea            	// #-22
  402708:	str	w1, [x21]
  40270c:	ldp	x19, x20, [sp, #16]
  402710:	ldp	x21, x22, [sp, #32]
  402714:	ldp	x23, x24, [sp, #48]
  402718:	ldp	x29, x30, [sp], #128
  40271c:	ret
  402720:	sub	x1, x25, #0x1
  402724:	cmn	x1, #0x3
  402728:	b.ls	4024e8 <ferror@plt+0xc28>  // b.plast
  40272c:	neg	w0, w0
  402730:	b	4026e0 <ferror@plt+0xe20>
  402734:	str	wzr, [x21]
  402738:	mov	x1, x27
  40273c:	mov	x0, x19
  402740:	mov	w3, #0x0                   	// #0
  402744:	mov	w2, #0x0                   	// #0
  402748:	str	xzr, [sp, #120]
  40274c:	bl	401690 <__strtoul_internal@plt>
  402750:	mov	x26, x0
  402754:	ldr	x28, [sp, #120]
  402758:	ldr	w0, [x21]
  40275c:	cmp	x28, x19
  402760:	b.eq	4026f0 <ferror@plt+0xe30>  // b.none
  402764:	cbz	w0, 40278c <ferror@plt+0xecc>
  402768:	sub	x1, x26, #0x1
  40276c:	cmn	x1, #0x3
  402770:	b.hi	40272c <ferror@plt+0xe6c>  // b.pmore
  402774:	cbz	x28, 4026f8 <ferror@plt+0xe38>
  402778:	ldrsb	w0, [x28]
  40277c:	cbnz	w0, 402500 <ferror@plt+0xc40>
  402780:	b	4026f8 <ferror@plt+0xe38>
  402784:	cbnz	w0, 402520 <ferror@plt+0xc60>
  402788:	b	4025cc <ferror@plt+0xd0c>
  40278c:	cbnz	x26, 402774 <ferror@plt+0xeb4>
  402790:	b	402500 <ferror@plt+0xc40>
  402794:	mov	w0, #0x0                   	// #0
  402798:	ldp	x27, x28, [sp, #80]
  40279c:	str	x25, [x22]
  4027a0:	ldp	x25, x26, [sp, #64]
  4027a4:	b	40270c <ferror@plt+0xe4c>
  4027a8:	mov	x19, x1
  4027ac:	b	402594 <ferror@plt+0xcd4>
  4027b0:	neg	w1, w0
  4027b4:	ldp	x25, x26, [sp, #64]
  4027b8:	ldp	x27, x28, [sp, #80]
  4027bc:	b	402708 <ferror@plt+0xe48>
  4027c0:	mov	w0, #0xffffffde            	// #-34
  4027c4:	cbnz	x23, 402628 <ferror@plt+0xd68>
  4027c8:	b	40262c <ferror@plt+0xd6c>
  4027cc:	mov	x19, #0x3e8                 	// #1000
  4027d0:	b	4025d0 <ferror@plt+0xd10>
  4027d4:	adrp	x1, 404000 <ferror@plt+0x2740>
  4027d8:	add	x24, x1, #0x850
  4027dc:	mov	x0, x24
  4027e0:	mov	w1, w27
  4027e4:	bl	4017b0 <strchr@plt>
  4027e8:	cbnz	x0, 4025ec <ferror@plt+0xd2c>
  4027ec:	b	4026f8 <ferror@plt+0xe38>
  4027f0:	mov	w0, #0x0                   	// #0
  4027f4:	cbnz	x23, 402628 <ferror@plt+0xd68>
  4027f8:	ldp	x27, x28, [sp, #80]
  4027fc:	str	x25, [x22]
  402800:	ldp	x25, x26, [sp, #64]
  402804:	b	40270c <ferror@plt+0xe4c>
  402808:	mov	x2, #0x0                   	// #0
  40280c:	b	402438 <ferror@plt+0xb78>
  402810:	stp	x29, x30, [sp, #-48]!
  402814:	mov	x29, sp
  402818:	stp	x21, x22, [sp, #32]
  40281c:	mov	x22, x1
  402820:	cbz	x0, 402880 <ferror@plt+0xfc0>
  402824:	mov	x21, x0
  402828:	stp	x19, x20, [sp, #16]
  40282c:	mov	x20, x0
  402830:	b	40284c <ferror@plt+0xf8c>
  402834:	bl	401730 <__ctype_b_loc@plt>
  402838:	ubfiz	x19, x19, #1, #8
  40283c:	ldr	x2, [x0]
  402840:	ldrh	w2, [x2, x19]
  402844:	tbz	w2, #11, 402854 <ferror@plt+0xf94>
  402848:	add	x20, x20, #0x1
  40284c:	ldrsb	w19, [x20]
  402850:	cbnz	w19, 402834 <ferror@plt+0xf74>
  402854:	cbz	x22, 40285c <ferror@plt+0xf9c>
  402858:	str	x20, [x22]
  40285c:	cmp	x20, x21
  402860:	b.ls	402898 <ferror@plt+0xfd8>  // b.plast
  402864:	ldrsb	w1, [x20]
  402868:	mov	w0, #0x1                   	// #1
  40286c:	ldp	x19, x20, [sp, #16]
  402870:	cbnz	w1, 402888 <ferror@plt+0xfc8>
  402874:	ldp	x21, x22, [sp, #32]
  402878:	ldp	x29, x30, [sp], #48
  40287c:	ret
  402880:	cbz	x1, 402888 <ferror@plt+0xfc8>
  402884:	str	xzr, [x1]
  402888:	mov	w0, #0x0                   	// #0
  40288c:	ldp	x21, x22, [sp, #32]
  402890:	ldp	x29, x30, [sp], #48
  402894:	ret
  402898:	mov	w0, #0x0                   	// #0
  40289c:	ldp	x19, x20, [sp, #16]
  4028a0:	b	40288c <ferror@plt+0xfcc>
  4028a4:	nop
  4028a8:	stp	x29, x30, [sp, #-48]!
  4028ac:	mov	x29, sp
  4028b0:	stp	x21, x22, [sp, #32]
  4028b4:	mov	x22, x1
  4028b8:	cbz	x0, 402918 <ferror@plt+0x1058>
  4028bc:	mov	x21, x0
  4028c0:	stp	x19, x20, [sp, #16]
  4028c4:	mov	x20, x0
  4028c8:	b	4028e4 <ferror@plt+0x1024>
  4028cc:	bl	401730 <__ctype_b_loc@plt>
  4028d0:	ubfiz	x19, x19, #1, #8
  4028d4:	ldr	x2, [x0]
  4028d8:	ldrh	w2, [x2, x19]
  4028dc:	tbz	w2, #12, 4028ec <ferror@plt+0x102c>
  4028e0:	add	x20, x20, #0x1
  4028e4:	ldrsb	w19, [x20]
  4028e8:	cbnz	w19, 4028cc <ferror@plt+0x100c>
  4028ec:	cbz	x22, 4028f4 <ferror@plt+0x1034>
  4028f0:	str	x20, [x22]
  4028f4:	cmp	x20, x21
  4028f8:	b.ls	402930 <ferror@plt+0x1070>  // b.plast
  4028fc:	ldrsb	w1, [x20]
  402900:	mov	w0, #0x1                   	// #1
  402904:	ldp	x19, x20, [sp, #16]
  402908:	cbnz	w1, 402920 <ferror@plt+0x1060>
  40290c:	ldp	x21, x22, [sp, #32]
  402910:	ldp	x29, x30, [sp], #48
  402914:	ret
  402918:	cbz	x1, 402920 <ferror@plt+0x1060>
  40291c:	str	xzr, [x1]
  402920:	mov	w0, #0x0                   	// #0
  402924:	ldp	x21, x22, [sp, #32]
  402928:	ldp	x29, x30, [sp], #48
  40292c:	ret
  402930:	mov	w0, #0x0                   	// #0
  402934:	ldp	x19, x20, [sp, #16]
  402938:	b	402924 <ferror@plt+0x1064>
  40293c:	nop
  402940:	stp	x29, x30, [sp, #-128]!
  402944:	mov	x29, sp
  402948:	stp	x19, x20, [sp, #16]
  40294c:	mov	x19, x0
  402950:	mov	x20, x1
  402954:	mov	w0, #0xffffffd0            	// #-48
  402958:	add	x1, sp, #0x50
  40295c:	stp	x21, x22, [sp, #32]
  402960:	add	x21, sp, #0x80
  402964:	stp	x21, x21, [sp, #48]
  402968:	str	x1, [sp, #64]
  40296c:	stp	w0, wzr, [sp, #72]
  402970:	stp	x2, x3, [sp, #80]
  402974:	stp	x4, x5, [sp, #96]
  402978:	stp	x6, x7, [sp, #112]
  40297c:	b	4029c4 <ferror@plt+0x1104>
  402980:	ldr	x1, [x0]
  402984:	add	x2, x0, #0xf
  402988:	and	x2, x2, #0xfffffffffffffff8
  40298c:	str	x2, [sp, #48]
  402990:	cbz	x1, 402a10 <ferror@plt+0x1150>
  402994:	add	x0, x2, #0xf
  402998:	and	x0, x0, #0xfffffffffffffff8
  40299c:	str	x0, [sp, #48]
  4029a0:	ldr	x22, [x2]
  4029a4:	cbz	x22, 402a10 <ferror@plt+0x1150>
  4029a8:	mov	x0, x19
  4029ac:	bl	401710 <strcmp@plt>
  4029b0:	cbz	w0, 402a34 <ferror@plt+0x1174>
  4029b4:	mov	x1, x22
  4029b8:	mov	x0, x19
  4029bc:	bl	401710 <strcmp@plt>
  4029c0:	cbz	w0, 402a38 <ferror@plt+0x1178>
  4029c4:	ldr	w3, [sp, #72]
  4029c8:	ldr	x0, [sp, #48]
  4029cc:	tbz	w3, #31, 402980 <ferror@plt+0x10c0>
  4029d0:	add	w2, w3, #0x8
  4029d4:	str	w2, [sp, #72]
  4029d8:	cmp	w2, #0x0
  4029dc:	b.gt	402980 <ferror@plt+0x10c0>
  4029e0:	ldr	x1, [x21, w3, sxtw]
  4029e4:	cbz	x1, 402a10 <ferror@plt+0x1150>
  4029e8:	cbz	w2, 402a48 <ferror@plt+0x1188>
  4029ec:	add	w3, w3, #0x10
  4029f0:	str	w3, [sp, #72]
  4029f4:	cmp	w3, #0x0
  4029f8:	b.le	402a2c <ferror@plt+0x116c>
  4029fc:	add	x3, x0, #0xf
  402a00:	mov	x2, x0
  402a04:	and	x0, x3, #0xfffffffffffffff8
  402a08:	str	x0, [sp, #48]
  402a0c:	b	4029a0 <ferror@plt+0x10e0>
  402a10:	adrp	x0, 416000 <ferror@plt+0x14740>
  402a14:	adrp	x1, 404000 <ferror@plt+0x2740>
  402a18:	mov	x3, x19
  402a1c:	mov	x2, x20
  402a20:	ldr	w0, [x0, #512]
  402a24:	add	x1, x1, #0x830
  402a28:	bl	401830 <errx@plt>
  402a2c:	add	x2, x21, w2, sxtw
  402a30:	b	4029a0 <ferror@plt+0x10e0>
  402a34:	mov	w0, #0x1                   	// #1
  402a38:	ldp	x19, x20, [sp, #16]
  402a3c:	ldp	x21, x22, [sp, #32]
  402a40:	ldp	x29, x30, [sp], #128
  402a44:	ret
  402a48:	mov	x2, x0
  402a4c:	b	402994 <ferror@plt+0x10d4>
  402a50:	cbz	x1, 402a7c <ferror@plt+0x11bc>
  402a54:	add	x3, x0, x1
  402a58:	sxtb	w2, w2
  402a5c:	b	402a70 <ferror@plt+0x11b0>
  402a60:	b.eq	402a80 <ferror@plt+0x11c0>  // b.none
  402a64:	add	x0, x0, #0x1
  402a68:	cmp	x3, x0
  402a6c:	b.eq	402a7c <ferror@plt+0x11bc>  // b.none
  402a70:	ldrsb	w1, [x0]
  402a74:	cmp	w2, w1
  402a78:	cbnz	w1, 402a60 <ferror@plt+0x11a0>
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	ret
  402a84:	nop
  402a88:	stp	x29, x30, [sp, #-64]!
  402a8c:	mov	x29, sp
  402a90:	stp	x19, x20, [sp, #16]
  402a94:	mov	x19, x0
  402a98:	stp	x21, x22, [sp, #32]
  402a9c:	mov	x21, x1
  402aa0:	adrp	x22, 416000 <ferror@plt+0x14740>
  402aa4:	str	xzr, [sp, #56]
  402aa8:	bl	401870 <__errno_location@plt>
  402aac:	str	wzr, [x0]
  402ab0:	cbz	x19, 402ac4 <ferror@plt+0x1204>
  402ab4:	mov	x20, x0
  402ab8:	ldrsb	w0, [x19]
  402abc:	adrp	x22, 416000 <ferror@plt+0x14740>
  402ac0:	cbnz	w0, 402adc <ferror@plt+0x121c>
  402ac4:	ldr	w0, [x22, #512]
  402ac8:	adrp	x1, 404000 <ferror@plt+0x2740>
  402acc:	mov	x3, x19
  402ad0:	mov	x2, x21
  402ad4:	add	x1, x1, #0x830
  402ad8:	bl	401830 <errx@plt>
  402adc:	add	x1, sp, #0x38
  402ae0:	mov	x0, x19
  402ae4:	mov	w3, #0x0                   	// #0
  402ae8:	mov	w2, #0xa                   	// #10
  402aec:	bl	401690 <__strtoul_internal@plt>
  402af0:	ldr	w1, [x20]
  402af4:	cbnz	w1, 402b38 <ferror@plt+0x1278>
  402af8:	ldr	x1, [sp, #56]
  402afc:	cmp	x19, x1
  402b00:	b.eq	402ac4 <ferror@plt+0x1204>  // b.none
  402b04:	cbz	x1, 402b10 <ferror@plt+0x1250>
  402b08:	ldrsb	w1, [x1]
  402b0c:	cbnz	w1, 402ac4 <ferror@plt+0x1204>
  402b10:	mov	x1, #0xffffffff            	// #4294967295
  402b14:	cmp	x0, x1
  402b18:	b.hi	402b58 <ferror@plt+0x1298>  // b.pmore
  402b1c:	mov	x1, #0xffff                	// #65535
  402b20:	cmp	x0, x1
  402b24:	b.hi	402b64 <ferror@plt+0x12a4>  // b.pmore
  402b28:	ldp	x19, x20, [sp, #16]
  402b2c:	ldp	x21, x22, [sp, #32]
  402b30:	ldp	x29, x30, [sp], #64
  402b34:	ret
  402b38:	ldr	w0, [x22, #512]
  402b3c:	cmp	w1, #0x22
  402b40:	b.ne	402ac4 <ferror@plt+0x1204>  // b.any
  402b44:	adrp	x1, 404000 <ferror@plt+0x2740>
  402b48:	mov	x3, x19
  402b4c:	mov	x2, x21
  402b50:	add	x1, x1, #0x830
  402b54:	bl	4018a0 <err@plt>
  402b58:	mov	x1, x21
  402b5c:	mov	x0, x19
  402b60:	bl	4023e8 <ferror@plt+0xb28>
  402b64:	mov	x1, x21
  402b68:	mov	x0, x19
  402b6c:	bl	4023e8 <ferror@plt+0xb28>
  402b70:	stp	x29, x30, [sp, #-64]!
  402b74:	mov	x29, sp
  402b78:	stp	x19, x20, [sp, #16]
  402b7c:	mov	x19, x0
  402b80:	stp	x21, x22, [sp, #32]
  402b84:	mov	x21, x1
  402b88:	adrp	x22, 416000 <ferror@plt+0x14740>
  402b8c:	str	xzr, [sp, #56]
  402b90:	bl	401870 <__errno_location@plt>
  402b94:	str	wzr, [x0]
  402b98:	cbz	x19, 402bac <ferror@plt+0x12ec>
  402b9c:	mov	x20, x0
  402ba0:	ldrsb	w0, [x19]
  402ba4:	adrp	x22, 416000 <ferror@plt+0x14740>
  402ba8:	cbnz	w0, 402bc4 <ferror@plt+0x1304>
  402bac:	ldr	w0, [x22, #512]
  402bb0:	adrp	x1, 404000 <ferror@plt+0x2740>
  402bb4:	mov	x3, x19
  402bb8:	mov	x2, x21
  402bbc:	add	x1, x1, #0x830
  402bc0:	bl	401830 <errx@plt>
  402bc4:	add	x1, sp, #0x38
  402bc8:	mov	x0, x19
  402bcc:	mov	w3, #0x0                   	// #0
  402bd0:	mov	w2, #0x10                  	// #16
  402bd4:	bl	401690 <__strtoul_internal@plt>
  402bd8:	ldr	w1, [x20]
  402bdc:	cbnz	w1, 402c20 <ferror@plt+0x1360>
  402be0:	ldr	x1, [sp, #56]
  402be4:	cmp	x19, x1
  402be8:	b.eq	402bac <ferror@plt+0x12ec>  // b.none
  402bec:	cbz	x1, 402bf8 <ferror@plt+0x1338>
  402bf0:	ldrsb	w1, [x1]
  402bf4:	cbnz	w1, 402bac <ferror@plt+0x12ec>
  402bf8:	mov	x1, #0xffffffff            	// #4294967295
  402bfc:	cmp	x0, x1
  402c00:	b.hi	402c40 <ferror@plt+0x1380>  // b.pmore
  402c04:	mov	x1, #0xffff                	// #65535
  402c08:	cmp	x0, x1
  402c0c:	b.hi	402c4c <ferror@plt+0x138c>  // b.pmore
  402c10:	ldp	x19, x20, [sp, #16]
  402c14:	ldp	x21, x22, [sp, #32]
  402c18:	ldp	x29, x30, [sp], #64
  402c1c:	ret
  402c20:	ldr	w0, [x22, #512]
  402c24:	cmp	w1, #0x22
  402c28:	b.ne	402bac <ferror@plt+0x12ec>  // b.any
  402c2c:	adrp	x1, 404000 <ferror@plt+0x2740>
  402c30:	mov	x3, x19
  402c34:	mov	x2, x21
  402c38:	add	x1, x1, #0x830
  402c3c:	bl	4018a0 <err@plt>
  402c40:	mov	x1, x21
  402c44:	mov	x0, x19
  402c48:	bl	4023e8 <ferror@plt+0xb28>
  402c4c:	mov	x1, x21
  402c50:	mov	x0, x19
  402c54:	bl	4023e8 <ferror@plt+0xb28>
  402c58:	stp	x29, x30, [sp, #-64]!
  402c5c:	mov	x29, sp
  402c60:	stp	x19, x20, [sp, #16]
  402c64:	mov	x19, x0
  402c68:	stp	x21, x22, [sp, #32]
  402c6c:	mov	x21, x1
  402c70:	adrp	x22, 416000 <ferror@plt+0x14740>
  402c74:	str	xzr, [sp, #56]
  402c78:	bl	401870 <__errno_location@plt>
  402c7c:	str	wzr, [x0]
  402c80:	cbz	x19, 402c94 <ferror@plt+0x13d4>
  402c84:	mov	x20, x0
  402c88:	ldrsb	w0, [x19]
  402c8c:	adrp	x22, 416000 <ferror@plt+0x14740>
  402c90:	cbnz	w0, 402cac <ferror@plt+0x13ec>
  402c94:	ldr	w0, [x22, #512]
  402c98:	adrp	x1, 404000 <ferror@plt+0x2740>
  402c9c:	mov	x3, x19
  402ca0:	mov	x2, x21
  402ca4:	add	x1, x1, #0x830
  402ca8:	bl	401830 <errx@plt>
  402cac:	add	x1, sp, #0x38
  402cb0:	mov	x0, x19
  402cb4:	mov	w3, #0x0                   	// #0
  402cb8:	mov	w2, #0xa                   	// #10
  402cbc:	bl	401690 <__strtoul_internal@plt>
  402cc0:	ldr	w1, [x20]
  402cc4:	cbnz	w1, 402cfc <ferror@plt+0x143c>
  402cc8:	ldr	x1, [sp, #56]
  402ccc:	cmp	x19, x1
  402cd0:	b.eq	402c94 <ferror@plt+0x13d4>  // b.none
  402cd4:	cbz	x1, 402ce0 <ferror@plt+0x1420>
  402cd8:	ldrsb	w1, [x1]
  402cdc:	cbnz	w1, 402c94 <ferror@plt+0x13d4>
  402ce0:	mov	x1, #0xffffffff            	// #4294967295
  402ce4:	cmp	x0, x1
  402ce8:	b.hi	402d1c <ferror@plt+0x145c>  // b.pmore
  402cec:	ldp	x19, x20, [sp, #16]
  402cf0:	ldp	x21, x22, [sp, #32]
  402cf4:	ldp	x29, x30, [sp], #64
  402cf8:	ret
  402cfc:	ldr	w0, [x22, #512]
  402d00:	cmp	w1, #0x22
  402d04:	b.ne	402c94 <ferror@plt+0x13d4>  // b.any
  402d08:	adrp	x1, 404000 <ferror@plt+0x2740>
  402d0c:	mov	x3, x19
  402d10:	mov	x2, x21
  402d14:	add	x1, x1, #0x830
  402d18:	bl	4018a0 <err@plt>
  402d1c:	mov	x1, x21
  402d20:	mov	x0, x19
  402d24:	bl	4023e8 <ferror@plt+0xb28>
  402d28:	stp	x29, x30, [sp, #-64]!
  402d2c:	mov	x29, sp
  402d30:	stp	x19, x20, [sp, #16]
  402d34:	mov	x19, x0
  402d38:	stp	x21, x22, [sp, #32]
  402d3c:	mov	x21, x1
  402d40:	adrp	x22, 416000 <ferror@plt+0x14740>
  402d44:	str	xzr, [sp, #56]
  402d48:	bl	401870 <__errno_location@plt>
  402d4c:	str	wzr, [x0]
  402d50:	cbz	x19, 402d64 <ferror@plt+0x14a4>
  402d54:	mov	x20, x0
  402d58:	ldrsb	w0, [x19]
  402d5c:	adrp	x22, 416000 <ferror@plt+0x14740>
  402d60:	cbnz	w0, 402d7c <ferror@plt+0x14bc>
  402d64:	ldr	w0, [x22, #512]
  402d68:	adrp	x1, 404000 <ferror@plt+0x2740>
  402d6c:	mov	x3, x19
  402d70:	mov	x2, x21
  402d74:	add	x1, x1, #0x830
  402d78:	bl	401830 <errx@plt>
  402d7c:	add	x1, sp, #0x38
  402d80:	mov	x0, x19
  402d84:	mov	w3, #0x0                   	// #0
  402d88:	mov	w2, #0x10                  	// #16
  402d8c:	bl	401690 <__strtoul_internal@plt>
  402d90:	ldr	w1, [x20]
  402d94:	cbnz	w1, 402dcc <ferror@plt+0x150c>
  402d98:	ldr	x1, [sp, #56]
  402d9c:	cmp	x19, x1
  402da0:	b.eq	402d64 <ferror@plt+0x14a4>  // b.none
  402da4:	cbz	x1, 402db0 <ferror@plt+0x14f0>
  402da8:	ldrsb	w1, [x1]
  402dac:	cbnz	w1, 402d64 <ferror@plt+0x14a4>
  402db0:	mov	x1, #0xffffffff            	// #4294967295
  402db4:	cmp	x0, x1
  402db8:	b.hi	402dec <ferror@plt+0x152c>  // b.pmore
  402dbc:	ldp	x19, x20, [sp, #16]
  402dc0:	ldp	x21, x22, [sp, #32]
  402dc4:	ldp	x29, x30, [sp], #64
  402dc8:	ret
  402dcc:	ldr	w0, [x22, #512]
  402dd0:	cmp	w1, #0x22
  402dd4:	b.ne	402d64 <ferror@plt+0x14a4>  // b.any
  402dd8:	adrp	x1, 404000 <ferror@plt+0x2740>
  402ddc:	mov	x3, x19
  402de0:	mov	x2, x21
  402de4:	add	x1, x1, #0x830
  402de8:	bl	4018a0 <err@plt>
  402dec:	mov	x1, x21
  402df0:	mov	x0, x19
  402df4:	bl	4023e8 <ferror@plt+0xb28>
  402df8:	stp	x29, x30, [sp, #-64]!
  402dfc:	mov	x29, sp
  402e00:	stp	x19, x20, [sp, #16]
  402e04:	mov	x19, x0
  402e08:	stp	x21, x22, [sp, #32]
  402e0c:	mov	x21, x1
  402e10:	adrp	x22, 416000 <ferror@plt+0x14740>
  402e14:	str	xzr, [sp, #56]
  402e18:	bl	401870 <__errno_location@plt>
  402e1c:	str	wzr, [x0]
  402e20:	cbz	x19, 402e34 <ferror@plt+0x1574>
  402e24:	mov	x20, x0
  402e28:	ldrsb	w0, [x19]
  402e2c:	adrp	x22, 416000 <ferror@plt+0x14740>
  402e30:	cbnz	w0, 402e4c <ferror@plt+0x158c>
  402e34:	ldr	w0, [x22, #512]
  402e38:	adrp	x1, 404000 <ferror@plt+0x2740>
  402e3c:	mov	x3, x19
  402e40:	mov	x2, x21
  402e44:	add	x1, x1, #0x830
  402e48:	bl	401830 <errx@plt>
  402e4c:	add	x1, sp, #0x38
  402e50:	mov	x0, x19
  402e54:	mov	w3, #0x0                   	// #0
  402e58:	mov	w2, #0xa                   	// #10
  402e5c:	bl	401620 <__strtol_internal@plt>
  402e60:	ldr	w1, [x20]
  402e64:	cbnz	w1, 402e90 <ferror@plt+0x15d0>
  402e68:	ldr	x1, [sp, #56]
  402e6c:	cmp	x1, x19
  402e70:	b.eq	402e34 <ferror@plt+0x1574>  // b.none
  402e74:	cbz	x1, 402e80 <ferror@plt+0x15c0>
  402e78:	ldrsb	w1, [x1]
  402e7c:	cbnz	w1, 402e34 <ferror@plt+0x1574>
  402e80:	ldp	x19, x20, [sp, #16]
  402e84:	ldp	x21, x22, [sp, #32]
  402e88:	ldp	x29, x30, [sp], #64
  402e8c:	ret
  402e90:	ldr	w0, [x22, #512]
  402e94:	cmp	w1, #0x22
  402e98:	b.ne	402e34 <ferror@plt+0x1574>  // b.any
  402e9c:	adrp	x1, 404000 <ferror@plt+0x2740>
  402ea0:	mov	x3, x19
  402ea4:	mov	x2, x21
  402ea8:	add	x1, x1, #0x830
  402eac:	bl	4018a0 <err@plt>
  402eb0:	stp	x29, x30, [sp, #-32]!
  402eb4:	mov	x29, sp
  402eb8:	stp	x19, x20, [sp, #16]
  402ebc:	mov	x19, x1
  402ec0:	mov	x20, x0
  402ec4:	bl	402df8 <ferror@plt+0x1538>
  402ec8:	mov	x2, #0x80000000            	// #2147483648
  402ecc:	add	x2, x0, x2
  402ed0:	mov	x1, #0xffffffff            	// #4294967295
  402ed4:	cmp	x2, x1
  402ed8:	b.hi	402ee8 <ferror@plt+0x1628>  // b.pmore
  402edc:	ldp	x19, x20, [sp, #16]
  402ee0:	ldp	x29, x30, [sp], #32
  402ee4:	ret
  402ee8:	bl	401870 <__errno_location@plt>
  402eec:	mov	x4, x0
  402ef0:	adrp	x0, 416000 <ferror@plt+0x14740>
  402ef4:	mov	w5, #0x22                  	// #34
  402ef8:	adrp	x1, 404000 <ferror@plt+0x2740>
  402efc:	mov	x3, x20
  402f00:	ldr	w0, [x0, #512]
  402f04:	mov	x2, x19
  402f08:	str	w5, [x4]
  402f0c:	add	x1, x1, #0x830
  402f10:	bl	4018a0 <err@plt>
  402f14:	nop
  402f18:	stp	x29, x30, [sp, #-32]!
  402f1c:	mov	x29, sp
  402f20:	stp	x19, x20, [sp, #16]
  402f24:	mov	x19, x1
  402f28:	mov	x20, x0
  402f2c:	bl	402eb0 <ferror@plt+0x15f0>
  402f30:	add	w2, w0, #0x8, lsl #12
  402f34:	mov	w1, #0xffff                	// #65535
  402f38:	cmp	w2, w1
  402f3c:	b.hi	402f4c <ferror@plt+0x168c>  // b.pmore
  402f40:	ldp	x19, x20, [sp, #16]
  402f44:	ldp	x29, x30, [sp], #32
  402f48:	ret
  402f4c:	bl	401870 <__errno_location@plt>
  402f50:	mov	x4, x0
  402f54:	adrp	x0, 416000 <ferror@plt+0x14740>
  402f58:	mov	w5, #0x22                  	// #34
  402f5c:	adrp	x1, 404000 <ferror@plt+0x2740>
  402f60:	mov	x3, x20
  402f64:	ldr	w0, [x0, #512]
  402f68:	mov	x2, x19
  402f6c:	str	w5, [x4]
  402f70:	add	x1, x1, #0x830
  402f74:	bl	4018a0 <err@plt>
  402f78:	stp	x29, x30, [sp, #-64]!
  402f7c:	mov	x29, sp
  402f80:	stp	x19, x20, [sp, #16]
  402f84:	mov	x19, x0
  402f88:	stp	x21, x22, [sp, #32]
  402f8c:	mov	x21, x1
  402f90:	adrp	x22, 416000 <ferror@plt+0x14740>
  402f94:	str	xzr, [sp, #56]
  402f98:	bl	401870 <__errno_location@plt>
  402f9c:	str	wzr, [x0]
  402fa0:	cbz	x19, 402fb4 <ferror@plt+0x16f4>
  402fa4:	mov	x20, x0
  402fa8:	ldrsb	w0, [x19]
  402fac:	adrp	x22, 416000 <ferror@plt+0x14740>
  402fb0:	cbnz	w0, 402fcc <ferror@plt+0x170c>
  402fb4:	ldr	w0, [x22, #512]
  402fb8:	adrp	x1, 404000 <ferror@plt+0x2740>
  402fbc:	mov	x3, x19
  402fc0:	mov	x2, x21
  402fc4:	add	x1, x1, #0x830
  402fc8:	bl	401830 <errx@plt>
  402fcc:	add	x1, sp, #0x38
  402fd0:	mov	x0, x19
  402fd4:	mov	w3, #0x0                   	// #0
  402fd8:	mov	w2, #0xa                   	// #10
  402fdc:	bl	401690 <__strtoul_internal@plt>
  402fe0:	ldr	w1, [x20]
  402fe4:	cbnz	w1, 403010 <ferror@plt+0x1750>
  402fe8:	ldr	x1, [sp, #56]
  402fec:	cmp	x19, x1
  402ff0:	b.eq	402fb4 <ferror@plt+0x16f4>  // b.none
  402ff4:	cbz	x1, 403000 <ferror@plt+0x1740>
  402ff8:	ldrsb	w1, [x1]
  402ffc:	cbnz	w1, 402fb4 <ferror@plt+0x16f4>
  403000:	ldp	x19, x20, [sp, #16]
  403004:	ldp	x21, x22, [sp, #32]
  403008:	ldp	x29, x30, [sp], #64
  40300c:	ret
  403010:	ldr	w0, [x22, #512]
  403014:	cmp	w1, #0x22
  403018:	b.ne	402fb4 <ferror@plt+0x16f4>  // b.any
  40301c:	adrp	x1, 404000 <ferror@plt+0x2740>
  403020:	mov	x3, x19
  403024:	mov	x2, x21
  403028:	add	x1, x1, #0x830
  40302c:	bl	4018a0 <err@plt>
  403030:	stp	x29, x30, [sp, #-64]!
  403034:	mov	x29, sp
  403038:	stp	x19, x20, [sp, #16]
  40303c:	mov	x19, x0
  403040:	stp	x21, x22, [sp, #32]
  403044:	mov	x21, x1
  403048:	adrp	x22, 416000 <ferror@plt+0x14740>
  40304c:	str	xzr, [sp, #56]
  403050:	bl	401870 <__errno_location@plt>
  403054:	str	wzr, [x0]
  403058:	cbz	x19, 40306c <ferror@plt+0x17ac>
  40305c:	mov	x20, x0
  403060:	ldrsb	w0, [x19]
  403064:	adrp	x22, 416000 <ferror@plt+0x14740>
  403068:	cbnz	w0, 403084 <ferror@plt+0x17c4>
  40306c:	ldr	w0, [x22, #512]
  403070:	adrp	x1, 404000 <ferror@plt+0x2740>
  403074:	mov	x3, x19
  403078:	mov	x2, x21
  40307c:	add	x1, x1, #0x830
  403080:	bl	401830 <errx@plt>
  403084:	add	x1, sp, #0x38
  403088:	mov	x0, x19
  40308c:	mov	w3, #0x0                   	// #0
  403090:	mov	w2, #0x10                  	// #16
  403094:	bl	401690 <__strtoul_internal@plt>
  403098:	ldr	w1, [x20]
  40309c:	cbnz	w1, 4030c8 <ferror@plt+0x1808>
  4030a0:	ldr	x1, [sp, #56]
  4030a4:	cmp	x19, x1
  4030a8:	b.eq	40306c <ferror@plt+0x17ac>  // b.none
  4030ac:	cbz	x1, 4030b8 <ferror@plt+0x17f8>
  4030b0:	ldrsb	w1, [x1]
  4030b4:	cbnz	w1, 40306c <ferror@plt+0x17ac>
  4030b8:	ldp	x19, x20, [sp, #16]
  4030bc:	ldp	x21, x22, [sp, #32]
  4030c0:	ldp	x29, x30, [sp], #64
  4030c4:	ret
  4030c8:	ldr	w0, [x22, #512]
  4030cc:	cmp	w1, #0x22
  4030d0:	b.ne	40306c <ferror@plt+0x17ac>  // b.any
  4030d4:	adrp	x1, 404000 <ferror@plt+0x2740>
  4030d8:	mov	x3, x19
  4030dc:	mov	x2, x21
  4030e0:	add	x1, x1, #0x830
  4030e4:	bl	4018a0 <err@plt>
  4030e8:	stp	x29, x30, [sp, #-64]!
  4030ec:	mov	x29, sp
  4030f0:	stp	x19, x20, [sp, #16]
  4030f4:	mov	x19, x0
  4030f8:	stp	x21, x22, [sp, #32]
  4030fc:	mov	x21, x1
  403100:	adrp	x22, 416000 <ferror@plt+0x14740>
  403104:	str	xzr, [sp, #56]
  403108:	bl	401870 <__errno_location@plt>
  40310c:	str	wzr, [x0]
  403110:	cbz	x19, 403124 <ferror@plt+0x1864>
  403114:	mov	x20, x0
  403118:	ldrsb	w0, [x19]
  40311c:	adrp	x22, 416000 <ferror@plt+0x14740>
  403120:	cbnz	w0, 40313c <ferror@plt+0x187c>
  403124:	ldr	w0, [x22, #512]
  403128:	adrp	x1, 404000 <ferror@plt+0x2740>
  40312c:	mov	x3, x19
  403130:	mov	x2, x21
  403134:	add	x1, x1, #0x830
  403138:	bl	401830 <errx@plt>
  40313c:	mov	x0, x19
  403140:	add	x1, sp, #0x38
  403144:	bl	401560 <strtod@plt>
  403148:	ldr	w0, [x20]
  40314c:	cbnz	w0, 403178 <ferror@plt+0x18b8>
  403150:	ldr	x0, [sp, #56]
  403154:	cmp	x0, x19
  403158:	b.eq	403124 <ferror@plt+0x1864>  // b.none
  40315c:	cbz	x0, 403168 <ferror@plt+0x18a8>
  403160:	ldrsb	w0, [x0]
  403164:	cbnz	w0, 403124 <ferror@plt+0x1864>
  403168:	ldp	x19, x20, [sp, #16]
  40316c:	ldp	x21, x22, [sp, #32]
  403170:	ldp	x29, x30, [sp], #64
  403174:	ret
  403178:	cmp	w0, #0x22
  40317c:	ldr	w0, [x22, #512]
  403180:	b.ne	403124 <ferror@plt+0x1864>  // b.any
  403184:	adrp	x1, 404000 <ferror@plt+0x2740>
  403188:	mov	x3, x19
  40318c:	mov	x2, x21
  403190:	add	x1, x1, #0x830
  403194:	bl	4018a0 <err@plt>
  403198:	stp	x29, x30, [sp, #-64]!
  40319c:	mov	x29, sp
  4031a0:	stp	x19, x20, [sp, #16]
  4031a4:	mov	x19, x0
  4031a8:	stp	x21, x22, [sp, #32]
  4031ac:	mov	x21, x1
  4031b0:	adrp	x22, 416000 <ferror@plt+0x14740>
  4031b4:	str	xzr, [sp, #56]
  4031b8:	bl	401870 <__errno_location@plt>
  4031bc:	str	wzr, [x0]
  4031c0:	cbz	x19, 4031d4 <ferror@plt+0x1914>
  4031c4:	mov	x20, x0
  4031c8:	ldrsb	w0, [x19]
  4031cc:	adrp	x22, 416000 <ferror@plt+0x14740>
  4031d0:	cbnz	w0, 4031ec <ferror@plt+0x192c>
  4031d4:	ldr	w0, [x22, #512]
  4031d8:	adrp	x1, 404000 <ferror@plt+0x2740>
  4031dc:	mov	x3, x19
  4031e0:	mov	x2, x21
  4031e4:	add	x1, x1, #0x830
  4031e8:	bl	401830 <errx@plt>
  4031ec:	add	x1, sp, #0x38
  4031f0:	mov	x0, x19
  4031f4:	mov	w2, #0xa                   	// #10
  4031f8:	bl	401740 <strtol@plt>
  4031fc:	ldr	w1, [x20]
  403200:	cbnz	w1, 40322c <ferror@plt+0x196c>
  403204:	ldr	x1, [sp, #56]
  403208:	cmp	x1, x19
  40320c:	b.eq	4031d4 <ferror@plt+0x1914>  // b.none
  403210:	cbz	x1, 40321c <ferror@plt+0x195c>
  403214:	ldrsb	w1, [x1]
  403218:	cbnz	w1, 4031d4 <ferror@plt+0x1914>
  40321c:	ldp	x19, x20, [sp, #16]
  403220:	ldp	x21, x22, [sp, #32]
  403224:	ldp	x29, x30, [sp], #64
  403228:	ret
  40322c:	ldr	w0, [x22, #512]
  403230:	cmp	w1, #0x22
  403234:	b.ne	4031d4 <ferror@plt+0x1914>  // b.any
  403238:	adrp	x1, 404000 <ferror@plt+0x2740>
  40323c:	mov	x3, x19
  403240:	mov	x2, x21
  403244:	add	x1, x1, #0x830
  403248:	bl	4018a0 <err@plt>
  40324c:	nop
  403250:	stp	x29, x30, [sp, #-64]!
  403254:	mov	x29, sp
  403258:	stp	x19, x20, [sp, #16]
  40325c:	mov	x19, x0
  403260:	stp	x21, x22, [sp, #32]
  403264:	mov	x21, x1
  403268:	adrp	x22, 416000 <ferror@plt+0x14740>
  40326c:	str	xzr, [sp, #56]
  403270:	bl	401870 <__errno_location@plt>
  403274:	str	wzr, [x0]
  403278:	cbz	x19, 40328c <ferror@plt+0x19cc>
  40327c:	mov	x20, x0
  403280:	ldrsb	w0, [x19]
  403284:	adrp	x22, 416000 <ferror@plt+0x14740>
  403288:	cbnz	w0, 4032a4 <ferror@plt+0x19e4>
  40328c:	ldr	w0, [x22, #512]
  403290:	adrp	x1, 404000 <ferror@plt+0x2740>
  403294:	mov	x3, x19
  403298:	mov	x2, x21
  40329c:	add	x1, x1, #0x830
  4032a0:	bl	401830 <errx@plt>
  4032a4:	add	x1, sp, #0x38
  4032a8:	mov	x0, x19
  4032ac:	mov	w2, #0xa                   	// #10
  4032b0:	bl	401510 <strtoul@plt>
  4032b4:	ldr	w1, [x20]
  4032b8:	cbnz	w1, 4032e4 <ferror@plt+0x1a24>
  4032bc:	ldr	x1, [sp, #56]
  4032c0:	cmp	x1, x19
  4032c4:	b.eq	40328c <ferror@plt+0x19cc>  // b.none
  4032c8:	cbz	x1, 4032d4 <ferror@plt+0x1a14>
  4032cc:	ldrsb	w1, [x1]
  4032d0:	cbnz	w1, 40328c <ferror@plt+0x19cc>
  4032d4:	ldp	x19, x20, [sp, #16]
  4032d8:	ldp	x21, x22, [sp, #32]
  4032dc:	ldp	x29, x30, [sp], #64
  4032e0:	ret
  4032e4:	ldr	w0, [x22, #512]
  4032e8:	cmp	w1, #0x22
  4032ec:	b.ne	40328c <ferror@plt+0x19cc>  // b.any
  4032f0:	adrp	x1, 404000 <ferror@plt+0x2740>
  4032f4:	mov	x3, x19
  4032f8:	mov	x2, x21
  4032fc:	add	x1, x1, #0x830
  403300:	bl	4018a0 <err@plt>
  403304:	nop
  403308:	stp	x29, x30, [sp, #-48]!
  40330c:	mov	x29, sp
  403310:	stp	x19, x20, [sp, #16]
  403314:	mov	x19, x1
  403318:	mov	x20, x0
  40331c:	add	x1, sp, #0x28
  403320:	bl	402808 <ferror@plt+0xf48>
  403324:	cbz	w0, 40335c <ferror@plt+0x1a9c>
  403328:	bl	401870 <__errno_location@plt>
  40332c:	ldr	w1, [x0]
  403330:	adrp	x2, 416000 <ferror@plt+0x14740>
  403334:	mov	x3, x20
  403338:	ldr	w0, [x2, #512]
  40333c:	mov	x2, x19
  403340:	cbz	w1, 403350 <ferror@plt+0x1a90>
  403344:	adrp	x1, 404000 <ferror@plt+0x2740>
  403348:	add	x1, x1, #0x830
  40334c:	bl	4018a0 <err@plt>
  403350:	adrp	x1, 404000 <ferror@plt+0x2740>
  403354:	add	x1, x1, #0x830
  403358:	bl	401830 <errx@plt>
  40335c:	ldp	x19, x20, [sp, #16]
  403360:	ldr	x0, [sp, #40]
  403364:	ldp	x29, x30, [sp], #48
  403368:	ret
  40336c:	nop
  403370:	stp	x29, x30, [sp, #-32]!
  403374:	mov	x29, sp
  403378:	str	x19, [sp, #16]
  40337c:	mov	x19, x1
  403380:	mov	x1, x2
  403384:	bl	4030e8 <ferror@plt+0x1828>
  403388:	fcvtzs	d2, d0
  40338c:	mov	x0, #0x848000000000        	// #145685290680320
  403390:	movk	x0, #0x412e, lsl #48
  403394:	fmov	d1, x0
  403398:	scvtf	d3, d2
  40339c:	fsub	d0, d0, d3
  4033a0:	fmul	d0, d0, d1
  4033a4:	fcvtzs	d0, d0
  4033a8:	stp	d2, d0, [x19]
  4033ac:	ldr	x19, [sp, #16]
  4033b0:	ldp	x29, x30, [sp], #32
  4033b4:	ret
  4033b8:	mov	w2, w0
  4033bc:	mov	x0, x1
  4033c0:	and	w1, w2, #0xf000
  4033c4:	add	x14, x0, #0x1
  4033c8:	cmp	w1, #0x4, lsl #12
  4033cc:	add	x13, x0, #0x2
  4033d0:	add	x12, x0, #0x3
  4033d4:	add	x11, x0, #0x4
  4033d8:	add	x10, x0, #0x5
  4033dc:	add	x9, x0, #0x6
  4033e0:	add	x8, x0, #0x7
  4033e4:	add	x7, x0, #0x8
  4033e8:	add	x6, x0, #0x9
  4033ec:	b.eq	403558 <ferror@plt+0x1c98>  // b.none
  4033f0:	cmp	w1, #0xa, lsl #12
  4033f4:	b.eq	40344c <ferror@plt+0x1b8c>  // b.none
  4033f8:	cmp	w1, #0x2, lsl #12
  4033fc:	b.eq	403578 <ferror@plt+0x1cb8>  // b.none
  403400:	cmp	w1, #0x6, lsl #12
  403404:	b.eq	403568 <ferror@plt+0x1ca8>  // b.none
  403408:	cmp	w1, #0xc, lsl #12
  40340c:	b.eq	403588 <ferror@plt+0x1cc8>  // b.none
  403410:	cmp	w1, #0x1, lsl #12
  403414:	b.eq	403598 <ferror@plt+0x1cd8>  // b.none
  403418:	cmp	w1, #0x8, lsl #12
  40341c:	b.eq	4035a8 <ferror@plt+0x1ce8>  // b.none
  403420:	mov	x4, x6
  403424:	mov	x6, x7
  403428:	mov	x7, x8
  40342c:	mov	x8, x9
  403430:	mov	x9, x10
  403434:	mov	x10, x11
  403438:	mov	x11, x12
  40343c:	mov	x12, x13
  403440:	mov	x13, x14
  403444:	mov	x14, x0
  403448:	b	403458 <ferror@plt+0x1b98>
  40344c:	mov	x4, x0
  403450:	mov	w1, #0x6c                  	// #108
  403454:	strb	w1, [x4], #10
  403458:	tst	x2, #0x100
  40345c:	mov	w5, #0x2d                  	// #45
  403460:	mov	w3, #0x72                  	// #114
  403464:	csel	w3, w3, w5, ne  // ne = any
  403468:	tst	x2, #0x80
  40346c:	strb	w3, [x14]
  403470:	mov	w3, #0x77                  	// #119
  403474:	csel	w3, w3, w5, ne  // ne = any
  403478:	strb	w3, [x13]
  40347c:	and	w1, w2, #0x40
  403480:	tbz	w2, #11, 403520 <ferror@plt+0x1c60>
  403484:	cmp	w1, #0x0
  403488:	mov	w3, #0x53                  	// #83
  40348c:	mov	w1, #0x73                  	// #115
  403490:	csel	w1, w1, w3, ne  // ne = any
  403494:	tst	x2, #0x20
  403498:	strb	w1, [x12]
  40349c:	mov	w5, #0x2d                  	// #45
  4034a0:	mov	w3, #0x72                  	// #114
  4034a4:	csel	w3, w3, w5, ne  // ne = any
  4034a8:	tst	x2, #0x10
  4034ac:	strb	w3, [x11]
  4034b0:	mov	w3, #0x77                  	// #119
  4034b4:	csel	w3, w3, w5, ne  // ne = any
  4034b8:	strb	w3, [x10]
  4034bc:	and	w1, w2, #0x8
  4034c0:	tbz	w2, #10, 403548 <ferror@plt+0x1c88>
  4034c4:	cmp	w1, #0x0
  4034c8:	mov	w3, #0x53                  	// #83
  4034cc:	mov	w1, #0x73                  	// #115
  4034d0:	csel	w1, w1, w3, ne  // ne = any
  4034d4:	tst	x2, #0x4
  4034d8:	strb	w1, [x9]
  4034dc:	mov	w5, #0x2d                  	// #45
  4034e0:	mov	w3, #0x72                  	// #114
  4034e4:	csel	w3, w3, w5, ne  // ne = any
  4034e8:	tst	x2, #0x2
  4034ec:	strb	w3, [x8]
  4034f0:	mov	w3, #0x77                  	// #119
  4034f4:	csel	w3, w3, w5, ne  // ne = any
  4034f8:	strb	w3, [x7]
  4034fc:	and	w1, w2, #0x1
  403500:	tbz	w2, #9, 403530 <ferror@plt+0x1c70>
  403504:	cmp	w1, #0x0
  403508:	mov	w2, #0x54                  	// #84
  40350c:	mov	w1, #0x74                  	// #116
  403510:	csel	w1, w1, w2, ne  // ne = any
  403514:	strb	w1, [x6]
  403518:	strb	wzr, [x4]
  40351c:	ret
  403520:	cmp	w1, #0x0
  403524:	mov	w1, #0x78                  	// #120
  403528:	csel	w1, w1, w5, ne  // ne = any
  40352c:	b	403494 <ferror@plt+0x1bd4>
  403530:	cmp	w1, #0x0
  403534:	mov	w1, #0x78                  	// #120
  403538:	csel	w1, w1, w5, ne  // ne = any
  40353c:	strb	w1, [x6]
  403540:	strb	wzr, [x4]
  403544:	ret
  403548:	cmp	w1, #0x0
  40354c:	mov	w1, #0x78                  	// #120
  403550:	csel	w1, w1, w5, ne  // ne = any
  403554:	b	4034d4 <ferror@plt+0x1c14>
  403558:	mov	x4, x0
  40355c:	mov	w1, #0x64                  	// #100
  403560:	strb	w1, [x4], #10
  403564:	b	403458 <ferror@plt+0x1b98>
  403568:	mov	x4, x0
  40356c:	mov	w1, #0x62                  	// #98
  403570:	strb	w1, [x4], #10
  403574:	b	403458 <ferror@plt+0x1b98>
  403578:	mov	x4, x0
  40357c:	mov	w1, #0x63                  	// #99
  403580:	strb	w1, [x4], #10
  403584:	b	403458 <ferror@plt+0x1b98>
  403588:	mov	x4, x0
  40358c:	mov	w1, #0x73                  	// #115
  403590:	strb	w1, [x4], #10
  403594:	b	403458 <ferror@plt+0x1b98>
  403598:	mov	x4, x0
  40359c:	mov	w1, #0x70                  	// #112
  4035a0:	strb	w1, [x4], #10
  4035a4:	b	403458 <ferror@plt+0x1b98>
  4035a8:	mov	x4, x0
  4035ac:	mov	w1, #0x2d                  	// #45
  4035b0:	strb	w1, [x4], #10
  4035b4:	b	403458 <ferror@plt+0x1b98>
  4035b8:	stp	x29, x30, [sp, #-96]!
  4035bc:	mov	x29, sp
  4035c0:	stp	x19, x20, [sp, #16]
  4035c4:	add	x20, sp, #0x38
  4035c8:	mov	x4, x20
  4035cc:	stp	x21, x22, [sp, #32]
  4035d0:	tbz	w0, #1, 4035e0 <ferror@plt+0x1d20>
  4035d4:	add	x4, x20, #0x1
  4035d8:	mov	w2, #0x20                  	// #32
  4035dc:	strb	w2, [sp, #56]
  4035e0:	cmp	x1, #0x3ff
  4035e4:	b.ls	40372c <ferror@plt+0x1e6c>  // b.plast
  4035e8:	mov	x2, #0xfffff               	// #1048575
  4035ec:	cmp	x1, x2
  4035f0:	b.ls	4037a8 <ferror@plt+0x1ee8>  // b.plast
  4035f4:	mov	x2, #0x3fffffff            	// #1073741823
  4035f8:	cmp	x1, x2
  4035fc:	b.ls	4037b4 <ferror@plt+0x1ef4>  // b.plast
  403600:	mov	x2, #0xffffffffff          	// #1099511627775
  403604:	cmp	x1, x2
  403608:	b.ls	4037c0 <ferror@plt+0x1f00>  // b.plast
  40360c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403610:	cmp	x1, x2
  403614:	b.ls	4037cc <ferror@plt+0x1f0c>  // b.plast
  403618:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40361c:	cmp	x1, x2
  403620:	b.ls	4037d8 <ferror@plt+0x1f18>  // b.plast
  403624:	mov	w3, #0x3c                  	// #60
  403628:	mov	w6, #0x46                  	// #70
  40362c:	mov	w7, #0xcccd                	// #52429
  403630:	adrp	x8, 404000 <ferror@plt+0x2740>
  403634:	movk	w7, #0xcccc, lsl #16
  403638:	add	x8, x8, #0x868
  40363c:	mov	x2, #0xffffffffffffffff    	// #-1
  403640:	lsr	x22, x1, x3
  403644:	umull	x7, w3, w7
  403648:	lsl	x2, x2, x3
  40364c:	bic	x2, x1, x2
  403650:	and	w5, w0, #0x1
  403654:	mov	w3, w22
  403658:	lsr	x7, x7, #35
  40365c:	ldrsb	w1, [x8, w7, sxtw]
  403660:	strb	w1, [x4]
  403664:	cmp	w1, #0x42
  403668:	add	x1, x4, #0x1
  40366c:	csel	w5, w5, wzr, ne  // ne = any
  403670:	cbz	w5, 403680 <ferror@plt+0x1dc0>
  403674:	add	x1, x4, #0x3
  403678:	mov	w5, #0x4269                	// #17001
  40367c:	sturh	w5, [x4, #1]
  403680:	strb	wzr, [x1]
  403684:	cbz	x2, 403738 <ferror@plt+0x1e78>
  403688:	sub	w6, w6, #0x14
  40368c:	lsr	x2, x2, x6
  403690:	tbz	w0, #2, 40376c <ferror@plt+0x1eac>
  403694:	add	x2, x2, #0x5
  403698:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40369c:	movk	x0, #0xcccd
  4036a0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4036a4:	movk	x4, #0x1999, lsl #48
  4036a8:	umulh	x19, x2, x0
  4036ac:	lsr	x19, x19, #3
  4036b0:	mul	x1, x19, x0
  4036b4:	umulh	x0, x19, x0
  4036b8:	ror	x1, x1, #1
  4036bc:	lsr	x0, x0, #3
  4036c0:	cmp	x1, x4
  4036c4:	csel	x19, x19, x0, hi  // hi = pmore
  4036c8:	cbz	x19, 403738 <ferror@plt+0x1e78>
  4036cc:	bl	4015c0 <localeconv@plt>
  4036d0:	cbz	x0, 40379c <ferror@plt+0x1edc>
  4036d4:	ldr	x4, [x0]
  4036d8:	cbz	x4, 40379c <ferror@plt+0x1edc>
  4036dc:	ldrsb	w1, [x4]
  4036e0:	adrp	x0, 404000 <ferror@plt+0x2740>
  4036e4:	add	x0, x0, #0x860
  4036e8:	cmp	w1, #0x0
  4036ec:	csel	x4, x0, x4, eq  // eq = none
  4036f0:	mov	x6, x20
  4036f4:	mov	x5, x19
  4036f8:	mov	w3, w22
  4036fc:	adrp	x2, 404000 <ferror@plt+0x2740>
  403700:	add	x2, x2, #0x870
  403704:	add	x21, sp, #0x40
  403708:	mov	x1, #0x20                  	// #32
  40370c:	mov	x0, x21
  403710:	bl	4015b0 <snprintf@plt>
  403714:	mov	x0, x21
  403718:	bl	4016a0 <strdup@plt>
  40371c:	ldp	x19, x20, [sp, #16]
  403720:	ldp	x21, x22, [sp, #32]
  403724:	ldp	x29, x30, [sp], #96
  403728:	ret
  40372c:	mov	w3, w1
  403730:	mov	w0, #0x42                  	// #66
  403734:	strh	w0, [x4]
  403738:	mov	x4, x20
  40373c:	adrp	x2, 404000 <ferror@plt+0x2740>
  403740:	add	x2, x2, #0x880
  403744:	add	x21, sp, #0x40
  403748:	mov	x1, #0x20                  	// #32
  40374c:	mov	x0, x21
  403750:	bl	4015b0 <snprintf@plt>
  403754:	mov	x0, x21
  403758:	bl	4016a0 <strdup@plt>
  40375c:	ldp	x19, x20, [sp, #16]
  403760:	ldp	x21, x22, [sp, #32]
  403764:	ldp	x29, x30, [sp], #96
  403768:	ret
  40376c:	add	x2, x2, #0x32
  403770:	mov	x5, #0xf5c3                	// #62915
  403774:	movk	x5, #0x5c28, lsl #16
  403778:	lsr	x19, x2, #2
  40377c:	movk	x5, #0xc28f, lsl #32
  403780:	movk	x5, #0x28f5, lsl #48
  403784:	umulh	x19, x19, x5
  403788:	lsr	x19, x19, #2
  40378c:	cmp	x19, #0xa
  403790:	b.ne	4036c8 <ferror@plt+0x1e08>  // b.any
  403794:	add	w3, w22, #0x1
  403798:	b	403738 <ferror@plt+0x1e78>
  40379c:	adrp	x4, 404000 <ferror@plt+0x2740>
  4037a0:	add	x4, x4, #0x860
  4037a4:	b	4036f0 <ferror@plt+0x1e30>
  4037a8:	mov	w6, #0x14                  	// #20
  4037ac:	sub	w3, w6, #0xa
  4037b0:	b	40362c <ferror@plt+0x1d6c>
  4037b4:	mov	w6, #0x1e                  	// #30
  4037b8:	sub	w3, w6, #0xa
  4037bc:	b	40362c <ferror@plt+0x1d6c>
  4037c0:	mov	w6, #0x28                  	// #40
  4037c4:	sub	w3, w6, #0xa
  4037c8:	b	40362c <ferror@plt+0x1d6c>
  4037cc:	mov	w6, #0x32                  	// #50
  4037d0:	sub	w3, w6, #0xa
  4037d4:	b	40362c <ferror@plt+0x1d6c>
  4037d8:	mov	w6, #0x3c                  	// #60
  4037dc:	sub	w3, w6, #0xa
  4037e0:	b	40362c <ferror@plt+0x1d6c>
  4037e4:	nop
  4037e8:	cbz	x0, 4038e4 <ferror@plt+0x2024>
  4037ec:	stp	x29, x30, [sp, #-64]!
  4037f0:	mov	x29, sp
  4037f4:	stp	x19, x20, [sp, #16]
  4037f8:	mov	x20, x0
  4037fc:	ldrsb	w4, [x0]
  403800:	cbz	w4, 4038d4 <ferror@plt+0x2014>
  403804:	cmp	x1, #0x0
  403808:	stp	x21, x22, [sp, #32]
  40380c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403810:	stp	x23, x24, [sp, #48]
  403814:	mov	x21, x2
  403818:	mov	x23, x1
  40381c:	mov	x22, x3
  403820:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403824:	b.eq	4038cc <ferror@plt+0x200c>  // b.none
  403828:	mov	x19, #0x0                   	// #0
  40382c:	nop
  403830:	cmp	w4, #0x2c
  403834:	ldrsb	w4, [x20, #1]
  403838:	b.eq	403864 <ferror@plt+0x1fa4>  // b.none
  40383c:	cbz	w4, 40386c <ferror@plt+0x1fac>
  403840:	add	x20, x20, #0x1
  403844:	cmp	x21, x19
  403848:	b.hi	403830 <ferror@plt+0x1f70>  // b.pmore
  40384c:	mov	w0, #0xfffffffe            	// #-2
  403850:	ldp	x19, x20, [sp, #16]
  403854:	ldp	x21, x22, [sp, #32]
  403858:	ldp	x23, x24, [sp, #48]
  40385c:	ldp	x29, x30, [sp], #64
  403860:	ret
  403864:	mov	x24, x20
  403868:	cbnz	w4, 403870 <ferror@plt+0x1fb0>
  40386c:	add	x24, x20, #0x1
  403870:	cmp	x0, x24
  403874:	b.cs	4038cc <ferror@plt+0x200c>  // b.hs, b.nlast
  403878:	sub	x1, x24, x0
  40387c:	blr	x22
  403880:	cmn	w0, #0x1
  403884:	b.eq	4038cc <ferror@plt+0x200c>  // b.none
  403888:	str	w0, [x23, x19, lsl #2]
  40388c:	add	x19, x19, #0x1
  403890:	ldrsb	w0, [x24]
  403894:	cbz	w0, 4038b4 <ferror@plt+0x1ff4>
  403898:	mov	x0, x20
  40389c:	ldrsb	w4, [x0, #1]!
  4038a0:	cbz	w4, 4038b4 <ferror@plt+0x1ff4>
  4038a4:	cmp	x21, x19
  4038a8:	b.ls	40384c <ferror@plt+0x1f8c>  // b.plast
  4038ac:	mov	x20, x0
  4038b0:	b	403830 <ferror@plt+0x1f70>
  4038b4:	mov	w0, w19
  4038b8:	ldp	x19, x20, [sp, #16]
  4038bc:	ldp	x21, x22, [sp, #32]
  4038c0:	ldp	x23, x24, [sp, #48]
  4038c4:	ldp	x29, x30, [sp], #64
  4038c8:	ret
  4038cc:	ldp	x21, x22, [sp, #32]
  4038d0:	ldp	x23, x24, [sp, #48]
  4038d4:	mov	w0, #0xffffffff            	// #-1
  4038d8:	ldp	x19, x20, [sp, #16]
  4038dc:	ldp	x29, x30, [sp], #64
  4038e0:	ret
  4038e4:	mov	w0, #0xffffffff            	// #-1
  4038e8:	ret
  4038ec:	nop
  4038f0:	cbz	x0, 40396c <ferror@plt+0x20ac>
  4038f4:	stp	x29, x30, [sp, #-32]!
  4038f8:	mov	x29, sp
  4038fc:	str	x19, [sp, #16]
  403900:	mov	x19, x3
  403904:	mov	x3, x4
  403908:	cmp	x19, #0x0
  40390c:	ldrsb	w4, [x0]
  403910:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403914:	b.eq	403964 <ferror@plt+0x20a4>  // b.none
  403918:	ldr	x5, [x19]
  40391c:	cmp	x5, x2
  403920:	b.hi	403964 <ferror@plt+0x20a4>  // b.pmore
  403924:	cmp	w4, #0x2b
  403928:	b.eq	403954 <ferror@plt+0x2094>  // b.none
  40392c:	str	xzr, [x19]
  403930:	bl	4037e8 <ferror@plt+0x1f28>
  403934:	cmp	w0, #0x0
  403938:	b.le	403948 <ferror@plt+0x2088>
  40393c:	ldr	x1, [x19]
  403940:	add	x1, x1, w0, sxtw
  403944:	str	x1, [x19]
  403948:	ldr	x19, [sp, #16]
  40394c:	ldp	x29, x30, [sp], #32
  403950:	ret
  403954:	add	x0, x0, #0x1
  403958:	add	x1, x1, x5, lsl #2
  40395c:	sub	x2, x2, x5
  403960:	b	403930 <ferror@plt+0x2070>
  403964:	mov	w0, #0xffffffff            	// #-1
  403968:	b	403948 <ferror@plt+0x2088>
  40396c:	mov	w0, #0xffffffff            	// #-1
  403970:	ret
  403974:	nop
  403978:	cmp	x2, #0x0
  40397c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403980:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403984:	b.eq	403a60 <ferror@plt+0x21a0>  // b.none
  403988:	stp	x29, x30, [sp, #-64]!
  40398c:	mov	x29, sp
  403990:	stp	x19, x20, [sp, #16]
  403994:	mov	x20, x2
  403998:	mov	x19, x0
  40399c:	stp	x21, x22, [sp, #32]
  4039a0:	mov	w21, #0x1                   	// #1
  4039a4:	str	x23, [sp, #48]
  4039a8:	mov	x23, x1
  4039ac:	ldrsb	w3, [x0]
  4039b0:	cbz	w3, 403a48 <ferror@plt+0x2188>
  4039b4:	nop
  4039b8:	cmp	w3, #0x2c
  4039bc:	ldrsb	w3, [x19, #1]
  4039c0:	b.eq	4039d8 <ferror@plt+0x2118>  // b.none
  4039c4:	cbz	w3, 403a24 <ferror@plt+0x2164>
  4039c8:	add	x19, x19, #0x1
  4039cc:	cmp	w3, #0x2c
  4039d0:	ldrsb	w3, [x19, #1]
  4039d4:	b.ne	4039c4 <ferror@plt+0x2104>  // b.any
  4039d8:	mov	x22, x19
  4039dc:	cbz	w3, 403a24 <ferror@plt+0x2164>
  4039e0:	cmp	x0, x22
  4039e4:	b.cs	403a30 <ferror@plt+0x2170>  // b.hs, b.nlast
  4039e8:	sub	x1, x22, x0
  4039ec:	blr	x20
  4039f0:	tbnz	w0, #31, 403a34 <ferror@plt+0x2174>
  4039f4:	asr	w2, w0, #3
  4039f8:	and	w0, w0, #0x7
  4039fc:	lsl	w0, w21, w0
  403a00:	ldrb	w1, [x23, w2, sxtw]
  403a04:	orr	w0, w0, w1
  403a08:	strb	w0, [x23, w2, sxtw]
  403a0c:	ldrsb	w0, [x22]
  403a10:	cbz	w0, 403a48 <ferror@plt+0x2188>
  403a14:	ldrsb	w3, [x19, #1]!
  403a18:	cbz	w3, 403a48 <ferror@plt+0x2188>
  403a1c:	mov	x0, x19
  403a20:	b	4039b8 <ferror@plt+0x20f8>
  403a24:	add	x22, x19, #0x1
  403a28:	cmp	x0, x22
  403a2c:	b.cc	4039e8 <ferror@plt+0x2128>  // b.lo, b.ul, b.last
  403a30:	mov	w0, #0xffffffff            	// #-1
  403a34:	ldp	x19, x20, [sp, #16]
  403a38:	ldp	x21, x22, [sp, #32]
  403a3c:	ldr	x23, [sp, #48]
  403a40:	ldp	x29, x30, [sp], #64
  403a44:	ret
  403a48:	mov	w0, #0x0                   	// #0
  403a4c:	ldp	x19, x20, [sp, #16]
  403a50:	ldp	x21, x22, [sp, #32]
  403a54:	ldr	x23, [sp, #48]
  403a58:	ldp	x29, x30, [sp], #64
  403a5c:	ret
  403a60:	mov	w0, #0xffffffea            	// #-22
  403a64:	ret
  403a68:	cmp	x2, #0x0
  403a6c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403a70:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403a74:	b.eq	403b34 <ferror@plt+0x2274>  // b.none
  403a78:	stp	x29, x30, [sp, #-48]!
  403a7c:	mov	x29, sp
  403a80:	stp	x19, x20, [sp, #16]
  403a84:	mov	x19, x0
  403a88:	stp	x21, x22, [sp, #32]
  403a8c:	mov	x21, x2
  403a90:	mov	x22, x1
  403a94:	ldrsb	w3, [x0]
  403a98:	cbz	w3, 403b20 <ferror@plt+0x2260>
  403a9c:	nop
  403aa0:	cmp	w3, #0x2c
  403aa4:	ldrsb	w3, [x19, #1]
  403aa8:	b.eq	403ac0 <ferror@plt+0x2200>  // b.none
  403aac:	cbz	w3, 403b00 <ferror@plt+0x2240>
  403ab0:	add	x19, x19, #0x1
  403ab4:	cmp	w3, #0x2c
  403ab8:	ldrsb	w3, [x19, #1]
  403abc:	b.ne	403aac <ferror@plt+0x21ec>  // b.any
  403ac0:	mov	x20, x19
  403ac4:	cbz	w3, 403b00 <ferror@plt+0x2240>
  403ac8:	cmp	x0, x20
  403acc:	b.cs	403b0c <ferror@plt+0x224c>  // b.hs, b.nlast
  403ad0:	sub	x1, x20, x0
  403ad4:	blr	x21
  403ad8:	tbnz	x0, #63, 403b10 <ferror@plt+0x2250>
  403adc:	ldr	x2, [x22]
  403ae0:	orr	x0, x2, x0
  403ae4:	str	x0, [x22]
  403ae8:	ldrsb	w0, [x20]
  403aec:	cbz	w0, 403b20 <ferror@plt+0x2260>
  403af0:	ldrsb	w3, [x19, #1]!
  403af4:	cbz	w3, 403b20 <ferror@plt+0x2260>
  403af8:	mov	x0, x19
  403afc:	b	403aa0 <ferror@plt+0x21e0>
  403b00:	add	x20, x19, #0x1
  403b04:	cmp	x0, x20
  403b08:	b.cc	403ad0 <ferror@plt+0x2210>  // b.lo, b.ul, b.last
  403b0c:	mov	w0, #0xffffffff            	// #-1
  403b10:	ldp	x19, x20, [sp, #16]
  403b14:	ldp	x21, x22, [sp, #32]
  403b18:	ldp	x29, x30, [sp], #48
  403b1c:	ret
  403b20:	mov	w0, #0x0                   	// #0
  403b24:	ldp	x19, x20, [sp, #16]
  403b28:	ldp	x21, x22, [sp, #32]
  403b2c:	ldp	x29, x30, [sp], #48
  403b30:	ret
  403b34:	mov	w0, #0xffffffea            	// #-22
  403b38:	ret
  403b3c:	nop
  403b40:	stp	x29, x30, [sp, #-80]!
  403b44:	mov	x29, sp
  403b48:	str	xzr, [sp, #72]
  403b4c:	cbz	x0, 403be0 <ferror@plt+0x2320>
  403b50:	stp	x19, x20, [sp, #16]
  403b54:	mov	x19, x0
  403b58:	mov	x20, x2
  403b5c:	stp	x21, x22, [sp, #32]
  403b60:	mov	w21, w3
  403b64:	stp	x23, x24, [sp, #48]
  403b68:	mov	x23, x1
  403b6c:	str	w3, [x1]
  403b70:	str	w3, [x2]
  403b74:	bl	401870 <__errno_location@plt>
  403b78:	str	wzr, [x0]
  403b7c:	mov	x22, x0
  403b80:	ldrsb	w0, [x19]
  403b84:	cmp	w0, #0x3a
  403b88:	b.eq	403bec <ferror@plt+0x232c>  // b.none
  403b8c:	add	x24, sp, #0x48
  403b90:	mov	x0, x19
  403b94:	mov	x1, x24
  403b98:	mov	w2, #0xa                   	// #10
  403b9c:	bl	401740 <strtol@plt>
  403ba0:	str	w0, [x23]
  403ba4:	str	w0, [x20]
  403ba8:	ldr	w0, [x22]
  403bac:	cbnz	w0, 403c24 <ferror@plt+0x2364>
  403bb0:	ldr	x2, [sp, #72]
  403bb4:	cmp	x2, #0x0
  403bb8:	ccmp	x2, x19, #0x4, ne  // ne = any
  403bbc:	b.eq	403c24 <ferror@plt+0x2364>  // b.none
  403bc0:	ldrsb	w3, [x2]
  403bc4:	cmp	w3, #0x3a
  403bc8:	b.eq	403c38 <ferror@plt+0x2378>  // b.none
  403bcc:	cmp	w3, #0x2d
  403bd0:	b.eq	403c54 <ferror@plt+0x2394>  // b.none
  403bd4:	ldp	x19, x20, [sp, #16]
  403bd8:	ldp	x21, x22, [sp, #32]
  403bdc:	ldp	x23, x24, [sp, #48]
  403be0:	mov	w0, #0x0                   	// #0
  403be4:	ldp	x29, x30, [sp], #80
  403be8:	ret
  403bec:	add	x19, x19, #0x1
  403bf0:	add	x1, sp, #0x48
  403bf4:	mov	x0, x19
  403bf8:	mov	w2, #0xa                   	// #10
  403bfc:	bl	401740 <strtol@plt>
  403c00:	str	w0, [x20]
  403c04:	ldr	w0, [x22]
  403c08:	cbnz	w0, 403c24 <ferror@plt+0x2364>
  403c0c:	ldr	x0, [sp, #72]
  403c10:	cbz	x0, 403c24 <ferror@plt+0x2364>
  403c14:	ldrsb	w1, [x0]
  403c18:	cmp	w1, #0x0
  403c1c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403c20:	b.ne	403bd4 <ferror@plt+0x2314>  // b.any
  403c24:	mov	w0, #0xffffffff            	// #-1
  403c28:	ldp	x19, x20, [sp, #16]
  403c2c:	ldp	x21, x22, [sp, #32]
  403c30:	ldp	x23, x24, [sp, #48]
  403c34:	b	403be4 <ferror@plt+0x2324>
  403c38:	ldrsb	w1, [x2, #1]
  403c3c:	cbnz	w1, 403c54 <ferror@plt+0x2394>
  403c40:	ldp	x23, x24, [sp, #48]
  403c44:	str	w21, [x20]
  403c48:	ldp	x19, x20, [sp, #16]
  403c4c:	ldp	x21, x22, [sp, #32]
  403c50:	b	403be4 <ferror@plt+0x2324>
  403c54:	str	wzr, [x22]
  403c58:	add	x19, x2, #0x1
  403c5c:	mov	x1, x24
  403c60:	mov	x0, x19
  403c64:	mov	w2, #0xa                   	// #10
  403c68:	str	xzr, [sp, #72]
  403c6c:	bl	401740 <strtol@plt>
  403c70:	str	w0, [x20]
  403c74:	ldr	w0, [x22]
  403c78:	cbz	w0, 403c0c <ferror@plt+0x234c>
  403c7c:	b	403c24 <ferror@plt+0x2364>
  403c80:	cmp	x1, #0x0
  403c84:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403c88:	b.eq	403e14 <ferror@plt+0x2554>  // b.none
  403c8c:	stp	x29, x30, [sp, #-48]!
  403c90:	mov	x29, sp
  403c94:	stp	x19, x20, [sp, #16]
  403c98:	mov	x19, x0
  403c9c:	mov	x20, x1
  403ca0:	stp	x21, x22, [sp, #32]
  403ca4:	ldrsb	w0, [x19]
  403ca8:	cmp	w0, #0x2f
  403cac:	b.eq	403cb8 <ferror@plt+0x23f8>  // b.none
  403cb0:	b	403d7c <ferror@plt+0x24bc>
  403cb4:	add	x19, x19, #0x1
  403cb8:	ldrsb	w0, [x19, #1]
  403cbc:	cmp	w0, #0x2f
  403cc0:	b.eq	403cb4 <ferror@plt+0x23f4>  // b.none
  403cc4:	ldrsb	w0, [x19, #1]
  403cc8:	mov	x21, #0x1                   	// #1
  403ccc:	cmp	w0, #0x2f
  403cd0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403cd4:	b.eq	403cec <ferror@plt+0x242c>  // b.none
  403cd8:	add	x21, x21, #0x1
  403cdc:	ldrsb	w0, [x19, x21]
  403ce0:	cmp	w0, #0x2f
  403ce4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403ce8:	b.ne	403cd8 <ferror@plt+0x2418>  // b.any
  403cec:	ldrsb	w0, [x20]
  403cf0:	cmp	w0, #0x2f
  403cf4:	b.eq	403d00 <ferror@plt+0x2440>  // b.none
  403cf8:	b	403d98 <ferror@plt+0x24d8>
  403cfc:	add	x20, x20, #0x1
  403d00:	ldrsb	w0, [x20, #1]
  403d04:	cmp	w0, #0x2f
  403d08:	b.eq	403cfc <ferror@plt+0x243c>  // b.none
  403d0c:	ldrsb	w0, [x20, #1]
  403d10:	cmp	w0, #0x2f
  403d14:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403d18:	b.eq	403e08 <ferror@plt+0x2548>  // b.none
  403d1c:	mov	x22, #0x1                   	// #1
  403d20:	add	x22, x22, #0x1
  403d24:	ldrsb	w0, [x20, x22]
  403d28:	cmp	w0, #0x2f
  403d2c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403d30:	b.ne	403d20 <ferror@plt+0x2460>  // b.any
  403d34:	add	x0, x22, x21
  403d38:	cbz	x0, 403db0 <ferror@plt+0x24f0>
  403d3c:	cmp	x0, #0x1
  403d40:	b.eq	403dc4 <ferror@plt+0x2504>  // b.none
  403d44:	cmp	x20, #0x0
  403d48:	ccmp	x21, x22, #0x0, ne  // ne = any
  403d4c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403d50:	b.eq	403df4 <ferror@plt+0x2534>  // b.none
  403d54:	mov	x2, x21
  403d58:	mov	x1, x20
  403d5c:	mov	x0, x19
  403d60:	bl	401630 <strncmp@plt>
  403d64:	cbnz	w0, 403df4 <ferror@plt+0x2534>
  403d68:	add	x19, x19, x21
  403d6c:	add	x20, x20, x22
  403d70:	ldrsb	w0, [x19]
  403d74:	cmp	w0, #0x2f
  403d78:	b.eq	403cb8 <ferror@plt+0x23f8>  // b.none
  403d7c:	cbnz	w0, 403cc4 <ferror@plt+0x2404>
  403d80:	ldrsb	w0, [x20]
  403d84:	mov	x21, #0x0                   	// #0
  403d88:	mov	x19, #0x0                   	// #0
  403d8c:	cmp	w0, #0x2f
  403d90:	b.eq	403d00 <ferror@plt+0x2440>  // b.none
  403d94:	nop
  403d98:	cbnz	w0, 403d0c <ferror@plt+0x244c>
  403d9c:	mov	x0, x21
  403da0:	mov	x22, #0x0                   	// #0
  403da4:	mov	x20, #0x0                   	// #0
  403da8:	cbnz	x0, 403d3c <ferror@plt+0x247c>
  403dac:	nop
  403db0:	mov	w0, #0x1                   	// #1
  403db4:	ldp	x19, x20, [sp, #16]
  403db8:	ldp	x21, x22, [sp, #32]
  403dbc:	ldp	x29, x30, [sp], #48
  403dc0:	ret
  403dc4:	cbz	x19, 403dd4 <ferror@plt+0x2514>
  403dc8:	ldrsb	w1, [x19]
  403dcc:	cmp	w1, #0x2f
  403dd0:	b.eq	403db4 <ferror@plt+0x24f4>  // b.none
  403dd4:	cbz	x20, 403df4 <ferror@plt+0x2534>
  403dd8:	ldrsb	w0, [x20]
  403ddc:	cmp	w0, #0x2f
  403de0:	b.eq	403db0 <ferror@plt+0x24f0>  // b.none
  403de4:	cmp	x20, #0x0
  403de8:	ccmp	x21, x22, #0x0, ne  // ne = any
  403dec:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403df0:	b.ne	403d54 <ferror@plt+0x2494>  // b.any
  403df4:	mov	w0, #0x0                   	// #0
  403df8:	ldp	x19, x20, [sp, #16]
  403dfc:	ldp	x21, x22, [sp, #32]
  403e00:	ldp	x29, x30, [sp], #48
  403e04:	ret
  403e08:	add	x0, x21, #0x1
  403e0c:	mov	x22, #0x1                   	// #1
  403e10:	b	403d38 <ferror@plt+0x2478>
  403e14:	mov	w0, #0x0                   	// #0
  403e18:	ret
  403e1c:	nop
  403e20:	stp	x29, x30, [sp, #-64]!
  403e24:	mov	x29, sp
  403e28:	stp	x19, x20, [sp, #16]
  403e2c:	mov	x19, x1
  403e30:	orr	x1, x0, x1
  403e34:	cbz	x1, 403eb4 <ferror@plt+0x25f4>
  403e38:	stp	x21, x22, [sp, #32]
  403e3c:	mov	x20, x0
  403e40:	mov	x21, x2
  403e44:	cbz	x0, 403ec8 <ferror@plt+0x2608>
  403e48:	cbz	x19, 403ee0 <ferror@plt+0x2620>
  403e4c:	stp	x23, x24, [sp, #48]
  403e50:	bl	401520 <strlen@plt>
  403e54:	mov	x23, x0
  403e58:	mvn	x0, x0
  403e5c:	mov	x22, #0x0                   	// #0
  403e60:	cmp	x21, x0
  403e64:	b.hi	403e9c <ferror@plt+0x25dc>  // b.pmore
  403e68:	add	x24, x21, x23
  403e6c:	add	x0, x24, #0x1
  403e70:	bl	4015f0 <malloc@plt>
  403e74:	mov	x22, x0
  403e78:	cbz	x0, 403e9c <ferror@plt+0x25dc>
  403e7c:	mov	x1, x20
  403e80:	mov	x2, x23
  403e84:	bl	4014f0 <memcpy@plt>
  403e88:	mov	x2, x21
  403e8c:	mov	x1, x19
  403e90:	add	x0, x22, x23
  403e94:	bl	4014f0 <memcpy@plt>
  403e98:	strb	wzr, [x22, x24]
  403e9c:	mov	x0, x22
  403ea0:	ldp	x19, x20, [sp, #16]
  403ea4:	ldp	x21, x22, [sp, #32]
  403ea8:	ldp	x23, x24, [sp, #48]
  403eac:	ldp	x29, x30, [sp], #64
  403eb0:	ret
  403eb4:	ldp	x19, x20, [sp, #16]
  403eb8:	adrp	x0, 404000 <ferror@plt+0x2740>
  403ebc:	ldp	x29, x30, [sp], #64
  403ec0:	add	x0, x0, #0x528
  403ec4:	b	4016a0 <strdup@plt>
  403ec8:	mov	x0, x19
  403ecc:	mov	x1, x2
  403ed0:	ldp	x19, x20, [sp, #16]
  403ed4:	ldp	x21, x22, [sp, #32]
  403ed8:	ldp	x29, x30, [sp], #64
  403edc:	b	401790 <strndup@plt>
  403ee0:	ldp	x19, x20, [sp, #16]
  403ee4:	ldp	x21, x22, [sp, #32]
  403ee8:	ldp	x29, x30, [sp], #64
  403eec:	b	4016a0 <strdup@plt>
  403ef0:	stp	x29, x30, [sp, #-32]!
  403ef4:	mov	x2, #0x0                   	// #0
  403ef8:	mov	x29, sp
  403efc:	stp	x19, x20, [sp, #16]
  403f00:	mov	x20, x0
  403f04:	mov	x19, x1
  403f08:	cbz	x1, 403f18 <ferror@plt+0x2658>
  403f0c:	mov	x0, x1
  403f10:	bl	401520 <strlen@plt>
  403f14:	mov	x2, x0
  403f18:	mov	x1, x19
  403f1c:	mov	x0, x20
  403f20:	ldp	x19, x20, [sp, #16]
  403f24:	ldp	x29, x30, [sp], #32
  403f28:	b	403e20 <ferror@plt+0x2560>
  403f2c:	nop
  403f30:	stp	x29, x30, [sp, #-288]!
  403f34:	mov	w9, #0xffffffd0            	// #-48
  403f38:	mov	w8, #0xffffff80            	// #-128
  403f3c:	mov	x29, sp
  403f40:	add	x10, sp, #0xf0
  403f44:	add	x11, sp, #0x120
  403f48:	stp	x11, x11, [sp, #80]
  403f4c:	str	x10, [sp, #96]
  403f50:	stp	w9, w8, [sp, #104]
  403f54:	ldp	x10, x11, [sp, #80]
  403f58:	str	x19, [sp, #16]
  403f5c:	ldp	x8, x9, [sp, #96]
  403f60:	mov	x19, x0
  403f64:	add	x0, sp, #0x48
  403f68:	stp	x10, x11, [sp, #32]
  403f6c:	stp	x8, x9, [sp, #48]
  403f70:	str	q0, [sp, #112]
  403f74:	str	q1, [sp, #128]
  403f78:	str	q2, [sp, #144]
  403f7c:	str	q3, [sp, #160]
  403f80:	str	q4, [sp, #176]
  403f84:	str	q5, [sp, #192]
  403f88:	str	q6, [sp, #208]
  403f8c:	str	q7, [sp, #224]
  403f90:	stp	x2, x3, [sp, #240]
  403f94:	add	x2, sp, #0x20
  403f98:	stp	x4, x5, [sp, #256]
  403f9c:	stp	x6, x7, [sp, #272]
  403fa0:	bl	401780 <vasprintf@plt>
  403fa4:	tbnz	w0, #31, 403fd4 <ferror@plt+0x2714>
  403fa8:	ldr	x1, [sp, #72]
  403fac:	sxtw	x2, w0
  403fb0:	mov	x0, x19
  403fb4:	bl	403e20 <ferror@plt+0x2560>
  403fb8:	mov	x19, x0
  403fbc:	ldr	x0, [sp, #72]
  403fc0:	bl	401750 <free@plt>
  403fc4:	mov	x0, x19
  403fc8:	ldr	x19, [sp, #16]
  403fcc:	ldp	x29, x30, [sp], #288
  403fd0:	ret
  403fd4:	mov	x19, #0x0                   	// #0
  403fd8:	mov	x0, x19
  403fdc:	ldr	x19, [sp, #16]
  403fe0:	ldp	x29, x30, [sp], #288
  403fe4:	ret
  403fe8:	stp	x29, x30, [sp, #-96]!
  403fec:	mov	x29, sp
  403ff0:	stp	x19, x20, [sp, #16]
  403ff4:	ldr	x19, [x0]
  403ff8:	stp	x21, x22, [sp, #32]
  403ffc:	stp	x23, x24, [sp, #48]
  404000:	mov	x23, x0
  404004:	ldrsb	w0, [x19]
  404008:	cbz	w0, 404160 <ferror@plt+0x28a0>
  40400c:	mov	x24, x1
  404010:	mov	x22, x2
  404014:	mov	x1, x2
  404018:	mov	x0, x19
  40401c:	stp	x25, x26, [sp, #64]
  404020:	mov	w25, w3
  404024:	bl	4017a0 <strspn@plt>
  404028:	ldrsb	w20, [x19, x0]
  40402c:	add	x21, x19, x0
  404030:	cbz	w20, 40411c <ferror@plt+0x285c>
  404034:	cbz	w25, 4040e8 <ferror@plt+0x2828>
  404038:	adrp	x0, 404000 <ferror@plt+0x2740>
  40403c:	mov	w1, w20
  404040:	add	x0, x0, #0x888
  404044:	bl	4017b0 <strchr@plt>
  404048:	cbz	x0, 40417c <ferror@plt+0x28bc>
  40404c:	ldrsb	w1, [x21, #1]
  404050:	add	x25, x21, #0x1
  404054:	strb	w20, [sp, #88]
  404058:	add	x26, sp, #0x58
  40405c:	strb	wzr, [sp, #89]
  404060:	mov	w19, #0x0                   	// #0
  404064:	cbz	w1, 404234 <ferror@plt+0x2974>
  404068:	cmp	w1, #0x5c
  40406c:	b.eq	404140 <ferror@plt+0x2880>  // b.none
  404070:	mov	x0, x26
  404074:	bl	4017b0 <strchr@plt>
  404078:	cbnz	x0, 404220 <ferror@plt+0x2960>
  40407c:	add	w19, w19, #0x1
  404080:	sxtw	x0, w19
  404084:	ldrsb	w1, [x25, w19, sxtw]
  404088:	cbnz	w1, 404068 <ferror@plt+0x27a8>
  40408c:	add	x1, x0, #0x1
  404090:	add	x1, x21, x1
  404094:	str	x0, [x24]
  404098:	ldrsb	w1, [x1]
  40409c:	cmp	w1, #0x0
  4040a0:	ccmp	w20, w1, #0x0, ne  // ne = any
  4040a4:	b.ne	40411c <ferror@plt+0x285c>  // b.any
  4040a8:	add	x0, x0, #0x2
  4040ac:	add	x19, x21, x0
  4040b0:	ldrsb	w1, [x21, x0]
  4040b4:	cbz	w1, 4040c4 <ferror@plt+0x2804>
  4040b8:	mov	x0, x22
  4040bc:	bl	4017b0 <strchr@plt>
  4040c0:	cbz	x0, 40411c <ferror@plt+0x285c>
  4040c4:	mov	x21, x25
  4040c8:	ldp	x25, x26, [sp, #64]
  4040cc:	str	x19, [x23]
  4040d0:	mov	x0, x21
  4040d4:	ldp	x19, x20, [sp, #16]
  4040d8:	ldp	x21, x22, [sp, #32]
  4040dc:	ldp	x23, x24, [sp, #48]
  4040e0:	ldp	x29, x30, [sp], #96
  4040e4:	ret
  4040e8:	mov	x1, x22
  4040ec:	mov	x0, x21
  4040f0:	bl	401850 <strcspn@plt>
  4040f4:	ldp	x25, x26, [sp, #64]
  4040f8:	str	x0, [x24]
  4040fc:	add	x0, x21, x0
  404100:	str	x0, [x23]
  404104:	mov	x0, x21
  404108:	ldp	x19, x20, [sp, #16]
  40410c:	ldp	x21, x22, [sp, #32]
  404110:	ldp	x23, x24, [sp, #48]
  404114:	ldp	x29, x30, [sp], #96
  404118:	ret
  40411c:	ldp	x25, x26, [sp, #64]
  404120:	str	x21, [x23]
  404124:	mov	x21, #0x0                   	// #0
  404128:	mov	x0, x21
  40412c:	ldp	x19, x20, [sp, #16]
  404130:	ldp	x21, x22, [sp, #32]
  404134:	ldp	x23, x24, [sp, #48]
  404138:	ldp	x29, x30, [sp], #96
  40413c:	ret
  404140:	add	w0, w19, #0x1
  404144:	ldrsb	w0, [x25, w0, sxtw]
  404148:	cbz	w0, 404220 <ferror@plt+0x2960>
  40414c:	add	w19, w19, #0x2
  404150:	sxtw	x0, w19
  404154:	ldrsb	w1, [x25, w19, sxtw]
  404158:	cbnz	w1, 404068 <ferror@plt+0x27a8>
  40415c:	b	40408c <ferror@plt+0x27cc>
  404160:	mov	x21, #0x0                   	// #0
  404164:	mov	x0, x21
  404168:	ldp	x19, x20, [sp, #16]
  40416c:	ldp	x21, x22, [sp, #32]
  404170:	ldp	x23, x24, [sp, #48]
  404174:	ldp	x29, x30, [sp], #96
  404178:	ret
  40417c:	sub	x25, x21, #0x1
  404180:	mov	w0, #0x0                   	// #0
  404184:	add	w19, w0, #0x1
  404188:	cmp	w20, #0x5c
  40418c:	sxtw	x19, w19
  404190:	sub	w26, w19, #0x1
  404194:	b.eq	4041c8 <ferror@plt+0x2908>  // b.none
  404198:	mov	w1, w20
  40419c:	mov	x0, x22
  4041a0:	bl	4017b0 <strchr@plt>
  4041a4:	add	x1, x19, #0x1
  4041a8:	cbnz	x0, 404228 <ferror@plt+0x2968>
  4041ac:	ldrsb	w20, [x25, x1]
  4041b0:	add	x26, x21, x19
  4041b4:	cbz	w20, 4041e8 <ferror@plt+0x2928>
  4041b8:	mov	x19, x1
  4041bc:	cmp	w20, #0x5c
  4041c0:	sub	w26, w19, #0x1
  4041c4:	b.ne	404198 <ferror@plt+0x28d8>  // b.any
  4041c8:	ldrsb	w1, [x21, w19, sxtw]
  4041cc:	cbz	w1, 404228 <ferror@plt+0x2968>
  4041d0:	add	w0, w19, #0x1
  4041d4:	sxtw	x19, w0
  4041d8:	ldrsb	w20, [x21, w0, sxtw]
  4041dc:	add	x26, x21, x19
  4041e0:	cbnz	w20, 404184 <ferror@plt+0x28c4>
  4041e4:	nop
  4041e8:	str	x19, [x24]
  4041ec:	ldrsb	w1, [x26]
  4041f0:	cbz	w1, 404200 <ferror@plt+0x2940>
  4041f4:	mov	x0, x22
  4041f8:	bl	4017b0 <strchr@plt>
  4041fc:	cbz	x0, 40411c <ferror@plt+0x285c>
  404200:	str	x26, [x23]
  404204:	mov	x0, x21
  404208:	ldp	x19, x20, [sp, #16]
  40420c:	ldp	x21, x22, [sp, #32]
  404210:	ldp	x23, x24, [sp, #48]
  404214:	ldp	x25, x26, [sp, #64]
  404218:	ldp	x29, x30, [sp], #96
  40421c:	ret
  404220:	sxtw	x0, w19
  404224:	b	40408c <ferror@plt+0x27cc>
  404228:	sxtw	x19, w26
  40422c:	add	x26, x21, x19
  404230:	b	4041e8 <ferror@plt+0x2928>
  404234:	mov	x1, x25
  404238:	mov	x0, #0x0                   	// #0
  40423c:	b	404094 <ferror@plt+0x27d4>
  404240:	stp	x29, x30, [sp, #-32]!
  404244:	mov	x29, sp
  404248:	str	x19, [sp, #16]
  40424c:	mov	x19, x0
  404250:	b	40425c <ferror@plt+0x299c>
  404254:	cmp	w0, #0xa
  404258:	b.eq	40427c <ferror@plt+0x29bc>  // b.none
  40425c:	mov	x0, x19
  404260:	bl	401660 <fgetc@plt>
  404264:	cmn	w0, #0x1
  404268:	b.ne	404254 <ferror@plt+0x2994>  // b.any
  40426c:	mov	w0, #0x1                   	// #1
  404270:	ldr	x19, [sp, #16]
  404274:	ldp	x29, x30, [sp], #32
  404278:	ret
  40427c:	mov	w0, #0x0                   	// #0
  404280:	ldr	x19, [sp, #16]
  404284:	ldp	x29, x30, [sp], #32
  404288:	ret
  40428c:	nop
  404290:	stp	x29, x30, [sp, #-64]!
  404294:	mov	x29, sp
  404298:	stp	x19, x20, [sp, #16]
  40429c:	adrp	x20, 415000 <ferror@plt+0x13740>
  4042a0:	add	x20, x20, #0xdf0
  4042a4:	stp	x21, x22, [sp, #32]
  4042a8:	adrp	x21, 415000 <ferror@plt+0x13740>
  4042ac:	add	x21, x21, #0xde8
  4042b0:	sub	x20, x20, x21
  4042b4:	mov	w22, w0
  4042b8:	stp	x23, x24, [sp, #48]
  4042bc:	mov	x23, x1
  4042c0:	mov	x24, x2
  4042c4:	bl	4014b8 <memcpy@plt-0x38>
  4042c8:	cmp	xzr, x20, asr #3
  4042cc:	b.eq	4042f8 <ferror@plt+0x2a38>  // b.none
  4042d0:	asr	x20, x20, #3
  4042d4:	mov	x19, #0x0                   	// #0
  4042d8:	ldr	x3, [x21, x19, lsl #3]
  4042dc:	mov	x2, x24
  4042e0:	add	x19, x19, #0x1
  4042e4:	mov	x1, x23
  4042e8:	mov	w0, w22
  4042ec:	blr	x3
  4042f0:	cmp	x20, x19
  4042f4:	b.ne	4042d8 <ferror@plt+0x2a18>  // b.any
  4042f8:	ldp	x19, x20, [sp, #16]
  4042fc:	ldp	x21, x22, [sp, #32]
  404300:	ldp	x23, x24, [sp, #48]
  404304:	ldp	x29, x30, [sp], #64
  404308:	ret
  40430c:	nop
  404310:	ret
  404314:	nop
  404318:	adrp	x2, 416000 <ferror@plt+0x14740>
  40431c:	mov	x1, #0x0                   	// #0
  404320:	ldr	x2, [x2, #504]
  404324:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404328 <.fini>:
  404328:	stp	x29, x30, [sp, #-16]!
  40432c:	mov	x29, sp
  404330:	ldp	x29, x30, [sp], #16
  404334:	ret
