CADENCE IHNL01070
$model
16nm_Tests/6T_BANK_Test/schematic 16nm_Tests/6T_BANK_Test/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/1 cdsModule_112
$endmodel
$net
vdd! cds_globals.vdd_
gnd! cds_globals.gnd_
vcc! cds_globals.vcc_
$endnet
$param
vdd cds_globals.vdd
vcc cds_globals.vcc
$endparam
