Running: /media/juliana/Lin/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD_isim_beh.exe -prj /media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD_beh.prj SATD work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/control.v" into library work
Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" into library work
ERROR:HDLCompiler:1335 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 25: Port ORG must not be declared to be an array
ERROR:HDLCompiler:1335 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 26: Port CUR must not be declared to be an array
ERROR:HDLCompiler:255 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 59: Cannot assign to memory ORG_reg directly
ERROR:HDLCompiler:251 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 59: Cannot access memory ORG directly
ERROR:HDLCompiler:1373 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 59: Unpacked value/target cannot be used in assignment
ERROR:HDLCompiler:69 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 60: <CUR_CUR> is not declared.
ERROR:HDLCompiler:251 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 60: Cannot access memory CUR directly
ERROR:HDLCompiler:698 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 64: Part-select of memory ORG_reg is not allowed
ERROR:HDLCompiler:1373 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 64: Unpacked value/target cannot be used in assignment
ERROR:HDLCompiler:698 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 65: Part-select of memory CUR_reg is not allowed
ERROR:HDLCompiler:1373 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 65: Unpacked value/target cannot be used in assignment
ERROR:HDLCompiler:598 - "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v" Line 23: Module <SATD> ignored due to previous errors.
Verilog file /media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD.v ignored due to errors
