// Seed: 1085733564
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4
);
  always #1 id_3 = 1;
endmodule
`define pp_14 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  input id_12;
  inout id_11;
  input id_10;
  input id_9;
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_14;
  logic id_15;
  logic id_16;
endmodule
