// Seed: 1609040119
module module_0;
  wire id_1 = id_1;
  assign module_2.id_0 = 0;
  wire id_2;
  assign module_1.type_6 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    output supply1 id_4
);
  timeprecision 1ps;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output supply1 id_1,
    output wire id_2
);
  reg id_4;
  always @(posedge 1'b0 or negedge 1) begin : LABEL_0
    id_4 <= #1 1'h0;
  end
  module_0 modCall_1 ();
endmodule
