FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"PULSE\I";
2"ALLOW_CNT\I";
3"CLR_CNT\I";
4"LATCH_DISPLAY\I";
5"LEADING_ZEROES\I";
6"VCC\G";
7"GND\G";
8"TEST\I";
%"SIP_HEADER_16PIN"
"1","(1600,3475)","0","misc","I9";
;
$LOCATION"J2"
CDS_LOCATION"J2"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,400,50,-400"
CDS_LIB"misc";
"16"
$PN"16"1;
"15"
$PN"15"8;
"14"
$PN"14"2;
"13"
$PN"13"3;
"12"
$PN"12"4;
"11"
$PN"11"0;
"10"
$PN"10"0;
"9"
$PN"9"0;
"8"
$PN"8"0;
"7"
$PN"7"0;
"6"
$PN"6"0;
"5"
$PN"5"0;
"4"
$PN"4"0;
"3"
$PN"3"5;
"2"
$PN"2"6;
"1"
$PN"1"7;
END.
