library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity test is
    Port ( adc_samples : in STD_LOGIC;
           b : out STD_LOGIC);
end test;

architecture Behavioral of test is

begin


end Behavioral;
