OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /openLANE_flow/designs/i2c/runs/3rd_run_clk20_util35_tardens0.45_flat1_doubleQuotations/tmp/resizer.lib line 32, default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i2c/runs/3rd_run_clk20_util35_tardens0.45_flat1_doubleQuotations/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i2c/runs/3rd_run_clk20_util35_tardens0.45_flat1_doubleQuotations/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i2c/runs/3rd_run_clk20_util35_tardens0.45_flat1_doubleQuotations/results/cts/i2c_master_top.cts.def
Notice 0: Design: i2c_master_top
Notice 0:     Created 35 pins.
Notice 0:     Created 1761 components and 10751 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1342 nets and 4353 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i2c/runs/3rd_run_clk20_util35_tardens0.45_flat1_doubleQuotations/results/cts/i2c_master_top.cts.def
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[INFO RSZ-0033] No hold violations found.
Design Stats
--------------------------------
total instances          1761
multi row instances         0
fixed instances           438
nets                     1344
design area           24248.3 u^2
fixed area              833.3 u^2
movable area          12936.2 u^2
utilization                55 %
utilization padded         90 %
rows                       57
row height                2.7 u

[WARNING DPL-0019] detailed placement failed on _2097_
[WARNING DPL-0019] detailed placement failed on _1399_
[WARNING DPL-0019] detailed placement failed on _2035_
[WARNING DPL-0019] detailed placement failed on _1627_
[WARNING DPL-0019] detailed placement failed on _1772_
[WARNING DPL-0019] detailed placement failed on _1764_
[WARNING DPL-0019] detailed placement failed on _1896_
[WARNING DPL-0019] detailed placement failed on _1245_
[WARNING DPL-0018] detailed placement failed on _2019_.
[WARNING DPL-0019] detailed placement failed on _1355_
[WARNING DPL-0019] detailed placement failed on _1399_
[WARNING DPL-0019] detailed placement failed on _1317_
[WARNING DPL-0019] detailed placement failed on _1801_
[WARNING DPL-0019] detailed placement failed on _1276_
[WARNING DPL-0018] detailed placement failed on _2040_.
[WARNING DPL-0019] detailed placement failed on _1947_
[WARNING DPL-0019] detailed placement failed on _1179_
[WARNING DPL-0018] detailed placement failed on input1.
[WARNING DPL-0019] detailed placement failed on _1914_
[WARNING DPL-0018] detailed placement failed on input17.
[WARNING DPL-0019] detailed placement failed on _1240_
Placement Analysis
--------------------------------
total displacement    12381.7 u
average displacement      7.0 u
max displacement        273.0 u
original HPWL         40583.9 u
legalized HPWL        56319.7 u
delta HPWL                 39 %

[INFO DPL-0020] Mirrored 623 instances
[INFO DPL-0021] HPWL before           56319.7 u
[INFO DPL-0022] HPWL after            55153.3 u
[INFO DPL-0023] HPWL delta               -2.1 %
[WARNING DPL-0005] Overlap check failed (78).
 _1242_ overlaps _1174_
 _1250_ overlaps _1172_
 _1283_ overlaps _1275_
 _1417_ overlaps _1317_
 _1627_ overlaps _1469_
 _1770_ overlaps _1449_
 _1833_ overlaps _1515_
 _1836_ overlaps _1510_
 _1932_ overlaps _1887_
 _1938_ overlaps _1907_
 _1948_ overlaps _1911_
 _2002_ overlaps _1896_
 _2008_ overlaps _1935_
 _2014_ overlaps _1253_
 _2019_ overlaps _1774_
 _2020_ overlaps _1366_
 _2025_ overlaps _1355_
 _2026_ overlaps _1785_
 _2036_ overlaps _1324_
 _2039_ overlaps _1797_
 _2040_ overlaps _1791_
 _2043_ overlaps _1276_
 _2050_ overlaps _2005_
 _2061_ overlaps _1260_
 _2062_ overlaps _1259_
 _2063_ overlaps _1594_
 _2071_ overlaps _1180_
 _2076_ overlaps _1199_
 _2088_ overlaps _1856_
 _2090_ overlaps _1892_
 _2091_ overlaps _1794_
 _2097_ overlaps _1678_
 _2111_ overlaps _1686_
 _2114_ overlaps _1207_
 _2124_ overlaps _1959_
 _2143_ overlaps _1767_
 _2144_ overlaps _1974_
 _2145_ overlaps _1760_
 _2149_ overlaps _1517_
 _2150_ overlaps _1975_
 _2163_ overlaps _1796_
 _2164_ overlaps _1989_
 _2165_ overlaps _1732_
 _2171_ overlaps _1877_
 _2174_ overlaps _1742_
 _2188_ overlaps _1572_
 _2204_ overlaps _1563_
 _2209_ overlaps _1215_
 _2210_ overlaps _1982_
 _2212_ overlaps _1547_
 _2223_ overlaps _1567_
 _2233_ overlaps _1988_
 _2234_ overlaps _1984_
 _2238_ overlaps _2000_
 _2240_ overlaps _1439_
 _2244_ overlaps _1390_
 _2245_ overlaps _2030_
 _2251_ overlaps _1969_
 _2257_ overlaps _1792_
 _2258_ overlaps _1368_
 _2259_ overlaps _1364_
 _2265_ overlaps _1275_
 _2266_ overlaps _2039_
 _2267_ overlaps _1278_
 _2271_ overlaps _1208_
 _2272_ overlaps _2050_
 _2273_ overlaps _1241_
 _2274_ overlaps _1179_
 _2278_ overlaps _2048_
 _2279_ overlaps _1228_
 _2280_ overlaps _1942_
 input1 overlaps _1414_
 input2 overlaps _1922_
 input17 overlaps _1789_
 output26 overlaps _1238_
 clkbuf_leaf_8_wb_clk_i overlaps _1470_
 clkbuf_leaf_26_wb_clk_i overlaps _2036_
 clkbuf_leaf_27_wb_clk_i overlaps _1971_
