0.7
2020.1
May 27 2020
20:09:33
F:/Dropbox/04_TU/02_SoC_Labor/Labor-SoC-Design/pwr-mon/pwr-mon.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
F:/Dropbox/04_TU/02_SoC_Labor/Labor-SoC-Design/pwr-mon/pwr-mon.srcs/sim_1/imports/new/event_sampler_tb.vhd,1613638490,vhdl,,,,event_sampler_tb,,,,,,,,
F:/Dropbox/04_TU/02_SoC_Labor/Labor-SoC-Design/pwr-mon/pwr-mon.srcs/sources_1/imports/new/event_sampler.vhd,1613638596,vhdl,,,,event_sampler,,,,,,,,
F:/Dropbox/04_TU/02_SoC_Labor/Labor-SoC-Design/pwr-mon/pwr-mon.srcs/sources_1/imports/new/sampler.vhd,1613638475,vhdl,,,,sampler,,,,,,,,
