timestamp=[2025-06-26 15:02:17], mode=WORKBENCH_START, duration=0:00:04.378, duration_ms=4378, data={}
timestamp=[2025-06-26 15:02:18], mode=WORKBENCH_UI_INIT, duration=0:00:00.490, duration_ms=490, data={editors_count=0, platform_editors_count=0, projects_count=0, platform_projects_count=0, active_platform_editor=false, projects=}
timestamp=[2025-06-26 15:02:21], mode=PLATFORM_REPOSITORY_INIT, duration=0:00:01.082, duration_ms=1082, data={}
timestamp=[2025-06-26 15:14:06], mode=WORKBENCH_START, duration=0:00:04.084, duration_ms=4084, data={}
timestamp=[2025-06-26 15:14:07], mode=WORKBENCH_UI_INIT, duration=0:00:00.479, duration_ms=479, data={editors_count=0, platform_editors_count=0, projects_count=1, platform_projects_count=0, active_platform_editor=false, projects=RemoteSystemsTempFiles}
timestamp=[2025-06-26 15:14:10], mode=PLATFORM_REPOSITORY_INIT, duration=0:00:01.279, duration_ms=1279, data={}
timestamp=[2025-06-26 15:18:56], mode=WORKBENCH_START, duration=0:00:04.164, duration_ms=4164, data={}
timestamp=[2025-06-26 15:18:57], mode=WORKBENCH_UI_INIT, duration=0:00:00.480, duration_ms=480, data={editors_count=0, platform_editors_count=0, projects_count=1, platform_projects_count=0, active_platform_editor=false, projects=RemoteSystemsTempFiles}
timestamp=[2025-06-26 15:19:00], mode=PLATFORM_REPOSITORY_INIT, duration=0:00:01.323, duration_ms=1323, data={}
timestamp=[2025-06-26 15:23:54], mode=PLATFORM_CREATION, duration=0:00:20.501, duration_ms=20501, data={platform_source=dsa, os=standalone, processor=ps7_cortexa9, platform=null}
timestamp=[2025-06-26 15:28:48], mode=PLATFORM_GENERATION, duration=0:00:26.144, duration_ms=26144, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 15:35:02], mode=APP_CREATION, duration=0:00:09.128, duration_ms=9128, data={name=FL_Paillier_FPGA_APP, project_type=sdk, os=standalone, processor=cortex-a9, runtime=C/C++, platform=FL_Paillier_FPGA_Platform, application_type=application}
timestamp=[2025-06-26 15:37:07], mode=BUILD, duration=0:00:01.746, duration_ms=1746, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 15:43:35], mode=PLATFORM_GENERATION, duration=0:00:06.545, duration_ms=6545, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 15:43:36], mode=BUILD, duration=0:00:00.200, duration_ms=200, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 15:44:06], mode=PLATFORM_GENERATION, duration=0:00:22.212, duration_ms=22212, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 15:44:07], mode=BUILD, duration=0:00:00.599, duration_ms=599, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 15:55:14], mode=PLATFORM_GENERATION, duration=0:00:03.212, duration_ms=3212, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 15:55:15], mode=BUILD, duration=0:00:00.226, duration_ms=226, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 15:55:48], mode=PLATFORM_GENERATION, duration=0:00:23.106, duration_ms=23106, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 15:55:49], mode=BUILD, duration=0:00:00.625, duration_ms=625, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:03:25], mode=PLATFORM_GENERATION, duration=0:00:05.412, duration_ms=5412, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:03:25], mode=BUILD, duration=0:00:00.167, duration_ms=167, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:03:25], mode=BUILD, duration=0:00:00.121, duration_ms=121, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:04:39], mode=PLATFORM_GENERATION, duration=0:00:17.326, duration_ms=17326, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:04:40], mode=BUILD, duration=0:00:00.424, duration_ms=424, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:08:57], mode=PLATFORM_GENERATION, duration=0:00:02.349, duration_ms=2349, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:08:57], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:08:58], mode=BUILD, duration=0:00:00.117, duration_ms=117, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:09:30], mode=PLATFORM_GENERATION, duration=0:00:24.242, duration_ms=24242, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:09:31], mode=BUILD, duration=0:00:01.342, duration_ms=1342, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:09:38], mode=BUILD, duration=0:00:05.994, duration_ms=5994, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:41:01], mode=PLATFORM_GENERATION, duration=0:00:05.065, duration_ms=5065, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:41:01], mode=BUILD, duration=0:00:00.169, duration_ms=169, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:41:01], mode=BUILD, duration=0:00:00.119, duration_ms=119, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:41:34], mode=PLATFORM_GENERATION, duration=0:00:18.417, duration_ms=18417, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:41:35], mode=BUILD, duration=0:00:01.001, duration_ms=1001, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:41:39], mode=BUILD, duration=0:00:04.486, duration_ms=4486, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:51:27], mode=PLATFORM_GENERATION, duration=0:00:04.844, duration_ms=4844, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:51:27], mode=BUILD, duration=0:00:00.167, duration_ms=167, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:51:27], mode=BUILD, duration=0:00:00.103, duration_ms=103, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:52:02], mode=PLATFORM_GENERATION, duration=0:00:18.309, duration_ms=18309, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:52:03], mode=BUILD, duration=0:00:00.954, duration_ms=954, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:52:08], mode=BUILD, duration=0:00:04.479, duration_ms=4479, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:56:41], mode=PLATFORM_GENERATION, duration=0:00:04.766, duration_ms=4766, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:56:41], mode=BUILD, duration=0:00:00.107, duration_ms=107, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:56:42], mode=BUILD, duration=0:00:00.120, duration_ms=120, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:57:06], mode=PLATFORM_GENERATION, duration=0:00:18.618, duration_ms=18618, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:57:07], mode=BUILD, duration=0:00:00.882, duration_ms=882, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:57:12], mode=BUILD, duration=0:00:04.339, duration_ms=4339, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:58:45], mode=PLATFORM_GENERATION, duration=0:00:04.888, duration_ms=4888, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:58:45], mode=BUILD, duration=0:00:00.167, duration_ms=167, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:58:45], mode=BUILD, duration=0:00:00.103, duration_ms=103, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 16:59:32], mode=PLATFORM_GENERATION, duration=0:00:18.515, duration_ms=18515, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 16:59:33], mode=BUILD, duration=0:00:01.024, duration_ms=1024, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 16:59:38], mode=BUILD, duration=0:00:04.461, duration_ms=4461, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 17:06:31], mode=PLATFORM_GENERATION, duration=0:00:04.943, duration_ms=4943, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 17:06:32], mode=BUILD, duration=0:00:00.120, duration_ms=120, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 17:06:32], mode=BUILD, duration=0:00:00.119, duration_ms=119, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 17:06:57], mode=PLATFORM_GENERATION, duration=0:00:18.342, duration_ms=18342, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 17:06:58], mode=BUILD, duration=0:00:01.008, duration_ms=1008, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 17:07:03], mode=BUILD, duration=0:00:04.454, duration_ms=4454, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 17:10:06], mode=PLATFORM_GENERATION, duration=0:00:04.842, duration_ms=4842, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 17:10:06], mode=BUILD, duration=0:00:00.169, duration_ms=169, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 17:10:06], mode=BUILD, duration=0:00:00.104, duration_ms=104, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 17:11:15], mode=PLATFORM_GENERATION, duration=0:00:18.807, duration_ms=18807, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 17:11:15], mode=BUILD, duration=0:00:00.409, duration_ms=409, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 17:12:22], mode=PLATFORM_GENERATION, duration=0:00:04.712, duration_ms=4712, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 17:12:22], mode=BUILD, duration=0:00:00.109, duration_ms=109, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 17:12:22], mode=BUILD, duration=0:00:00.105, duration_ms=105, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 17:13:19], mode=PLATFORM_GENERATION, duration=0:00:21.946, duration_ms=21946, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 17:13:21], mode=BUILD, duration=0:00:01.391, duration_ms=1391, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 17:13:26], mode=BUILD, duration=0:00:04.942, duration_ms=4942, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 17:25:15], mode=PLATFORM_GENERATION, duration=0:00:05.607, duration_ms=5607, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 17:25:16], mode=BUILD, duration=0:00:00.169, duration_ms=169, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 17:25:16], mode=BUILD, duration=0:00:00.130, duration_ms=130, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 17:25:45], mode=PLATFORM_GENERATION, duration=0:00:21.369, duration_ms=21369, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 17:25:46], mode=BUILD, duration=0:00:01.498, duration_ms=1498, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 17:25:51], mode=BUILD, duration=0:00:05.001, duration_ms=5001, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:01:37], mode=PLATFORM_GENERATION, duration=0:00:06.540, duration_ms=6540, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:01:37], mode=BUILD, duration=0:00:00.178, duration_ms=178, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:01:38], mode=BUILD, duration=0:00:00.117, duration_ms=117, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:02:10], mode=PLATFORM_GENERATION, duration=0:00:26.578, duration_ms=26578, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:02:10], mode=BUILD, duration=0:00:00.486, duration_ms=486, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:05:04], mode=PLATFORM_GENERATION, duration=0:00:05.575, duration_ms=5575, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:05:04], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:05:04], mode=BUILD, duration=0:00:00.118, duration_ms=118, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:05:39], mode=PLATFORM_GENERATION, duration=0:00:23.543, duration_ms=23543, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:05:40], mode=BUILD, duration=0:00:01.507, duration_ms=1507, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:05:46], mode=BUILD, duration=0:00:05.437, duration_ms=5437, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:10:35], mode=PLATFORM_GENERATION, duration=0:00:06.207, duration_ms=6207, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:10:35], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:10:36], mode=BUILD, duration=0:00:00.118, duration_ms=118, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:11:21], mode=PLATFORM_GENERATION, duration=0:00:27.672, duration_ms=27672, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:11:23], mode=BUILD, duration=0:00:01.760, duration_ms=1760, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:11:29], mode=BUILD, duration=0:00:05.618, duration_ms=5618, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:17:54], mode=PLATFORM_GENERATION, duration=0:00:06.113, duration_ms=6113, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:17:54], mode=BUILD, duration=0:00:00.246, duration_ms=246, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:17:54], mode=BUILD, duration=0:00:00.196, duration_ms=196, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:18:37], mode=PLATFORM_GENERATION, duration=0:00:27.366, duration_ms=27366, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:18:38], mode=BUILD, duration=0:00:01.231, duration_ms=1231, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:21:34], mode=PLATFORM_GENERATION, duration=0:00:06.120, duration_ms=6120, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:21:34], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:21:34], mode=BUILD, duration=0:00:00.118, duration_ms=118, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:22:09], mode=PLATFORM_GENERATION, duration=0:00:29.385, duration_ms=29385, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:22:11], mode=BUILD, duration=0:00:01.280, duration_ms=1280, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:23:23], mode=PLATFORM_GENERATION, duration=0:00:06.199, duration_ms=6199, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:23:23], mode=BUILD, duration=0:00:00.317, duration_ms=317, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:23:23], mode=BUILD, duration=0:00:00.119, duration_ms=119, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:24:04], mode=PLATFORM_GENERATION, duration=0:00:29.593, duration_ms=29593, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:24:06], mode=BUILD, duration=0:00:01.739, duration_ms=1739, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:24:12], mode=BUILD, duration=0:00:05.683, duration_ms=5683, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:26:03], mode=PLATFORM_GENERATION, duration=0:00:05.945, duration_ms=5945, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:26:04], mode=BUILD, duration=0:00:00.183, duration_ms=183, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:26:04], mode=BUILD, duration=0:00:00.165, duration_ms=165, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:26:38], mode=PLATFORM_GENERATION, duration=0:00:28.785, duration_ms=28785, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:26:40], mode=BUILD, duration=0:00:01.923, duration_ms=1923, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:26:46], mode=BUILD, duration=0:00:05.812, duration_ms=5812, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:37:46], mode=PLATFORM_GENERATION, duration=0:00:05.652, duration_ms=5652, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:37:47], mode=BUILD, duration=0:00:00.198, duration_ms=198, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:37:47], mode=BUILD, duration=0:00:00.119, duration_ms=119, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:38:18], mode=PLATFORM_GENERATION, duration=0:00:26.296, duration_ms=26296, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:38:19], mode=BUILD, duration=0:00:01.446, duration_ms=1446, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:38:25], mode=BUILD, duration=0:00:05.447, duration_ms=5447, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:42:04], mode=PLATFORM_GENERATION, duration=0:00:06.844, duration_ms=6844, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:42:04], mode=BUILD, duration=0:00:00.183, duration_ms=183, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:42:04], mode=BUILD, duration=0:00:00.182, duration_ms=182, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:42:39], mode=PLATFORM_GENERATION, duration=0:00:25.198, duration_ms=25198, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:42:41], mode=BUILD, duration=0:00:01.623, duration_ms=1623, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:42:47], mode=BUILD, duration=0:00:06.173, duration_ms=6173, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:47:43], mode=PLATFORM_GENERATION, duration=0:00:06.753, duration_ms=6753, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:47:43], mode=BUILD, duration=0:00:00.183, duration_ms=183, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:47:43], mode=BUILD, duration=0:00:00.181, duration_ms=181, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:48:15], mode=PLATFORM_GENERATION, duration=0:00:25.326, duration_ms=25326, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:48:16], mode=BUILD, duration=0:00:01.387, duration_ms=1387, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:48:22], mode=BUILD, duration=0:00:05.985, duration_ms=5985, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:57:50], mode=PLATFORM_GENERATION, duration=0:00:07.333, duration_ms=7333, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:57:50], mode=BUILD, duration=0:00:00.199, duration_ms=199, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:57:50], mode=BUILD, duration=0:00:00.210, duration_ms=210, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 18:58:25], mode=PLATFORM_GENERATION, duration=0:00:29.285, duration_ms=29285, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 18:58:27], mode=BUILD, duration=0:00:01.578, duration_ms=1578, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 18:58:34], mode=BUILD, duration=0:00:06.722, duration_ms=6722, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 20:02:21], mode=PLATFORM_GENERATION, duration=0:00:05.143, duration_ms=5143, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 20:02:21], mode=BUILD, duration=0:00:00.108, duration_ms=108, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 20:02:21], mode=BUILD, duration=0:00:00.106, duration_ms=106, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-26 20:03:00], mode=PLATFORM_GENERATION, duration=0:00:18.924, duration_ms=18924, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-26 20:03:01], mode=BUILD, duration=0:00:01.131, duration_ms=1131, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-26 20:03:06], mode=BUILD, duration=0:00:04.726, duration_ms=4726, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 13:55:43], mode=BUILD, duration=0:00:04.906, duration_ms=4906, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 13:55:54], mode=BUILD, duration=0:00:10.213, duration_ms=10213, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:08:50], mode=PLATFORM_GENERATION, duration=0:00:09.469, duration_ms=9469, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:08:51], mode=BUILD, duration=0:00:00.183, duration_ms=183, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:08:51], mode=BUILD, duration=0:00:00.207, duration_ms=207, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:09:53], mode=PLATFORM_GENERATION, duration=0:00:26.040, duration_ms=26040, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:09:54], mode=BUILD, duration=0:00:01.324, duration_ms=1324, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:17:01], mode=PLATFORM_GENERATION, duration=0:00:05.516, duration_ms=5516, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:17:01], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:17:01], mode=BUILD, duration=0:00:00.116, duration_ms=116, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:17:28], mode=PLATFORM_GENERATION, duration=0:00:21.886, duration_ms=21886, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:17:30], mode=BUILD, duration=0:00:01.393, duration_ms=1393, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:17:35], mode=BUILD, duration=0:00:05.231, duration_ms=5231, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:21:14], mode=PLATFORM_GENERATION, duration=0:00:05.580, duration_ms=5580, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:21:14], mode=BUILD, duration=0:00:00.180, duration_ms=180, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:21:14], mode=BUILD, duration=0:00:00.120, duration_ms=120, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:21:45], mode=PLATFORM_GENERATION, duration=0:00:24.590, duration_ms=24590, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:21:46], mode=BUILD, duration=0:00:01.597, duration_ms=1597, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:21:52], mode=BUILD, duration=0:00:05.397, duration_ms=5397, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:23:45], mode=PLATFORM_GENERATION, duration=0:00:07.066, duration_ms=7066, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:23:45], mode=BUILD, duration=0:00:00.249, duration_ms=249, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:23:46], mode=BUILD, duration=0:00:00.202, duration_ms=202, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:24:32], mode=PLATFORM_GENERATION, duration=0:00:24.212, duration_ms=24212, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:24:33], mode=BUILD, duration=0:00:01.443, duration_ms=1443, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:24:39], mode=BUILD, duration=0:00:05.075, duration_ms=5075, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:27:04], mode=PLATFORM_GENERATION, duration=0:00:05.767, duration_ms=5767, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:27:04], mode=BUILD, duration=0:00:00.199, duration_ms=199, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:27:04], mode=BUILD, duration=0:00:00.134, duration_ms=134, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:27:36], mode=PLATFORM_GENERATION, duration=0:00:24.536, duration_ms=24536, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:27:37], mode=BUILD, duration=0:00:01.583, duration_ms=1583, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:27:43], mode=BUILD, duration=0:00:05.521, duration_ms=5521, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:29:16], mode=PLATFORM_GENERATION, duration=0:00:05.938, duration_ms=5938, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:29:16], mode=BUILD, duration=0:00:00.190, duration_ms=190, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:29:16], mode=BUILD, duration=0:00:00.129, duration_ms=129, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:30:11], mode=PLATFORM_GENERATION, duration=0:00:24.084, duration_ms=24084, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:30:12], mode=BUILD, duration=0:00:01.522, duration_ms=1522, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:30:18], mode=BUILD, duration=0:00:05.529, duration_ms=5529, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:31:24], mode=PLATFORM_GENERATION, duration=0:00:05.971, duration_ms=5971, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:31:25], mode=BUILD, duration=0:00:00.198, duration_ms=198, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:31:25], mode=BUILD, duration=0:00:00.132, duration_ms=132, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 14:33:07], mode=PLATFORM_GENERATION, duration=0:00:22.357, duration_ms=22357, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 14:33:08], mode=BUILD, duration=0:00:01.432, duration_ms=1432, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 14:33:14], mode=BUILD, duration=0:00:05.259, duration_ms=5259, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 15:30:29], mode=PLATFORM_GENERATION, duration=0:00:15.659, duration_ms=15659, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 15:30:29], mode=BUILD, duration=0:00:00.244, duration_ms=244, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 15:30:30], mode=BUILD, duration=0:00:00.197, duration_ms=197, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 15:31:04], mode=PLATFORM_GENERATION, duration=0:00:28.060, duration_ms=28060, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 15:31:06], mode=BUILD, duration=0:00:01.554, duration_ms=1554, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 15:31:12], mode=BUILD, duration=0:00:06.096, duration_ms=6096, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 15:40:02], mode=PLATFORM_GENERATION, duration=0:00:05.512, duration_ms=5512, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 15:40:02], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 15:40:03], mode=BUILD, duration=0:00:00.117, duration_ms=117, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 15:41:49], mode=PLATFORM_GENERATION, duration=0:00:21.610, duration_ms=21610, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 15:41:51], mode=BUILD, duration=0:00:01.376, duration_ms=1376, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 15:41:56], mode=BUILD, duration=0:00:05.086, duration_ms=5086, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 15:46:02], mode=PLATFORM_GENERATION, duration=0:00:05.576, duration_ms=5576, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 15:46:03], mode=BUILD, duration=0:00:00.165, duration_ms=165, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 15:46:03], mode=BUILD, duration=0:00:00.118, duration_ms=118, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 15:46:28], mode=PLATFORM_GENERATION, duration=0:00:19.960, duration_ms=19960, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 15:46:29], mode=BUILD, duration=0:00:01.184, duration_ms=1184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 15:46:35], mode=BUILD, duration=0:00:05.033, duration_ms=5033, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 15:47:52], mode=PLATFORM_GENERATION, duration=0:00:05.534, duration_ms=5534, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 15:47:52], mode=BUILD, duration=0:00:00.167, duration_ms=167, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 15:47:52], mode=BUILD, duration=0:00:00.106, duration_ms=106, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 15:48:19], mode=PLATFORM_GENERATION, duration=0:00:20.058, duration_ms=20058, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 15:48:21], mode=BUILD, duration=0:00:01.318, duration_ms=1318, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 15:48:26], mode=BUILD, duration=0:00:04.898, duration_ms=4898, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:05:15], mode=PLATFORM_GENERATION, duration=0:00:06.775, duration_ms=6775, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:05:15], mode=BUILD, duration=0:00:00.188, duration_ms=188, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:05:15], mode=BUILD, duration=0:00:00.127, duration_ms=127, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:05:46], mode=PLATFORM_GENERATION, duration=0:00:24.058, duration_ms=24058, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:05:48], mode=BUILD, duration=0:00:01.503, duration_ms=1503, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:05:53], mode=BUILD, duration=0:00:05.450, duration_ms=5450, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:10:26], mode=PLATFORM_GENERATION, duration=0:00:05.472, duration_ms=5472, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:10:26], mode=BUILD, duration=0:00:00.180, duration_ms=180, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:10:26], mode=BUILD, duration=0:00:00.117, duration_ms=117, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:10:55], mode=PLATFORM_GENERATION, duration=0:00:21.284, duration_ms=21284, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:10:57], mode=BUILD, duration=0:00:01.384, duration_ms=1384, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:11:02], mode=BUILD, duration=0:00:05.090, duration_ms=5090, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:22:40], mode=PLATFORM_GENERATION, duration=0:00:05.659, duration_ms=5659, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:22:40], mode=BUILD, duration=0:00:00.181, duration_ms=181, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:22:41], mode=BUILD, duration=0:00:00.119, duration_ms=119, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:23:09], mode=PLATFORM_GENERATION, duration=0:00:21.515, duration_ms=21515, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:23:09], mode=BUILD, duration=0:00:00.650, duration_ms=650, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:31:04], mode=PLATFORM_GENERATION, duration=0:00:05.744, duration_ms=5744, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:31:04], mode=BUILD, duration=0:00:00.182, duration_ms=182, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:31:04], mode=BUILD, duration=0:00:00.106, duration_ms=106, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:31:48], mode=PLATFORM_GENERATION, duration=0:00:26.875, duration_ms=26875, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:31:50], mode=BUILD, duration=0:00:01.580, duration_ms=1580, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:31:56], mode=BUILD, duration=0:00:05.466, duration_ms=5466, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:43:23], mode=PLATFORM_GENERATION, duration=0:00:05.769, duration_ms=5769, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:43:23], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:43:23], mode=BUILD, duration=0:00:00.120, duration_ms=120, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:44:10], mode=PLATFORM_GENERATION, duration=0:00:22.588, duration_ms=22588, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:44:11], mode=BUILD, duration=0:00:00.588, duration_ms=588, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:45:31], mode=PLATFORM_GENERATION, duration=0:00:05.780, duration_ms=5780, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:45:31], mode=BUILD, duration=0:00:00.183, duration_ms=183, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:45:31], mode=BUILD, duration=0:00:00.134, duration_ms=134, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:50:26], mode=PLATFORM_GENERATION, duration=0:00:22.707, duration_ms=22707, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:50:27], mode=BUILD, duration=0:00:00.604, duration_ms=604, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:57:13], mode=PLATFORM_GENERATION, duration=0:00:05.776, duration_ms=5776, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:57:13], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:57:13], mode=BUILD, duration=0:00:00.121, duration_ms=121, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:57:56], mode=PLATFORM_GENERATION, duration=0:00:23.958, duration_ms=23958, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:57:57], mode=BUILD, duration=0:00:01.492, duration_ms=1492, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 16:58:37], mode=PLATFORM_GENERATION, duration=0:00:05.807, duration_ms=5807, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:58:37], mode=BUILD, duration=0:00:00.199, duration_ms=199, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:58:37], mode=BUILD, duration=0:00:00.117, duration_ms=117, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 16:59:15], mode=PLATFORM_GENERATION, duration=0:00:26.905, duration_ms=26905, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 16:59:15], mode=BUILD, duration=0:00:00.619, duration_ms=619, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:00:28], mode=PLATFORM_GENERATION, duration=0:00:05.727, duration_ms=5727, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:00:28], mode=BUILD, duration=0:00:00.186, duration_ms=186, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:00:28], mode=BUILD, duration=0:00:00.118, duration_ms=118, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:01:04], mode=PLATFORM_GENERATION, duration=0:00:24.025, duration_ms=24025, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:01:06], mode=BUILD, duration=0:00:01.407, duration_ms=1407, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:08:41], mode=PLATFORM_GENERATION, duration=0:00:05.604, duration_ms=5604, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:08:41], mode=BUILD, duration=0:00:00.184, duration_ms=184, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:08:41], mode=BUILD, duration=0:00:00.118, duration_ms=118, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:09:18], mode=PLATFORM_GENERATION, duration=0:00:22.869, duration_ms=22869, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:09:20], mode=BUILD, duration=0:00:01.753, duration_ms=1753, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:09:25], mode=BUILD, duration=0:00:05.199, duration_ms=5199, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:11:10], mode=PLATFORM_GENERATION, duration=0:00:05.780, duration_ms=5780, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:11:10], mode=BUILD, duration=0:00:00.182, duration_ms=182, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:11:10], mode=BUILD, duration=0:00:00.134, duration_ms=134, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:11:44], mode=PLATFORM_GENERATION, duration=0:00:25.528, duration_ms=25528, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:11:46], mode=BUILD, duration=0:00:01.529, duration_ms=1529, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:11:52], mode=BUILD, duration=0:00:05.554, duration_ms=5554, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:48:42], mode=PLATFORM_GENERATION, duration=0:00:05.456, duration_ms=5456, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:48:42], mode=BUILD, duration=0:00:00.169, duration_ms=169, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:48:43], mode=BUILD, duration=0:00:00.102, duration_ms=102, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:49:10], mode=PLATFORM_GENERATION, duration=0:00:21.446, duration_ms=21446, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:49:11], mode=BUILD, duration=0:00:01.205, duration_ms=1205, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:49:17], mode=BUILD, duration=0:00:05.077, duration_ms=5077, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:54:10], mode=PLATFORM_GENERATION, duration=0:00:05.082, duration_ms=5082, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:54:11], mode=BUILD, duration=0:00:00.181, duration_ms=181, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:54:11], mode=BUILD, duration=0:00:00.118, duration_ms=118, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:54:37], mode=PLATFORM_GENERATION, duration=0:00:20.189, duration_ms=20189, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:54:38], mode=BUILD, duration=0:00:00.463, duration_ms=463, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 17:57:55], mode=PLATFORM_GENERATION, duration=0:00:05.030, duration_ms=5030, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 17:57:55], mode=BUILD, duration=0:00:00.171, duration_ms=171, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 17:57:56], mode=BUILD, duration=0:00:00.114, duration_ms=114, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 18:03:46], mode=PLATFORM_GENERATION, duration=0:00:20.229, duration_ms=20229, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 18:03:47], mode=BUILD, duration=0:00:01.250, duration_ms=1250, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 18:03:52], mode=BUILD, duration=0:00:04.678, duration_ms=4678, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:22:01], mode=PLATFORM_GENERATION, duration=0:00:05.037, duration_ms=5037, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:22:01], mode=BUILD, duration=0:00:00.171, duration_ms=171, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:22:01], mode=BUILD, duration=0:00:00.107, duration_ms=107, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:26:08], mode=PLATFORM_GENERATION, duration=0:00:23.084, duration_ms=23084, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:26:09], mode=BUILD, duration=0:00:01.334, duration_ms=1334, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:26:14], mode=BUILD, duration=0:00:05.190, duration_ms=5190, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:32:39], mode=PLATFORM_GENERATION, duration=0:00:05.599, duration_ms=5599, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:32:39], mode=BUILD, duration=0:00:00.172, duration_ms=172, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:32:39], mode=BUILD, duration=0:00:00.120, duration_ms=120, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:33:07], mode=PLATFORM_GENERATION, duration=0:00:22.627, duration_ms=22627, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:33:09], mode=BUILD, duration=0:00:01.427, duration_ms=1427, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:33:14], mode=BUILD, duration=0:00:04.833, duration_ms=4833, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:34:13], mode=PLATFORM_GENERATION, duration=0:00:05.158, duration_ms=5158, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:34:13], mode=BUILD, duration=0:00:00.174, duration_ms=174, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:34:13], mode=BUILD, duration=0:00:00.107, duration_ms=107, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:34:40], mode=PLATFORM_GENERATION, duration=0:00:21.385, duration_ms=21385, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:34:42], mode=BUILD, duration=0:00:01.285, duration_ms=1285, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:34:46], mode=BUILD, duration=0:00:04.592, duration_ms=4592, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:35:56], mode=PLATFORM_GENERATION, duration=0:00:04.955, duration_ms=4955, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:35:57], mode=BUILD, duration=0:00:00.167, duration_ms=167, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:35:57], mode=BUILD, duration=0:00:00.119, duration_ms=119, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:36:16], mode=PLATFORM_GENERATION, duration=0:00:19.421, duration_ms=19421, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:36:18], mode=BUILD, duration=0:00:01.196, duration_ms=1196, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:36:22], mode=BUILD, duration=0:00:04.524, duration_ms=4524, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:39:35], mode=PLATFORM_GENERATION, duration=0:00:06.090, duration_ms=6090, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:39:35], mode=BUILD, duration=0:00:00.183, duration_ms=183, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:39:35], mode=BUILD, duration=0:00:00.119, duration_ms=119, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=true}
timestamp=[2025-06-27 20:40:26], mode=PLATFORM_GENERATION, duration=0:00:27.845, duration_ms=27845, data={name=FL_Paillier_FPGA_Platform}
timestamp=[2025-06-27 20:40:28], mode=BUILD, duration=0:00:01.708, duration_ms=1708, data={name=FL_Paillier_FPGA_APP, configuration=Debug, clean_build=false}
timestamp=[2025-06-27 20:40:34], mode=BUILD, duration=0:00:05.763, duration_ms=5763, data={name=FL_Paillier_FPGA_APP_system, configuration=Debug, clean_build=false}
