{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "generic_architecture"}, {"score": 0.0045324756541157574, "phrase": "memory_circuit"}, {"score": 0.0043533862892678864, "phrase": "parametric_timed_automata"}, {"score": 0.0038573081851680656, "phrase": "clariso-cortadella's_parametric_method"}, {"score": 0.00363080961099728, "phrase": "asynchronous_circuits"}, {"score": 0.0030895394261534776, "phrase": "linear_constraints"}, {"score": 0.002682370021834353, "phrase": "crucial_timing_behaviours"}, {"score": 0.0024247382451294255, "phrase": "spsmall_memory"}], "paper_keywords": [""], "paper_abstract": "Using a variant of Clariso-Cortadella's parametric method for verifying asynchronous circuits, we formally derive a set of linear constraints that ensure the correctness of some crucial timing behaviours of the architecture of SPSMALL memory. This allows us to check two different implementations of this architecture.", "paper_title": "Verification of the generic architecture of a memory circuit using parametric timed automata", "paper_id": "WOS:000241576400009"}