

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Jul 20 16:26:26 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      937|      937| 4.685 us | 4.685 us |  908|  908| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                       |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                        Instance                       |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_U0  |dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s  |       23|       23|  0.115 us |  0.115 us |   23|   23|   none   |
        |conv_2d_cl_array_array_ap_fixed_16u_config8_U0         |conv_2d_cl_array_array_ap_fixed_16u_config8_s         |       44|       44|  0.220 us |  0.220 us |   44|   44|   none   |
        |conv_2d_cl_array_array_ap_fixed_8u_config5_U0          |conv_2d_cl_array_array_ap_fixed_8u_config5_s          |      204|      204|  1.020 us |  1.020 us |  204|  204|   none   |
        |conv_2d_cl_array_array_ap_fixed_4u_config2_U0          |conv_2d_cl_array_array_ap_fixed_4u_config2_s          |      907|      907|  4.535 us |  4.535 us |  907|  907|   none   |
        |pooling2d_cl_array_array_ap_fixed_8u_config7_U0        |pooling2d_cl_array_array_ap_fixed_8u_config7_s        |      149|      149|  0.745 us |  0.745 us |  149|  149|   none   |
        |dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_U0   |dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s   |        4|        4| 20.000 ns | 20.000 ns |    4|    4|   none   |
        |pooling2d_cl_array_array_ap_fixed_4u_config4_U0        |pooling2d_cl_array_array_ap_fixed_4u_config4_s        |      789|      789|  3.945 us |  3.945 us |  789|  789|   none   |
        |relu_array_array_ap_fixed_16u_relu_config9_U0          |relu_array_array_ap_fixed_16u_relu_config9_s          |       19|       19| 95.000 ns | 95.000 ns |   19|   19|   none   |
        |relu_array_array_ap_fixed_16u_relu_config11_U0         |relu_array_array_ap_fixed_16u_relu_config11_s         |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |relu_array_array_ap_fixed_8u_relu_config6_U0           |relu_array_array_ap_fixed_8u_relu_config6_s           |      147|      147|  0.735 us |  0.735 us |  147|  147|   none   |
        |relu_array_array_ap_fixed_4u_relu_config3_U0           |relu_array_array_ap_fixed_4u_relu_config3_s           |      787|      787|  3.935 us |  3.935 us |  787|  787|   none   |
        |softmax_array_array_ap_fixed_2u_softmax_config13_U0    |softmax_array_array_ap_fixed_2u_softmax_config13_s    |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none   |
        |Block_proc_U0                                          |Block_proc                                            |        0|        0|    0 ns   |    0 ns   |    0|    0|   none   |
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      34|    -|
|FIFO             |       36|      -|    1806|    3724|    -|
|Instance         |       47|   3725|   67425|  128467|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       83|   3725|   69237|  132261|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        2|    103|       7|      30|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+-------+-------+-----+
    |                        Instance                       |                        Module                        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+-------+-------+-----+
    |Block_proc_U0                                          |Block_proc                                            |        0|      0|      2|     11|    0|
    |conv_2d_cl_array_array_ap_fixed_16u_config8_U0         |conv_2d_cl_array_array_ap_fixed_16u_config8_s         |        0|    770|  12221|  26373|    0|
    |conv_2d_cl_array_array_ap_fixed_4u_config2_U0          |conv_2d_cl_array_array_ap_fixed_4u_config2_s          |        9|     26|    872|   1596|    0|
    |conv_2d_cl_array_array_ap_fixed_8u_config5_U0          |conv_2d_cl_array_array_ap_fixed_8u_config5_s          |       36|    215|   4647|   7600|    0|
    |dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_U0  |dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s  |        0|   2686|  44846|  84588|    0|
    |dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_U0   |dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s   |        0|     26|    793|    834|    0|
    |pooling2d_cl_array_array_ap_fixed_4u_config4_U0        |pooling2d_cl_array_array_ap_fixed_4u_config4_s        |        0|      0|   2459|   2711|    0|
    |pooling2d_cl_array_array_ap_fixed_8u_config7_U0        |pooling2d_cl_array_array_ap_fixed_8u_config7_s        |        0|      0|    612|   2086|    0|
    |relu_array_array_ap_fixed_16u_relu_config11_U0         |relu_array_array_ap_fixed_16u_relu_config11_s         |        0|      0|    260|    780|    0|
    |relu_array_array_ap_fixed_16u_relu_config9_U0          |relu_array_array_ap_fixed_16u_relu_config9_s          |        0|      0|    271|    851|    0|
    |relu_array_array_ap_fixed_4u_relu_config3_U0           |relu_array_array_ap_fixed_4u_relu_config3_s           |        0|      0|     84|    293|    0|
    |relu_array_array_ap_fixed_8u_relu_config6_U0           |relu_array_array_ap_fixed_8u_relu_config6_s           |        0|      0|    146|    484|    0|
    |softmax_array_array_ap_fixed_2u_softmax_config13_U0    |softmax_array_array_ap_fixed_2u_softmax_config13_s    |        2|      2|    212|    260|    0|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                  |                                                      |       47|   3725|  67425| 128467|    0|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |layer10_out_V_data_0_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_10_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_11_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_12_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_13_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_14_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_15_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_1_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_2_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_3_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_4_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_5_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_6_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_7_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_8_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_9_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_0_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_10_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_11_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_12_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_13_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_14_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_15_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_1_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_2_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_3_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_4_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_5_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_6_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_7_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_8_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_9_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer12_out_V_data_0_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer12_out_V_data_1_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer2_out_V_data_0_V_U    |        1|  48|   0|    -|   784|   16|    12544|
    |layer2_out_V_data_1_V_U    |        1|  48|   0|    -|   784|   16|    12544|
    |layer2_out_V_data_2_V_U    |        1|  48|   0|    -|   784|   16|    12544|
    |layer2_out_V_data_3_V_U    |        1|  48|   0|    -|   784|   16|    12544|
    |layer3_out_V_data_0_V_U    |        1|  48|   0|    -|   784|   16|    12544|
    |layer3_out_V_data_1_V_U    |        1|  48|   0|    -|   784|   16|    12544|
    |layer3_out_V_data_2_V_U    |        1|  48|   0|    -|   784|   16|    12544|
    |layer3_out_V_data_3_V_U    |        1|  48|   0|    -|   784|   16|    12544|
    |layer4_out_V_data_0_V_U    |        1|  39|   0|    -|   196|   16|     3136|
    |layer4_out_V_data_1_V_U    |        1|  39|   0|    -|   196|   16|     3136|
    |layer4_out_V_data_2_V_U    |        1|  39|   0|    -|   196|   16|     3136|
    |layer4_out_V_data_3_V_U    |        1|  39|   0|    -|   196|   16|     3136|
    |layer5_out_V_data_0_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_1_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_2_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_3_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_4_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_5_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_6_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_7_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_0_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_1_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_2_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_3_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_4_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_5_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_6_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_7_V_U    |        1|  38|   0|    -|   144|   16|     2304|
    |layer7_out_V_data_0_V_U    |        1|  33|   0|    -|    36|   16|      576|
    |layer7_out_V_data_1_V_U    |        1|  33|   0|    -|    36|   16|      576|
    |layer7_out_V_data_2_V_U    |        1|  33|   0|    -|    36|   16|      576|
    |layer7_out_V_data_3_V_U    |        1|  33|   0|    -|    36|   16|      576|
    |layer7_out_V_data_4_V_U    |        1|  33|   0|    -|    36|   16|      576|
    |layer7_out_V_data_5_V_U    |        1|  33|   0|    -|    36|   16|      576|
    |layer7_out_V_data_6_V_U    |        1|  33|   0|    -|    36|   16|      576|
    |layer7_out_V_data_7_V_U    |        1|  33|   0|    -|    36|   16|      576|
    |layer8_out_V_data_0_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_10_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_11_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_12_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_13_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_14_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_15_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_1_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_2_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_3_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_4_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_5_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_6_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_7_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_8_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer8_out_V_data_9_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_0_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_10_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_11_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_12_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_13_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_14_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_15_V_U   |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_1_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_2_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_3_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_4_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_5_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_6_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_7_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_8_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_9_V_U    |        0|   7|   0|    -|    16|   16|      256|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |       36|1806|   0|    0| 10194| 1632|   163104|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                    |     +    |      0|  0|  10|           2|           1|
    |conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Block_proc_U0_ap_start                                          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                         |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                   |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                           |          |      0|  0|  34|          11|           9|
    +----------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                                | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                        |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready  |   9|          2|    1|          2|
    |conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready_count        |   9|          2|    2|          4|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                               |  36|          8|    6|         12|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                                | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                        |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready  |  1|   0|    1|          0|
    |conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready_count        |  2|   0|    2|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                               |  6|   0|    6|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|conv2d_input_V_data_0_V_TDATA   |  in |   16|    axis    | conv2d_input_V_data_0_V |    pointer   |
|conv2d_input_V_data_0_V_TVALID  |  in |    1|    axis    | conv2d_input_V_data_0_V |    pointer   |
|conv2d_input_V_data_0_V_TREADY  | out |    1|    axis    | conv2d_input_V_data_0_V |    pointer   |
|layer13_out_V_data_0_V_TDATA    | out |   16|    axis    |  layer13_out_V_data_0_V |    pointer   |
|layer13_out_V_data_0_V_TVALID   | out |    1|    axis    |  layer13_out_V_data_0_V |    pointer   |
|layer13_out_V_data_0_V_TREADY   |  in |    1|    axis    |  layer13_out_V_data_0_V |    pointer   |
|layer13_out_V_data_1_V_TDATA    | out |   16|    axis    |  layer13_out_V_data_1_V |    pointer   |
|layer13_out_V_data_1_V_TVALID   | out |    1|    axis    |  layer13_out_V_data_1_V |    pointer   |
|layer13_out_V_data_1_V_TREADY   |  in |    1|    axis    |  layer13_out_V_data_1_V |    pointer   |
|const_size_in_1                 | out |   16|   ap_vld   |     const_size_in_1     |    pointer   |
|const_size_in_1_ap_vld          | out |    1|   ap_vld   |     const_size_in_1     |    pointer   |
|const_size_out_1                | out |   16|   ap_vld   |     const_size_out_1    |    pointer   |
|const_size_out_1_ap_vld         | out |    1|   ap_vld   |     const_size_out_1    |    pointer   |
|ap_clk                          |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_rst_n                        |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        myproject        | return value |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

