synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jun 24 19:34:21 2025


Command Line:  synthesis -f banco_reg_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = regfile8x16c.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/RTL_FPGA/SD3_files/VERILOG (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD3_files/VERILOG/impl1 (searchpath added)
-p D:/RTL_FPGA/SD3_files/VERILOG (searchpath added)
Verilog design file = D:/RTL_FPGA/SD3_files/VERILOG/banco_reg.v
NGD file = banco_reg_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/rtl_fpga/sd3_files/verilog/banco_reg.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): regfile8x16c
INFO - synthesis: d:/rtl_fpga/sd3_files/verilog/banco_reg.v(1): compiling module regfile8x16c. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = regfile8x16c.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in regfile8x16c_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 1 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file banco_reg_impl1.ngd.

################### Begin Area Report (regfile8x16c)######################
Number of register bits => 128 of 44439 (0 % )
FD1P3IX => 128
GSR => 1
IB => 28
L6MUX21 => 32
LUT4 => 137
OB => 32
PFUMX => 64
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 128
Clock Enable Nets
Number of Clock Enables: 8
Top 8 highest fanout Clock Enables:
  Net : clk_c_enable_63, loads : 16
  Net : clk_c_enable_79, loads : 16
  Net : clk_c_enable_31, loads : 16
  Net : clk_c_enable_95, loads : 16
  Net : clk_c_enable_128, loads : 16
  Net : clk_c_enable_111, loads : 16
  Net : clk_c_enable_47, loads : 16
  Net : clk_c_enable_127, loads : 16
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_c, loads : 129
  Net : rdAddrA_c_0, loads : 64
  Net : rdAddrB_c_0, loads : 64
  Net : rdAddrA_c_1, loads : 32
  Net : rdAddrB_c_1, loads : 32
  Net : rdAddrA_c_2, loads : 16
  Net : rdAddrB_c_2, loads : 16
  Net : clk_c_enable_128, loads : 16
  Net : clk_c_enable_63, loads : 16
  Net : clk_c_enable_47, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 91.785  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.891  secs
--------------------------------------------------------------
