

================================================================
== Vitis HLS Report for 'fft_Pipeline_13'
================================================================
* Date:           Fri Dec 13 17:01:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls_ofdm_rx
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.842 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      70|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U240  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_29_fu_91_p2      |         +|   0|  0|  12|          11|           1|
    |exitcond1092_fu_85_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  26|          23|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|   11|         22|
    |loop_index3_fu_34                  |   9|          2|   11|         22|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  36|          8|   24|         48|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |loop_index3_fu_34                       |  11|   0|   11|          0|
    |loop_index3_load_reg_142                |  11|   0|   11|          0|
    |loop_index3_load_reg_142_pp0_iter1_reg  |  11|   0|   11|          0|
    |tmp_3_reg_162                           |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  70|   0|   70|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fft_Pipeline_13|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fft_Pipeline_13|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fft_Pipeline_13|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fft_Pipeline_13|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fft_Pipeline_13|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fft_Pipeline_13|  return value|
|buf_o_R_address0    |  out|    9|   ap_memory|          buf_o_R|         array|
|buf_o_R_ce0         |  out|    1|   ap_memory|          buf_o_R|         array|
|buf_o_R_q0          |   in|   32|   ap_memory|          buf_o_R|         array|
|buf_o_R_1_address0  |  out|    9|   ap_memory|        buf_o_R_1|         array|
|buf_o_R_1_ce0       |  out|    1|   ap_memory|        buf_o_R_1|         array|
|buf_o_R_1_q0        |   in|   32|   ap_memory|        buf_o_R_1|         array|
|xr_out_address0     |  out|   10|   ap_memory|           xr_out|         array|
|xr_out_ce0          |  out|    1|   ap_memory|           xr_out|         array|
|xr_out_we0          |  out|    1|   ap_memory|           xr_out|         array|
|xr_out_d0           |  out|   32|   ap_memory|           xr_out|         array|
+--------------------+-----+-----+------------+-----------------+--------------+

