$date
	Sun Nov 22 12:25:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teset $end
$var wire 1 ! intr $end
$var wire 1 " hold $end
$var wire 5 # data [4:0] $end
$var reg 1 $ clk $end
$var reg 1 % cmp $end
$var reg 1 & en $end
$var reg 1 ' reset $end
$var reg 1 ( start $end
$scope module u $end
$var wire 1 $ clk $end
$var wire 1 % cmp $end
$var wire 1 & en $end
$var wire 1 ' reset $end
$var wire 1 ( start $end
$var reg 5 ) bit_flag [4:0] $end
$var reg 4 * cnt [3:0] $end
$var reg 5 + data [4:0] $end
$var reg 1 " hold $end
$var reg 1 ! intr $end
$var reg 4 , status [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b0 *
b10000 )
1(
1'
1&
1%
0$
b0 #
0"
0!
$end
#1
1$
#2
b1 ,
0$
0'
#3
1"
b10 ,
1$
#4
0$
#5
0"
b11 ,
b1 *
b10000 #
b10000 +
1$
#6
0$
#7
b10 ,
b1000 )
1"
1$
#8
0$
#9
0"
b11 ,
b10 *
b11000 #
b11000 +
1$
#10
0$
#11
b10 ,
b100 )
1"
1$
#12
0$
#13
0"
b11 ,
b11 *
b11100 #
b11100 +
1$
#14
0$
#15
b10 ,
b10 )
1"
1$
#16
0$
#17
0"
b11 ,
b100 *
b11110 #
b11110 +
1$
#18
0$
#19
b10 ,
b1 )
1"
1$
#20
0$
#21
0"
b11 ,
b101 *
b11111 #
b11111 +
1$
#22
0$
#23
b0 ,
1!
b10000 )
b0 *
1$
#24
0$
#25
0!
b1 ,
1$
#26
0$
#27
1"
b10 ,
b0 #
b0 +
1$
#28
0$
#29
0"
b11 ,
b1 *
b10000 #
b10000 +
1$
#30
0$
#31
b10 ,
b1000 )
1"
1$
#32
0$
#33
0"
b11 ,
b10 *
b11000 #
b11000 +
1$
#34
0$
#35
b10 ,
b100 )
1"
1$
#36
0$
#37
0"
b11 ,
b11 *
b11100 #
b11100 +
1$
#38
0$
#39
b10 ,
b10 )
1"
1$
#40
0$
#41
0"
b11 ,
b100 *
b11110 #
b11110 +
1$
#42
0$
#43
b10 ,
b1 )
1"
1$
#44
0$
#45
0"
b11 ,
b101 *
b11111 #
b11111 +
1$
#46
0$
#47
b0 ,
1!
b10000 )
b0 *
1$
#48
0$
#49
0!
b1 ,
1$
#50
0$
#51
1"
b10 ,
b0 #
b0 +
1$
#52
0$
