#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 12 00:23:10 2024
# Process ID: 5108
# Current directory: D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20556 D:\VivadoCode\CPU_CDE2\mycpu_verify\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 942.031 ; gain = 51.785
run all
==============================================================
Test begin!
WARNING in tb_top.soc_lite.data_ram.inst at time              2025000 ns: 
Reading from out-of-range address. Max address in tb_top.soc_lite.data_ram.inst is        1023
----[   5105 ns] Number 8'd01 Functional Test Point PASS!!!
----[  13615 ns] Number 8'd02 Functional Test Point PASS!!!
----[  17905 ns] Number 8'd03 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c005c98
----[  25135 ns] Number 8'd04 Functional Test Point PASS!!!
----[  26365 ns] Number 8'd05 Functional Test Point PASS!!!
----[  31035 ns] Number 8'd06 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0x1c00429c
----[  35385 ns] Number 8'd07 Functional Test Point PASS!!!
----[  39255 ns] Number 8'd08 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c008ccc
----[  43045 ns] Number 8'd09 Functional Test Point PASS!!!
----[  47795 ns] Number 8'd10 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0x1c00189c
----[  52025 ns] Number 8'd11 Functional Test Point PASS!!!
----[  54635 ns] Number 8'd12 Functional Test Point PASS!!!
----[  57245 ns] Number 8'd13 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c001fc8
----[  63595 ns] Number 8'd14 Functional Test Point PASS!!!
----[  69625 ns] Number 8'd15 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x1c002fb8
----[  81935 ns] Number 8'd16 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c0004ec
----[  90675 ns] Number 8'd17 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0x1c00a524
----[  97705 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c006c60
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c007d50
----[ 114055 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 121925 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x1c0004f0
==============================================================
Test end!
----PASS!!!
$finish called at time : 122275 ns : File "D:/VivadoCode/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 269
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 01:08:51 2024...
