\subsection{pllcfg\+\_\+top Entity Reference}
\label{classpllcfg__top}\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}}


Collaboration diagram for pllcfg\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=160pt]{dc/db8/classpllcfg__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf n\+\_\+pll} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf sdinA}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclkA}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf senA}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdoutA}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oenA}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdinB}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclkB}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf senB}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdoutB}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oenB}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+busy}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+lock}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+mode}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+tst}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllrst\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+updn}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+ind}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+phase}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf auto\+\_\+phcfg\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf auto\+\_\+phcfg\+\_\+err}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf auto\+\_\+phcfg\+\_\+smpls}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf auto\+\_\+phcfg\+\_\+step}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf pllcfg\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!auto\+\_\+phcfg\+\_\+done@{auto\+\_\+phcfg\+\_\+done}}
\index{auto\+\_\+phcfg\+\_\+done@{auto\+\_\+phcfg\+\_\+done}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{auto\+\_\+phcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf auto\+\_\+phcfg\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a669719de9d73538552d233d53845ab33}


Definition at line {\bf 49} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!auto\+\_\+phcfg\+\_\+err@{auto\+\_\+phcfg\+\_\+err}}
\index{auto\+\_\+phcfg\+\_\+err@{auto\+\_\+phcfg\+\_\+err}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{auto\+\_\+phcfg\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf auto\+\_\+phcfg\+\_\+err} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a886b2da393c5b05467a8db6f05b7270f}


Definition at line {\bf 50} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!auto\+\_\+phcfg\+\_\+smpls@{auto\+\_\+phcfg\+\_\+smpls}}
\index{auto\+\_\+phcfg\+\_\+smpls@{auto\+\_\+phcfg\+\_\+smpls}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{auto\+\_\+phcfg\+\_\+smpls}]{\setlength{\rightskip}{0pt plus 5cm}{\bf auto\+\_\+phcfg\+\_\+smpls} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a6c6d954e1dcc63a9c67984f97e771ecb}


Definition at line {\bf 51} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!auto\+\_\+phcfg\+\_\+step@{auto\+\_\+phcfg\+\_\+step}}
\index{auto\+\_\+phcfg\+\_\+step@{auto\+\_\+phcfg\+\_\+step}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{auto\+\_\+phcfg\+\_\+step}]{\setlength{\rightskip}{0pt plus 5cm}{\bf auto\+\_\+phcfg\+\_\+step} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a5db4cbdfb9865bf4133850f93374979e}


Definition at line {\bf 54} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!cnt\+\_\+ind@{cnt\+\_\+ind}}
\index{cnt\+\_\+ind@{cnt\+\_\+ind}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{cnt\+\_\+ind}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+ind} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a6825139333a8eb75ec82318e6db23336}


Definition at line {\bf 46} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!cnt\+\_\+phase@{cnt\+\_\+phase}}
\index{cnt\+\_\+phase@{cnt\+\_\+phase}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{cnt\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+phase} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a864be2399d6ac688f34f38e8638f8f4b}


Definition at line {\bf 47} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpllcfg__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!lreset@{lreset}}
\index{lreset@{lreset}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{lreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_ab4573fdea1cdc3308c947af523ca0d97}


Definition at line {\bf 32} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!mreset@{mreset}}
\index{mreset@{mreset}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{mreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a3f01f53cfe06b99a7bfa97b24503f39b}


Definition at line {\bf 33} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!n\+\_\+pll@{n\+\_\+pll}}
\index{n\+\_\+pll@{n\+\_\+pll}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{n\+\_\+pll}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+pll} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classpllcfg__top_ad18d3aacd0b439077f1b56d0a99cd33e}


Definition at line {\bf 17} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpllcfg__top_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!oenA@{oenA}}
\index{oenA@{oenA}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{oenA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oenA} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_afa0766a50ad9e7f2dbaf411d49248d42}


Definition at line {\bf 24} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!oenB@{oenB}}
\index{oenB@{oenB}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{oenB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oenB} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_aedc84dbd34bf048e192b116fc66d039a}


Definition at line {\bf 30} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!phcfg\+\_\+mode@{phcfg\+\_\+mode}}
\index{phcfg\+\_\+mode@{phcfg\+\_\+mode}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{phcfg\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+mode} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_afd7b55f414ed28c4644690c3fdcc37cc}


Definition at line {\bf 40} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!phcfg\+\_\+start@{phcfg\+\_\+start}}
\index{phcfg\+\_\+start@{phcfg\+\_\+start}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{phcfg\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+start} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a410dd9ec914352fd5335f6a6e8060717}


Definition at line {\bf 42} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!phcfg\+\_\+tst@{phcfg\+\_\+tst}}
\index{phcfg\+\_\+tst@{phcfg\+\_\+tst}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{phcfg\+\_\+tst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+tst} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_ab5f5d4e9c2405fb83741eedaf2c45f92}


Definition at line {\bf 41} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!phcfg\+\_\+updn@{phcfg\+\_\+updn}}
\index{phcfg\+\_\+updn@{phcfg\+\_\+updn}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{phcfg\+\_\+updn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+updn} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a10148149d3d95f09e47cc7f7f11761b5}


Definition at line {\bf 45} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!pll\+\_\+lock@{pll\+\_\+lock}}
\index{pll\+\_\+lock@{pll\+\_\+lock}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{pll\+\_\+lock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+lock} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_af4cf2f9695f6c4e99aa78e4f6e167ac8}


Definition at line {\bf 38} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!pllcfg\+\_\+busy@{pllcfg\+\_\+busy}}
\index{pllcfg\+\_\+busy@{pllcfg\+\_\+busy}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{pllcfg\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+busy} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a4612b6eb479b4942d2273fdb0e3b8e2e}


Definition at line {\bf 35} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!pllcfg\+\_\+data@{pllcfg\+\_\+data}}
\index{pllcfg\+\_\+data@{pllcfg\+\_\+data}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{pllcfg\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a5f94312438849db642d8cb94f6968d70}


Definition at line {\bf 48} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!pllcfg\+\_\+done@{pllcfg\+\_\+done}}
\index{pllcfg\+\_\+done@{pllcfg\+\_\+done}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{pllcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_aa2d190f0682d840090731aa6dcd4ebf7}


Definition at line {\bf 36} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!pllcfg\+\_\+start@{pllcfg\+\_\+start}}
\index{pllcfg\+\_\+start@{pllcfg\+\_\+start}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{pllcfg\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+start} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_abb8bd6e7a2c4668546296fc3132053f6}


Definition at line {\bf 43} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!pllrst\+\_\+start@{pllrst\+\_\+start}}
\index{pllrst\+\_\+start@{pllrst\+\_\+start}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{pllrst\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllrst\+\_\+start} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+pll}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a0f33a236771ced7c79179b1dd5adefa2}


Definition at line {\bf 44} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!sclkA@{sclkA}}
\index{sclkA@{sclkA}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{sclkA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclkA} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a860f39249e7b7ffae5b85dcfacf1f055}


Definition at line {\bf 21} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!sclkB@{sclkB}}
\index{sclkB@{sclkB}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{sclkB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclkB} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a3b671eb6d56f86d814015e6d4122ea7d}


Definition at line {\bf 27} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!sdinA@{sdinA}}
\index{sdinA@{sdinA}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{sdinA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdinA} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a32ae4568fc0796a3f7dd9ba108f79156}


Definition at line {\bf 20} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!sdinB@{sdinB}}
\index{sdinB@{sdinB}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{sdinB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdinB} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_afa158f403175296212e3fa64da774b90}


Definition at line {\bf 26} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!sdoutA@{sdoutA}}
\index{sdoutA@{sdoutA}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{sdoutA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdoutA} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a1dc6f5e11071716113a4ad7698740deb}


Definition at line {\bf 23} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!sdoutB@{sdoutB}}
\index{sdoutB@{sdoutB}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{sdoutB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdoutB} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a66a0c39b8b3d13e6cc7ded78cb5176eb}


Definition at line {\bf 29} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!senA@{senA}}
\index{senA@{senA}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{senA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf senA} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_aaef2763731b3fb147a2e89dad7a5a699}


Definition at line {\bf 22} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!senB@{senB}}
\index{senB@{senB}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{senB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf senB} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg__top_a237687a5eb2d98d47f025e72bd4ae1d8}


Definition at line {\bf 28} of file {\bf pllcfg\+\_\+top.\+vhd}.

\index{pllcfg\+\_\+top@{pllcfg\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pllcfg\+\_\+top@{pllcfg\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpllcfg__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf pllcfg\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf pllcfg\+\_\+top.\+vhd}\end{DoxyCompactItemize}
