<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: QUADSPI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">QUADSPI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412cx.html">Stm32f412cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412rx.html">Stm32f412rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412vx.html">Stm32f412vx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412zx.html">Stm32f412zx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f413xx.html">Stm32f413xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f423xx.html">Stm32f423xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>QUAD Serial Peripheral Interface.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for QUADSPI_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="struct_q_u_a_d_s_p_i___type_def__coll__graph.png" border="0" usemap="#a_q_u_a_d_s_p_i___type_def_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_q_u_a_d_s_p_i___type_def_coll__map" id="a_q_u_a_d_s_p_i___type_def_coll__map">
<area shape="rect" title="QUAD Serial Peripheral Interface." alt="" coords="5,5,133,331"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a" id="r_ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="memitem:af6225cb8f4938f98204d11afaffd41c9" id="r_af6225cb8f4938f98204d11afaffd41c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6225cb8f4938f98204d11afaffd41c9">DCR</a></td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360" id="r_af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="memitem:a5d5cc7f32884945503dd29f8f6cbb415" id="r_a5d5cc7f32884945503dd29f8f6cbb415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a></td></tr>
<tr class="memitem:a651b3980342dcf21d301d29621dcf4f6" id="r_a651b3980342dcf21d301d29621dcf4f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a651b3980342dcf21d301d29621dcf4f6">DLR</a></td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97" id="r_a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="memitem:a2ac50357d1ebac2949d27bfc4855e6a4" id="r_a2ac50357d1ebac2949d27bfc4855e6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ac50357d1ebac2949d27bfc4855e6a4">AR</a></td></tr>
<tr class="memitem:a53d4126533b52183ef8105af2e526bd0" id="r_a53d4126533b52183ef8105af2e526bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53d4126533b52183ef8105af2e526bd0">ABR</a></td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94" id="r_a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="memitem:a7327d5955c8e4e3eb689a7ad2a1fa219" id="r_a7327d5955c8e4e3eb689a7ad2a1fa219"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7327d5955c8e4e3eb689a7ad2a1fa219">PSMKR</a></td></tr>
<tr class="memitem:a986e18db58469e5dd0e756b2b405b805" id="r_a986e18db58469e5dd0e756b2b405b805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a986e18db58469e5dd0e756b2b405b805">PSMAR</a></td></tr>
<tr class="memitem:aa9e54bfb9deb2d92de2c3f62d33793da" id="r_aa9e54bfb9deb2d92de2c3f62d33793da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9e54bfb9deb2d92de2c3f62d33793da">PIR</a></td></tr>
<tr class="memitem:ae060e16fd0b193203ddead99622260c1" id="r_ae060e16fd0b193203ddead99622260c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae060e16fd0b193203ddead99622260c1">LPTR</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>QUAD Serial Peripheral Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00632">632</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="a53d4126533b52183ef8105af2e526bd0" name="a53d4126533b52183ef8105af2e526bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d4126533b52183ef8105af2e526bd0">&#9670;&#160;</a></span>ABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ABR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Alternate Bytes register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00641">641</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="a2ac50357d1ebac2949d27bfc4855e6a4" name="a2ac50357d1ebac2949d27bfc4855e6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac50357d1ebac2949d27bfc4855e6a4">&#9670;&#160;</a></span>AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Address register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00640">640</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="a5e1322e27c40bf91d172f9673f205c97" name="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Communication Configuration register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00639">639</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00634">634</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="af6225cb8f4938f98204d11afaffd41c9" name="af6225cb8f4938f98204d11afaffd41c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6225cb8f4938f98204d11afaffd41c9">&#9670;&#160;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Device Configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00635">635</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="a651b3980342dcf21d301d29621dcf4f6" name="a651b3980342dcf21d301d29621dcf4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651b3980342dcf21d301d29621dcf4f6">&#9670;&#160;</a></span>DLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Data Length register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00638">638</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Data register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00642">642</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="a5d5cc7f32884945503dd29f8f6cbb415" name="a5d5cc7f32884945503dd29f8f6cbb415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5cc7f32884945503dd29f8f6cbb415">&#9670;&#160;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Flag Clear register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00637">637</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="ae060e16fd0b193203ddead99622260c1" name="ae060e16fd0b193203ddead99622260c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae060e16fd0b193203ddead99622260c1">&#9670;&#160;</a></span>LPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Low Power Timeout register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00646">646</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="aa9e54bfb9deb2d92de2c3f62d33793da" name="aa9e54bfb9deb2d92de2c3f62d33793da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e54bfb9deb2d92de2c3f62d33793da">&#9670;&#160;</a></span>PIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Polling Interval register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00645">645</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="a986e18db58469e5dd0e756b2b405b805" name="a986e18db58469e5dd0e756b2b405b805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986e18db58469e5dd0e756b2b405b805">&#9670;&#160;</a></span>PSMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Polling Status Match register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00644">644</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="a7327d5955c8e4e3eb689a7ad2a1fa219" name="a7327d5955c8e4e3eb689a7ad2a1fa219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7327d5955c8e4e3eb689a7ad2a1fa219">&#9670;&#160;</a></span>PSMKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Polling Status Mask register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00643">643</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Status register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f412rx_8h_source.html#l00636">636</a> of file <a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412vx_8h_source.html">stm32f412vx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412zx_8h_source.html">stm32f412zx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f413xx_8h_source.html">stm32f413xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f423xx_8h_source.html">stm32f423xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f446xx_8h_source.html">stm32f446xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
