// Seed: 1946472729
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_11(
      1 == id_10
  );
  integer id_12;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input logic id_2,
    output logic id_3,
    output wor id_4,
    output tri id_5,
    input tri1 id_6,
    output supply0 id_7,
    output tri1 id_8,
    output uwire id_9,
    input supply1 id_10
);
  always id_3 <= id_10 + 1;
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
  always id_3 = id_2;
  xnor (id_0, id_12, id_10, id_2, id_6);
endmodule
