// Seed: 1903171892
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    output wand id_7,
    output wand id_8,
    input supply1 id_9
    , id_13 = 1,
    input wand id_10,
    output wire id_11
);
  assign id_0 = id_9;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output tri0 id_2,
    output wand id_3,
    input  tri0 id_4,
    input  wire id_5,
    output wor  id_6,
    input  wor  id_7,
    output wor  id_8,
    output wand id_9
);
  wire id_11;
  module_0(
      id_2, id_7, id_1, id_9, id_7, id_1, id_4, id_8, id_3, id_0, id_1, id_8
  );
endmodule
