
Control_MC2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002264  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00002264  000022f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  0080007a  0080007a  00002312  2**0
                  ALLOC
  3 .stab         0000231c  00000000  00000000  00002314  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001175  00000000  00000000  00004630  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000057a5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000058e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005a55  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000769e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008589  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009338  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009498  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009725  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009ef3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e6       	ldi	r30, 0x64	; 100
      68:	f2 e2       	ldi	r31, 0x22	; 34
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 38       	cpi	r26, 0x8B	; 139
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 2a 0a 	call	0x1454	; 0x1454 <main>
      8a:	0c 94 30 11 	jmp	0x2260	; 0x2260 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 f9 10 	jmp	0x21f2	; 0x21f2 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 15 11 	jmp	0x222a	; 0x222a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 f9 10 	jmp	0x21f2	; 0x21f2 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 15 11 	jmp	0x222a	; 0x222a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 09 11 	jmp	0x2212	; 0x2212 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 25 11 	jmp	0x224a	; 0x224a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <TIMER0_OVF>:

/**********************GLOBAL VARIABLES*******************************/
static volatile void (*g_callBackPtr)(void) = NULL_PTR;

/***********************INTERRUPT SERVICE ROUTINE***********************/
ISR(TIMER0_OVF) {
     b46:	1f 92       	push	r1
     b48:	0f 92       	push	r0
     b4a:	0f b6       	in	r0, 0x3f	; 63
     b4c:	0f 92       	push	r0
     b4e:	11 24       	eor	r1, r1
     b50:	2f 93       	push	r18
     b52:	3f 93       	push	r19
     b54:	4f 93       	push	r20
     b56:	5f 93       	push	r21
     b58:	6f 93       	push	r22
     b5a:	7f 93       	push	r23
     b5c:	8f 93       	push	r24
     b5e:	9f 93       	push	r25
     b60:	af 93       	push	r26
     b62:	bf 93       	push	r27
     b64:	ef 93       	push	r30
     b66:	ff 93       	push	r31
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
     b70:	80 91 7a 00 	lds	r24, 0x007A
     b74:	90 91 7b 00 	lds	r25, 0x007B
     b78:	00 97       	sbiw	r24, 0x00	; 0
     b7a:	29 f0       	breq	.+10     	; 0xb86 <TIMER0_OVF+0x40>
		/* Call the Call Back function  */
		(*g_callBackPtr)();
     b7c:	e0 91 7a 00 	lds	r30, 0x007A
     b80:	f0 91 7b 00 	lds	r31, 0x007B
     b84:	09 95       	icall
	}
}
     b86:	cf 91       	pop	r28
     b88:	df 91       	pop	r29
     b8a:	ff 91       	pop	r31
     b8c:	ef 91       	pop	r30
     b8e:	bf 91       	pop	r27
     b90:	af 91       	pop	r26
     b92:	9f 91       	pop	r25
     b94:	8f 91       	pop	r24
     b96:	7f 91       	pop	r23
     b98:	6f 91       	pop	r22
     b9a:	5f 91       	pop	r21
     b9c:	4f 91       	pop	r20
     b9e:	3f 91       	pop	r19
     ba0:	2f 91       	pop	r18
     ba2:	0f 90       	pop	r0
     ba4:	0f be       	out	0x3f, r0	; 63
     ba6:	0f 90       	pop	r0
     ba8:	1f 90       	pop	r1
     baa:	18 95       	reti

00000bac <TIMER0_COMP>:

ISR(TIMER0_COMP) {
     bac:	1f 92       	push	r1
     bae:	0f 92       	push	r0
     bb0:	0f b6       	in	r0, 0x3f	; 63
     bb2:	0f 92       	push	r0
     bb4:	11 24       	eor	r1, r1
     bb6:	2f 93       	push	r18
     bb8:	3f 93       	push	r19
     bba:	4f 93       	push	r20
     bbc:	5f 93       	push	r21
     bbe:	6f 93       	push	r22
     bc0:	7f 93       	push	r23
     bc2:	8f 93       	push	r24
     bc4:	9f 93       	push	r25
     bc6:	af 93       	push	r26
     bc8:	bf 93       	push	r27
     bca:	ef 93       	push	r30
     bcc:	ff 93       	push	r31
     bce:	df 93       	push	r29
     bd0:	cf 93       	push	r28
     bd2:	cd b7       	in	r28, 0x3d	; 61
     bd4:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
     bd6:	80 91 7a 00 	lds	r24, 0x007A
     bda:	90 91 7b 00 	lds	r25, 0x007B
     bde:	00 97       	sbiw	r24, 0x00	; 0
     be0:	29 f0       	breq	.+10     	; 0xbec <TIMER0_COMP+0x40>
		/* Call the Call Back function */
		(*g_callBackPtr)();
     be2:	e0 91 7a 00 	lds	r30, 0x007A
     be6:	f0 91 7b 00 	lds	r31, 0x007B
     bea:	09 95       	icall
	}
}
     bec:	cf 91       	pop	r28
     bee:	df 91       	pop	r29
     bf0:	ff 91       	pop	r31
     bf2:	ef 91       	pop	r30
     bf4:	bf 91       	pop	r27
     bf6:	af 91       	pop	r26
     bf8:	9f 91       	pop	r25
     bfa:	8f 91       	pop	r24
     bfc:	7f 91       	pop	r23
     bfe:	6f 91       	pop	r22
     c00:	5f 91       	pop	r21
     c02:	4f 91       	pop	r20
     c04:	3f 91       	pop	r19
     c06:	2f 91       	pop	r18
     c08:	0f 90       	pop	r0
     c0a:	0f be       	out	0x3f, r0	; 63
     c0c:	0f 90       	pop	r0
     c0e:	1f 90       	pop	r1
     c10:	18 95       	reti

00000c12 <Timer0_init>:

/**********************FUNCTIONS DECLARATION***************************/

void Timer0_init(const Timer_config *Config_Ptr) {
     c12:	df 93       	push	r29
     c14:	cf 93       	push	r28
     c16:	00 d0       	rcall	.+0      	; 0xc18 <Timer0_init+0x6>
     c18:	cd b7       	in	r28, 0x3d	; 61
     c1a:	de b7       	in	r29, 0x3e	; 62
     c1c:	9a 83       	std	Y+2, r25	; 0x02
     c1e:	89 83       	std	Y+1, r24	; 0x01
	/*************Timer0 Initialization**************/

	if (Config_Ptr->mode == NORMAL || Config_Ptr->mode == CTC) {
     c20:	e9 81       	ldd	r30, Y+1	; 0x01
     c22:	fa 81       	ldd	r31, Y+2	; 0x02
     c24:	80 81       	ld	r24, Z
     c26:	88 23       	and	r24, r24
     c28:	29 f0       	breq	.+10     	; 0xc34 <Timer0_init+0x22>
     c2a:	e9 81       	ldd	r30, Y+1	; 0x01
     c2c:	fa 81       	ldd	r31, Y+2	; 0x02
     c2e:	80 81       	ld	r24, Z
     c30:	82 30       	cpi	r24, 0x02	; 2
     c32:	41 f4       	brne	.+16     	; 0xc44 <Timer0_init+0x32>
		SET_BIT(TCCR0, FOC0);
     c34:	a3 e5       	ldi	r26, 0x53	; 83
     c36:	b0 e0       	ldi	r27, 0x00	; 0
     c38:	e3 e5       	ldi	r30, 0x53	; 83
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	80 81       	ld	r24, Z
     c3e:	80 68       	ori	r24, 0x80	; 128
     c40:	8c 93       	st	X, r24
     c42:	07 c0       	rjmp	.+14     	; 0xc52 <Timer0_init+0x40>
	} else {
		CLEAR_BIT(TCCR0, FOC0);
     c44:	a3 e5       	ldi	r26, 0x53	; 83
     c46:	b0 e0       	ldi	r27, 0x00	; 0
     c48:	e3 e5       	ldi	r30, 0x53	; 83
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	80 81       	ld	r24, Z
     c4e:	8f 77       	andi	r24, 0x7F	; 127
     c50:	8c 93       	st	X, r24
	}
	/* Choose the mode according to the config struct*/
	TCCR0 = (TCCR0 & 0xF7) | (((Config_Ptr->mode) & 0b10) << 2);
     c52:	a3 e5       	ldi	r26, 0x53	; 83
     c54:	b0 e0       	ldi	r27, 0x00	; 0
     c56:	e3 e5       	ldi	r30, 0x53	; 83
     c58:	f0 e0       	ldi	r31, 0x00	; 0
     c5a:	80 81       	ld	r24, Z
     c5c:	28 2f       	mov	r18, r24
     c5e:	27 7f       	andi	r18, 0xF7	; 247
     c60:	e9 81       	ldd	r30, Y+1	; 0x01
     c62:	fa 81       	ldd	r31, Y+2	; 0x02
     c64:	80 81       	ld	r24, Z
     c66:	88 2f       	mov	r24, r24
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	82 70       	andi	r24, 0x02	; 2
     c6c:	90 70       	andi	r25, 0x00	; 0
     c6e:	88 0f       	add	r24, r24
     c70:	99 1f       	adc	r25, r25
     c72:	88 0f       	add	r24, r24
     c74:	99 1f       	adc	r25, r25
     c76:	82 2b       	or	r24, r18
     c78:	8c 93       	st	X, r24
	TCCR0 = (TCCR0 & 0xBF) | (((Config_Ptr->mode) & 0b01) << 6);
     c7a:	a3 e5       	ldi	r26, 0x53	; 83
     c7c:	b0 e0       	ldi	r27, 0x00	; 0
     c7e:	e3 e5       	ldi	r30, 0x53	; 83
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	80 81       	ld	r24, Z
     c84:	28 2f       	mov	r18, r24
     c86:	2f 7b       	andi	r18, 0xBF	; 191
     c88:	e9 81       	ldd	r30, Y+1	; 0x01
     c8a:	fa 81       	ldd	r31, Y+2	; 0x02
     c8c:	80 81       	ld	r24, Z
     c8e:	88 2f       	mov	r24, r24
     c90:	90 e0       	ldi	r25, 0x00	; 0
     c92:	81 70       	andi	r24, 0x01	; 1
     c94:	90 70       	andi	r25, 0x00	; 0
     c96:	00 24       	eor	r0, r0
     c98:	96 95       	lsr	r25
     c9a:	87 95       	ror	r24
     c9c:	07 94       	ror	r0
     c9e:	96 95       	lsr	r25
     ca0:	87 95       	ror	r24
     ca2:	07 94       	ror	r0
     ca4:	98 2f       	mov	r25, r24
     ca6:	80 2d       	mov	r24, r0
     ca8:	82 2b       	or	r24, r18
     caa:	8c 93       	st	X, r24

	/* Choose the prescaler according to the config struct */
	TCCR0 = (TCCR0 & 0xF8) | (Config_Ptr->prescaler);
     cac:	a3 e5       	ldi	r26, 0x53	; 83
     cae:	b0 e0       	ldi	r27, 0x00	; 0
     cb0:	e3 e5       	ldi	r30, 0x53	; 83
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	80 81       	ld	r24, Z
     cb6:	98 2f       	mov	r25, r24
     cb8:	98 7f       	andi	r25, 0xF8	; 248
     cba:	e9 81       	ldd	r30, Y+1	; 0x01
     cbc:	fa 81       	ldd	r31, Y+2	; 0x02
     cbe:	81 81       	ldd	r24, Z+1	; 0x01
     cc0:	89 2b       	or	r24, r25
     cc2:	8c 93       	st	X, r24

	/* Select the initial value*/
	TCNT0 = Config_Ptr->Initial_value;
     cc4:	a2 e5       	ldi	r26, 0x52	; 82
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	e9 81       	ldd	r30, Y+1	; 0x01
     cca:	fa 81       	ldd	r31, Y+2	; 0x02
     ccc:	82 81       	ldd	r24, Z+2	; 0x02
     cce:	8c 93       	st	X, r24

	/* Select compare value*/
	OCR0 = Config_Ptr->Compare_value;
     cd0:	ac e5       	ldi	r26, 0x5C	; 92
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	e9 81       	ldd	r30, Y+1	; 0x01
     cd6:	fa 81       	ldd	r31, Y+2	; 0x02
     cd8:	83 81       	ldd	r24, Z+3	; 0x03
     cda:	94 81       	ldd	r25, Z+4	; 0x04
     cdc:	8c 93       	st	X, r24

	/* enable interrupt based on the mode */
	if (Config_Ptr->mode == NORMAL) {
     cde:	e9 81       	ldd	r30, Y+1	; 0x01
     ce0:	fa 81       	ldd	r31, Y+2	; 0x02
     ce2:	80 81       	ld	r24, Z
     ce4:	88 23       	and	r24, r24
     ce6:	41 f4       	brne	.+16     	; 0xcf8 <Timer0_init+0xe6>
		SET_BIT(TIMSK, TOIE0);
     ce8:	a9 e5       	ldi	r26, 0x59	; 89
     cea:	b0 e0       	ldi	r27, 0x00	; 0
     cec:	e9 e5       	ldi	r30, 0x59	; 89
     cee:	f0 e0       	ldi	r31, 0x00	; 0
     cf0:	80 81       	ld	r24, Z
     cf2:	81 60       	ori	r24, 0x01	; 1
     cf4:	8c 93       	st	X, r24
     cf6:	0c c0       	rjmp	.+24     	; 0xd10 <Timer0_init+0xfe>
	} else if (Config_Ptr->mode == CTC) {
     cf8:	e9 81       	ldd	r30, Y+1	; 0x01
     cfa:	fa 81       	ldd	r31, Y+2	; 0x02
     cfc:	80 81       	ld	r24, Z
     cfe:	82 30       	cpi	r24, 0x02	; 2
     d00:	39 f4       	brne	.+14     	; 0xd10 <Timer0_init+0xfe>
		SET_BIT(TIMSK, OCIE0);
     d02:	a9 e5       	ldi	r26, 0x59	; 89
     d04:	b0 e0       	ldi	r27, 0x00	; 0
     d06:	e9 e5       	ldi	r30, 0x59	; 89
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	80 81       	ld	r24, Z
     d0c:	82 60       	ori	r24, 0x02	; 2
     d0e:	8c 93       	st	X, r24

	}
}
     d10:	0f 90       	pop	r0
     d12:	0f 90       	pop	r0
     d14:	cf 91       	pop	r28
     d16:	df 91       	pop	r29
     d18:	08 95       	ret

00000d1a <Timer0_DeInit>:

void Timer0_DeInit(void) {
     d1a:	df 93       	push	r29
     d1c:	cf 93       	push	r28
     d1e:	cd b7       	in	r28, 0x3d	; 61
     d20:	de b7       	in	r29, 0x3e	; 62
	/***********Timer0 Deinitialization**********/

	TCCR0 = 0;
     d22:	e3 e5       	ldi	r30, 0x53	; 83
     d24:	f0 e0       	ldi	r31, 0x00	; 0
     d26:	10 82       	st	Z, r1
	TCNT0 = 0;
     d28:	e2 e5       	ldi	r30, 0x52	; 82
     d2a:	f0 e0       	ldi	r31, 0x00	; 0
     d2c:	10 82       	st	Z, r1
	OCR0 = 0;
     d2e:	ec e5       	ldi	r30, 0x5C	; 92
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	10 82       	st	Z, r1

	TIMSK &= 0xFC;
     d34:	a9 e5       	ldi	r26, 0x59	; 89
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	e9 e5       	ldi	r30, 0x59	; 89
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	8c 7f       	andi	r24, 0xFC	; 252
     d40:	8c 93       	st	X, r24

}
     d42:	cf 91       	pop	r28
     d44:	df 91       	pop	r29
     d46:	08 95       	ret

00000d48 <Timer0_Delay>:

void Timer0_Delay(uint8 seconds) {
     d48:	df 93       	push	r29
     d4a:	cf 93       	push	r28
     d4c:	00 d0       	rcall	.+0      	; 0xd4e <Timer0_Delay+0x6>
     d4e:	00 d0       	rcall	.+0      	; 0xd50 <Timer0_Delay+0x8>
     d50:	cd b7       	in	r28, 0x3d	; 61
     d52:	de b7       	in	r29, 0x3e	; 62
     d54:	8c 83       	std	Y+4, r24	; 0x04
	uint8 count;
	TCNT0 = 0; // Set Timer0 initial value to 0
     d56:	e2 e5       	ldi	r30, 0x52	; 82
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	10 82       	st	Z, r1
	OCR0 = 245;
     d5c:	ec e5       	ldi	r30, 0x5C	; 92
     d5e:	f0 e0       	ldi	r31, 0x00	; 0
     d60:	85 ef       	ldi	r24, 0xF5	; 245
     d62:	80 83       	st	Z, r24
	/* Configure the timer control register
	 * 1. Non PWM mode FOC0=1
	 * 2. Comp Mode WGM01=1 & WGM00=0
	 * 3. clock = F_CPU/1024 CS00=1 CS01=0 CS02=1
	 */
	TCCR0 = (1 << FOC0) | (1 << WGM01) | (1 << CS02) | (1 << CS00);
     d64:	e3 e5       	ldi	r30, 0x53	; 83
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	8d e8       	ldi	r24, 0x8D	; 141
     d6a:	80 83       	st	Z, r24

	for (int i = 0; i < seconds; i++) {
     d6c:	1a 82       	std	Y+2, r1	; 0x02
     d6e:	19 82       	std	Y+1, r1	; 0x01
     d70:	1d c0       	rjmp	.+58     	; 0xdac <Timer0_Delay+0x64>

		for (count = 0; count < 32; count++) { // to stay for 1 second
     d72:	1b 82       	std	Y+3, r1	; 0x03
     d74:	13 c0       	rjmp	.+38     	; 0xd9c <Timer0_Delay+0x54>

			while (!(TIFR & (1 << OCF0)))
     d76:	e8 e5       	ldi	r30, 0x58	; 88
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	80 81       	ld	r24, Z
     d7c:	88 2f       	mov	r24, r24
     d7e:	90 e0       	ldi	r25, 0x00	; 0
     d80:	82 70       	andi	r24, 0x02	; 2
     d82:	90 70       	andi	r25, 0x00	; 0
     d84:	00 97       	sbiw	r24, 0x00	; 0
     d86:	b9 f3       	breq	.-18     	; 0xd76 <Timer0_Delay+0x2e>
				; // Wait until the Timer0 Overflow occurs (wait until TOV0 = 1)

			TIFR |= (1 << OCF0); // Clear TOV0 bit by set its value
     d88:	a8 e5       	ldi	r26, 0x58	; 88
     d8a:	b0 e0       	ldi	r27, 0x00	; 0
     d8c:	e8 e5       	ldi	r30, 0x58	; 88
     d8e:	f0 e0       	ldi	r31, 0x00	; 0
     d90:	80 81       	ld	r24, Z
     d92:	82 60       	ori	r24, 0x02	; 2
     d94:	8c 93       	st	X, r24
	 */
	TCCR0 = (1 << FOC0) | (1 << WGM01) | (1 << CS02) | (1 << CS00);

	for (int i = 0; i < seconds; i++) {

		for (count = 0; count < 32; count++) { // to stay for 1 second
     d96:	8b 81       	ldd	r24, Y+3	; 0x03
     d98:	8f 5f       	subi	r24, 0xFF	; 255
     d9a:	8b 83       	std	Y+3, r24	; 0x03
     d9c:	8b 81       	ldd	r24, Y+3	; 0x03
     d9e:	80 32       	cpi	r24, 0x20	; 32
     da0:	50 f3       	brcs	.-44     	; 0xd76 <Timer0_Delay+0x2e>
	 * 2. Comp Mode WGM01=1 & WGM00=0
	 * 3. clock = F_CPU/1024 CS00=1 CS01=0 CS02=1
	 */
	TCCR0 = (1 << FOC0) | (1 << WGM01) | (1 << CS02) | (1 << CS00);

	for (int i = 0; i < seconds; i++) {
     da2:	89 81       	ldd	r24, Y+1	; 0x01
     da4:	9a 81       	ldd	r25, Y+2	; 0x02
     da6:	01 96       	adiw	r24, 0x01	; 1
     da8:	9a 83       	std	Y+2, r25	; 0x02
     daa:	89 83       	std	Y+1, r24	; 0x01
     dac:	8c 81       	ldd	r24, Y+4	; 0x04
     dae:	28 2f       	mov	r18, r24
     db0:	30 e0       	ldi	r19, 0x00	; 0
     db2:	89 81       	ldd	r24, Y+1	; 0x01
     db4:	9a 81       	ldd	r25, Y+2	; 0x02
     db6:	82 17       	cp	r24, r18
     db8:	93 07       	cpc	r25, r19
     dba:	dc f2       	brlt	.-74     	; 0xd72 <Timer0_Delay+0x2a>

			TIFR |= (1 << OCF0); // Clear TOV0 bit by set its value

		}
	}
}
     dbc:	0f 90       	pop	r0
     dbe:	0f 90       	pop	r0
     dc0:	0f 90       	pop	r0
     dc2:	0f 90       	pop	r0
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	08 95       	ret

00000dca <Timer0_setCallBack>:

void Timer0_setCallBack(void (*a_ptr)(void)) {
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <Timer0_setCallBack+0x6>
     dd0:	cd b7       	in	r28, 0x3d	; 61
     dd2:	de b7       	in	r29, 0x3e	; 62
     dd4:	9a 83       	std	Y+2, r25	; 0x02
     dd6:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
     dd8:	89 81       	ldd	r24, Y+1	; 0x01
     dda:	9a 81       	ldd	r25, Y+2	; 0x02
     ddc:	90 93 7b 00 	sts	0x007B, r25
     de0:	80 93 7a 00 	sts	0x007A, r24
}
     de4:	0f 90       	pop	r0
     de6:	0f 90       	pop	r0
     de8:	cf 91       	pop	r28
     dea:	df 91       	pop	r29
     dec:	08 95       	ret

00000dee <Buzzer_init>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

void Buzzer_init(void){
     dee:	df 93       	push	r29
     df0:	cf 93       	push	r28
     df2:	cd b7       	in	r28, 0x3d	; 61
     df4:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(PORTA_ID,PIN0_ID,PIN_OUTPUT);
     df6:	80 e0       	ldi	r24, 0x00	; 0
     df8:	60 e0       	ldi	r22, 0x00	; 0
     dfa:	41 e0       	ldi	r20, 0x01	; 1
     dfc:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
     e00:	80 e0       	ldi	r24, 0x00	; 0
     e02:	60 e0       	ldi	r22, 0x00	; 0
     e04:	40 e0       	ldi	r20, 0x00	; 0
     e06:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>
}
     e0a:	cf 91       	pop	r28
     e0c:	df 91       	pop	r29
     e0e:	08 95       	ret

00000e10 <Buzzer_on>:

void Buzzer_on(void){ //function to turn on the buzzer
     e10:	df 93       	push	r29
     e12:	cf 93       	push	r28
     e14:	cd b7       	in	r28, 0x3d	; 61
     e16:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_HIGH);
     e18:	80 e0       	ldi	r24, 0x00	; 0
     e1a:	60 e0       	ldi	r22, 0x00	; 0
     e1c:	41 e0       	ldi	r20, 0x01	; 1
     e1e:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>

}
     e22:	cf 91       	pop	r28
     e24:	df 91       	pop	r29
     e26:	08 95       	ret

00000e28 <Buzzer_off>:

void Buzzer_off(void){ //function to turn off the buzzer
     e28:	df 93       	push	r29
     e2a:	cf 93       	push	r28
     e2c:	cd b7       	in	r28, 0x3d	; 61
     e2e:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
     e30:	80 e0       	ldi	r24, 0x00	; 0
     e32:	60 e0       	ldi	r22, 0x00	; 0
     e34:	40 e0       	ldi	r20, 0x00	; 0
     e36:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>

}
     e3a:	cf 91       	pop	r28
     e3c:	df 91       	pop	r29
     e3e:	08 95       	ret

00000e40 <init>:
uint8 Pass_Recieved[PASS_SIZE];
uint8 Pass_From_EEPROM[PASS_SIZE];

/* Description:  Initialization of motor,buzzer,I2C, UART,Timer0 */

void init(void) {
     e40:	df 93       	push	r29
     e42:	cf 93       	push	r28
     e44:	cd b7       	in	r28, 0x3d	; 61
     e46:	de b7       	in	r29, 0x3e	; 62
     e48:	a0 97       	sbiw	r28, 0x20	; 32
     e4a:	0f b6       	in	r0, 0x3f	; 63
     e4c:	f8 94       	cli
     e4e:	de bf       	out	0x3e, r29	; 62
     e50:	0f be       	out	0x3f, r0	; 63
     e52:	cd bf       	out	0x3d, r28	; 61
	/* Description: Initialization of LCD, UART,Timer0 */
	UART_Config config= { DISABLED, ONE, EIGHT, 9600 };
     e54:	ce 01       	movw	r24, r28
     e56:	01 96       	adiw	r24, 0x01	; 1
     e58:	9b 8b       	std	Y+19, r25	; 0x13
     e5a:	8a 8b       	std	Y+18, r24	; 0x12
     e5c:	e2 e7       	ldi	r30, 0x72	; 114
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	fd 8b       	std	Y+21, r31	; 0x15
     e62:	ec 8b       	std	Y+20, r30	; 0x14
     e64:	f7 e0       	ldi	r31, 0x07	; 7
     e66:	fe 8b       	std	Y+22, r31	; 0x16
     e68:	ec 89       	ldd	r30, Y+20	; 0x14
     e6a:	fd 89       	ldd	r31, Y+21	; 0x15
     e6c:	00 80       	ld	r0, Z
     e6e:	8c 89       	ldd	r24, Y+20	; 0x14
     e70:	9d 89       	ldd	r25, Y+21	; 0x15
     e72:	01 96       	adiw	r24, 0x01	; 1
     e74:	9d 8b       	std	Y+21, r25	; 0x15
     e76:	8c 8b       	std	Y+20, r24	; 0x14
     e78:	ea 89       	ldd	r30, Y+18	; 0x12
     e7a:	fb 89       	ldd	r31, Y+19	; 0x13
     e7c:	00 82       	st	Z, r0
     e7e:	8a 89       	ldd	r24, Y+18	; 0x12
     e80:	9b 89       	ldd	r25, Y+19	; 0x13
     e82:	01 96       	adiw	r24, 0x01	; 1
     e84:	9b 8b       	std	Y+19, r25	; 0x13
     e86:	8a 8b       	std	Y+18, r24	; 0x12
     e88:	9e 89       	ldd	r25, Y+22	; 0x16
     e8a:	91 50       	subi	r25, 0x01	; 1
     e8c:	9e 8b       	std	Y+22, r25	; 0x16
     e8e:	ee 89       	ldd	r30, Y+22	; 0x16
     e90:	ee 23       	and	r30, r30
     e92:	51 f7       	brne	.-44     	; 0xe68 <init+0x28>
	UART_init(&config);
     e94:	ce 01       	movw	r24, r28
     e96:	01 96       	adiw	r24, 0x01	; 1
     e98:	0e 94 b5 0f 	call	0x1f6a	; 0x1f6a <UART_init>

	I2C_Config configr = { 400000, 0x01 };
     e9c:	ce 01       	movw	r24, r28
     e9e:	08 96       	adiw	r24, 0x08	; 8
     ea0:	98 8f       	std	Y+24, r25	; 0x18
     ea2:	8f 8b       	std	Y+23, r24	; 0x17
     ea4:	ed e6       	ldi	r30, 0x6D	; 109
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	fa 8f       	std	Y+26, r31	; 0x1a
     eaa:	e9 8f       	std	Y+25, r30	; 0x19
     eac:	f5 e0       	ldi	r31, 0x05	; 5
     eae:	fb 8f       	std	Y+27, r31	; 0x1b
     eb0:	e9 8d       	ldd	r30, Y+25	; 0x19
     eb2:	fa 8d       	ldd	r31, Y+26	; 0x1a
     eb4:	00 80       	ld	r0, Z
     eb6:	89 8d       	ldd	r24, Y+25	; 0x19
     eb8:	9a 8d       	ldd	r25, Y+26	; 0x1a
     eba:	01 96       	adiw	r24, 0x01	; 1
     ebc:	9a 8f       	std	Y+26, r25	; 0x1a
     ebe:	89 8f       	std	Y+25, r24	; 0x19
     ec0:	ef 89       	ldd	r30, Y+23	; 0x17
     ec2:	f8 8d       	ldd	r31, Y+24	; 0x18
     ec4:	00 82       	st	Z, r0
     ec6:	8f 89       	ldd	r24, Y+23	; 0x17
     ec8:	98 8d       	ldd	r25, Y+24	; 0x18
     eca:	01 96       	adiw	r24, 0x01	; 1
     ecc:	98 8f       	std	Y+24, r25	; 0x18
     ece:	8f 8b       	std	Y+23, r24	; 0x17
     ed0:	9b 8d       	ldd	r25, Y+27	; 0x1b
     ed2:	91 50       	subi	r25, 0x01	; 1
     ed4:	9b 8f       	std	Y+27, r25	; 0x1b
     ed6:	eb 8d       	ldd	r30, Y+27	; 0x1b
     ed8:	ee 23       	and	r30, r30
     eda:	51 f7       	brne	.-44     	; 0xeb0 <init+0x70>
	TWI_init(&configr);
     edc:	ce 01       	movw	r24, r28
     ede:	08 96       	adiw	r24, 0x08	; 8
     ee0:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <TWI_init>

	DcMotor_Init();
     ee4:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <DcMotor_Init>

	Timer_config configur={NORMAL,F1024,0,0};
     ee8:	ce 01       	movw	r24, r28
     eea:	0d 96       	adiw	r24, 0x0d	; 13
     eec:	9d 8f       	std	Y+29, r25	; 0x1d
     eee:	8c 8f       	std	Y+28, r24	; 0x1c
     ef0:	e8 e6       	ldi	r30, 0x68	; 104
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	ff 8f       	std	Y+31, r31	; 0x1f
     ef6:	ee 8f       	std	Y+30, r30	; 0x1e
     ef8:	f5 e0       	ldi	r31, 0x05	; 5
     efa:	f8 a3       	std	Y+32, r31	; 0x20
     efc:	ee 8d       	ldd	r30, Y+30	; 0x1e
     efe:	ff 8d       	ldd	r31, Y+31	; 0x1f
     f00:	00 80       	ld	r0, Z
     f02:	8e 8d       	ldd	r24, Y+30	; 0x1e
     f04:	9f 8d       	ldd	r25, Y+31	; 0x1f
     f06:	01 96       	adiw	r24, 0x01	; 1
     f08:	9f 8f       	std	Y+31, r25	; 0x1f
     f0a:	8e 8f       	std	Y+30, r24	; 0x1e
     f0c:	ec 8d       	ldd	r30, Y+28	; 0x1c
     f0e:	fd 8d       	ldd	r31, Y+29	; 0x1d
     f10:	00 82       	st	Z, r0
     f12:	8c 8d       	ldd	r24, Y+28	; 0x1c
     f14:	9d 8d       	ldd	r25, Y+29	; 0x1d
     f16:	01 96       	adiw	r24, 0x01	; 1
     f18:	9d 8f       	std	Y+29, r25	; 0x1d
     f1a:	8c 8f       	std	Y+28, r24	; 0x1c
     f1c:	98 a1       	ldd	r25, Y+32	; 0x20
     f1e:	91 50       	subi	r25, 0x01	; 1
     f20:	98 a3       	std	Y+32, r25	; 0x20
     f22:	e8 a1       	ldd	r30, Y+32	; 0x20
     f24:	ee 23       	and	r30, r30
     f26:	51 f7       	brne	.-44     	; 0xefc <init+0xbc>
	Timer0_init(&configur);
     f28:	ce 01       	movw	r24, r28
     f2a:	0d 96       	adiw	r24, 0x0d	; 13
     f2c:	0e 94 09 06 	call	0xc12	; 0xc12 <Timer0_init>

	Buzzer_init();
     f30:	0e 94 f7 06 	call	0xdee	; 0xdee <Buzzer_init>
}
     f34:	a0 96       	adiw	r28, 0x20	; 32
     f36:	0f b6       	in	r0, 0x3f	; 63
     f38:	f8 94       	cli
     f3a:	de bf       	out	0x3e, r29	; 62
     f3c:	0f be       	out	0x3f, r0	; 63
     f3e:	cd bf       	out	0x3d, r28	; 61
     f40:	cf 91       	pop	r28
     f42:	df 91       	pop	r29
     f44:	08 95       	ret

00000f46 <receive_pass>:

/* Description: This function receives pass and saves it in the EEPROM */
void receive_pass(void) {
     f46:	0f 93       	push	r16
     f48:	1f 93       	push	r17
     f4a:	df 93       	push	r29
     f4c:	cf 93       	push	r28
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
     f52:	6d 97       	sbiw	r28, 0x1d	; 29
     f54:	0f b6       	in	r0, 0x3f	; 63
     f56:	f8 94       	cli
     f58:	de bf       	out	0x3e, r29	; 62
     f5a:	0f be       	out	0x3f, r0	; 63
     f5c:	cd bf       	out	0x3d, r28	; 61
	uint8 i;
	for (i = 0; i < PASS_SIZE; i++) {
     f5e:	1d 8e       	std	Y+29, r1	; 0x1d
     f60:	7e c0       	rjmp	.+252    	; 0x105e <receive_pass+0x118>
		Pass_To_Save[i] = UART_recieveByte();
     f62:	8d 8d       	ldd	r24, Y+29	; 0x1d
     f64:	08 2f       	mov	r16, r24
     f66:	10 e0       	ldi	r17, 0x00	; 0
     f68:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <UART_recieveByte>
     f6c:	f8 01       	movw	r30, r16
     f6e:	ea 57       	subi	r30, 0x7A	; 122
     f70:	ff 4f       	sbci	r31, 0xFF	; 255
     f72:	80 83       	st	Z, r24
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	a0 e2       	ldi	r26, 0x20	; 32
     f7a:	b1 e4       	ldi	r27, 0x41	; 65
     f7c:	89 8f       	std	Y+25, r24	; 0x19
     f7e:	9a 8f       	std	Y+26, r25	; 0x1a
     f80:	ab 8f       	std	Y+27, r26	; 0x1b
     f82:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f84:	69 8d       	ldd	r22, Y+25	; 0x19
     f86:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f88:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f8a:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f8c:	20 e0       	ldi	r18, 0x00	; 0
     f8e:	30 e0       	ldi	r19, 0x00	; 0
     f90:	4a ef       	ldi	r20, 0xFA	; 250
     f92:	54 e4       	ldi	r21, 0x44	; 68
     f94:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f98:	dc 01       	movw	r26, r24
     f9a:	cb 01       	movw	r24, r22
     f9c:	8d 8b       	std	Y+21, r24	; 0x15
     f9e:	9e 8b       	std	Y+22, r25	; 0x16
     fa0:	af 8b       	std	Y+23, r26	; 0x17
     fa2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     fa4:	6d 89       	ldd	r22, Y+21	; 0x15
     fa6:	7e 89       	ldd	r23, Y+22	; 0x16
     fa8:	8f 89       	ldd	r24, Y+23	; 0x17
     faa:	98 8d       	ldd	r25, Y+24	; 0x18
     fac:	20 e0       	ldi	r18, 0x00	; 0
     fae:	30 e0       	ldi	r19, 0x00	; 0
     fb0:	40 e8       	ldi	r20, 0x80	; 128
     fb2:	5f e3       	ldi	r21, 0x3F	; 63
     fb4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     fb8:	88 23       	and	r24, r24
     fba:	2c f4       	brge	.+10     	; 0xfc6 <receive_pass+0x80>
		__ticks = 1;
     fbc:	81 e0       	ldi	r24, 0x01	; 1
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	9c 8b       	std	Y+20, r25	; 0x14
     fc2:	8b 8b       	std	Y+19, r24	; 0x13
     fc4:	3f c0       	rjmp	.+126    	; 0x1044 <receive_pass+0xfe>
	else if (__tmp > 65535)
     fc6:	6d 89       	ldd	r22, Y+21	; 0x15
     fc8:	7e 89       	ldd	r23, Y+22	; 0x16
     fca:	8f 89       	ldd	r24, Y+23	; 0x17
     fcc:	98 8d       	ldd	r25, Y+24	; 0x18
     fce:	20 e0       	ldi	r18, 0x00	; 0
     fd0:	3f ef       	ldi	r19, 0xFF	; 255
     fd2:	4f e7       	ldi	r20, 0x7F	; 127
     fd4:	57 e4       	ldi	r21, 0x47	; 71
     fd6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     fda:	18 16       	cp	r1, r24
     fdc:	4c f5       	brge	.+82     	; 0x1030 <receive_pass+0xea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fde:	69 8d       	ldd	r22, Y+25	; 0x19
     fe0:	7a 8d       	ldd	r23, Y+26	; 0x1a
     fe2:	8b 8d       	ldd	r24, Y+27	; 0x1b
     fe4:	9c 8d       	ldd	r25, Y+28	; 0x1c
     fe6:	20 e0       	ldi	r18, 0x00	; 0
     fe8:	30 e0       	ldi	r19, 0x00	; 0
     fea:	40 e2       	ldi	r20, 0x20	; 32
     fec:	51 e4       	ldi	r21, 0x41	; 65
     fee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ff2:	dc 01       	movw	r26, r24
     ff4:	cb 01       	movw	r24, r22
     ff6:	bc 01       	movw	r22, r24
     ff8:	cd 01       	movw	r24, r26
     ffa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ffe:	dc 01       	movw	r26, r24
    1000:	cb 01       	movw	r24, r22
    1002:	9c 8b       	std	Y+20, r25	; 0x14
    1004:	8b 8b       	std	Y+19, r24	; 0x13
    1006:	0f c0       	rjmp	.+30     	; 0x1026 <receive_pass+0xe0>
    1008:	88 ec       	ldi	r24, 0xC8	; 200
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	9a 8b       	std	Y+18, r25	; 0x12
    100e:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1010:	89 89       	ldd	r24, Y+17	; 0x11
    1012:	9a 89       	ldd	r25, Y+18	; 0x12
    1014:	01 97       	sbiw	r24, 0x01	; 1
    1016:	f1 f7       	brne	.-4      	; 0x1014 <receive_pass+0xce>
    1018:	9a 8b       	std	Y+18, r25	; 0x12
    101a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    101c:	8b 89       	ldd	r24, Y+19	; 0x13
    101e:	9c 89       	ldd	r25, Y+20	; 0x14
    1020:	01 97       	sbiw	r24, 0x01	; 1
    1022:	9c 8b       	std	Y+20, r25	; 0x14
    1024:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1026:	8b 89       	ldd	r24, Y+19	; 0x13
    1028:	9c 89       	ldd	r25, Y+20	; 0x14
    102a:	00 97       	sbiw	r24, 0x00	; 0
    102c:	69 f7       	brne	.-38     	; 0x1008 <receive_pass+0xc2>
    102e:	14 c0       	rjmp	.+40     	; 0x1058 <receive_pass+0x112>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1030:	6d 89       	ldd	r22, Y+21	; 0x15
    1032:	7e 89       	ldd	r23, Y+22	; 0x16
    1034:	8f 89       	ldd	r24, Y+23	; 0x17
    1036:	98 8d       	ldd	r25, Y+24	; 0x18
    1038:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    103c:	dc 01       	movw	r26, r24
    103e:	cb 01       	movw	r24, r22
    1040:	9c 8b       	std	Y+20, r25	; 0x14
    1042:	8b 8b       	std	Y+19, r24	; 0x13
    1044:	8b 89       	ldd	r24, Y+19	; 0x13
    1046:	9c 89       	ldd	r25, Y+20	; 0x14
    1048:	98 8b       	std	Y+16, r25	; 0x10
    104a:	8f 87       	std	Y+15, r24	; 0x0f
    104c:	8f 85       	ldd	r24, Y+15	; 0x0f
    104e:	98 89       	ldd	r25, Y+16	; 0x10
    1050:	01 97       	sbiw	r24, 0x01	; 1
    1052:	f1 f7       	brne	.-4      	; 0x1050 <receive_pass+0x10a>
    1054:	98 8b       	std	Y+16, r25	; 0x10
    1056:	8f 87       	std	Y+15, r24	; 0x0f
}

/* Description: This function receives pass and saves it in the EEPROM */
void receive_pass(void) {
	uint8 i;
	for (i = 0; i < PASS_SIZE; i++) {
    1058:	8d 8d       	ldd	r24, Y+29	; 0x1d
    105a:	8f 5f       	subi	r24, 0xFF	; 255
    105c:	8d 8f       	std	Y+29, r24	; 0x1d
    105e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1060:	85 30       	cpi	r24, 0x05	; 5
    1062:	08 f4       	brcc	.+2      	; 0x1066 <receive_pass+0x120>
    1064:	7e cf       	rjmp	.-260    	; 0xf62 <receive_pass+0x1c>
		Pass_To_Save[i] = UART_recieveByte();
		_delay_ms(10);
	}
	for (i = 0; i < PASS_SIZE; i++) {
    1066:	1d 8e       	std	Y+29, r1	; 0x1d
    1068:	83 c0       	rjmp	.+262    	; 0x1170 <receive_pass+0x22a>
		EEPROM_writeByte(i, Pass_To_Save[i]);
    106a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    106c:	48 2f       	mov	r20, r24
    106e:	50 e0       	ldi	r21, 0x00	; 0
    1070:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1072:	88 2f       	mov	r24, r24
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	fc 01       	movw	r30, r24
    1078:	ea 57       	subi	r30, 0x7A	; 122
    107a:	ff 4f       	sbci	r31, 0xFF	; 255
    107c:	20 81       	ld	r18, Z
    107e:	ca 01       	movw	r24, r20
    1080:	62 2f       	mov	r22, r18
    1082:	0e 94 36 0b 	call	0x166c	; 0x166c <EEPROM_writeByte>
    1086:	80 e0       	ldi	r24, 0x00	; 0
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	a0 e2       	ldi	r26, 0x20	; 32
    108c:	b1 e4       	ldi	r27, 0x41	; 65
    108e:	8b 87       	std	Y+11, r24	; 0x0b
    1090:	9c 87       	std	Y+12, r25	; 0x0c
    1092:	ad 87       	std	Y+13, r26	; 0x0d
    1094:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1096:	6b 85       	ldd	r22, Y+11	; 0x0b
    1098:	7c 85       	ldd	r23, Y+12	; 0x0c
    109a:	8d 85       	ldd	r24, Y+13	; 0x0d
    109c:	9e 85       	ldd	r25, Y+14	; 0x0e
    109e:	20 e0       	ldi	r18, 0x00	; 0
    10a0:	30 e0       	ldi	r19, 0x00	; 0
    10a2:	4a ef       	ldi	r20, 0xFA	; 250
    10a4:	54 e4       	ldi	r21, 0x44	; 68
    10a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10aa:	dc 01       	movw	r26, r24
    10ac:	cb 01       	movw	r24, r22
    10ae:	8f 83       	std	Y+7, r24	; 0x07
    10b0:	98 87       	std	Y+8, r25	; 0x08
    10b2:	a9 87       	std	Y+9, r26	; 0x09
    10b4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    10b6:	6f 81       	ldd	r22, Y+7	; 0x07
    10b8:	78 85       	ldd	r23, Y+8	; 0x08
    10ba:	89 85       	ldd	r24, Y+9	; 0x09
    10bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    10be:	20 e0       	ldi	r18, 0x00	; 0
    10c0:	30 e0       	ldi	r19, 0x00	; 0
    10c2:	40 e8       	ldi	r20, 0x80	; 128
    10c4:	5f e3       	ldi	r21, 0x3F	; 63
    10c6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10ca:	88 23       	and	r24, r24
    10cc:	2c f4       	brge	.+10     	; 0x10d8 <receive_pass+0x192>
		__ticks = 1;
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	9e 83       	std	Y+6, r25	; 0x06
    10d4:	8d 83       	std	Y+5, r24	; 0x05
    10d6:	3f c0       	rjmp	.+126    	; 0x1156 <receive_pass+0x210>
	else if (__tmp > 65535)
    10d8:	6f 81       	ldd	r22, Y+7	; 0x07
    10da:	78 85       	ldd	r23, Y+8	; 0x08
    10dc:	89 85       	ldd	r24, Y+9	; 0x09
    10de:	9a 85       	ldd	r25, Y+10	; 0x0a
    10e0:	20 e0       	ldi	r18, 0x00	; 0
    10e2:	3f ef       	ldi	r19, 0xFF	; 255
    10e4:	4f e7       	ldi	r20, 0x7F	; 127
    10e6:	57 e4       	ldi	r21, 0x47	; 71
    10e8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    10ec:	18 16       	cp	r1, r24
    10ee:	4c f5       	brge	.+82     	; 0x1142 <receive_pass+0x1fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    10f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    10f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    10f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    10f8:	20 e0       	ldi	r18, 0x00	; 0
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	40 e2       	ldi	r20, 0x20	; 32
    10fe:	51 e4       	ldi	r21, 0x41	; 65
    1100:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1104:	dc 01       	movw	r26, r24
    1106:	cb 01       	movw	r24, r22
    1108:	bc 01       	movw	r22, r24
    110a:	cd 01       	movw	r24, r26
    110c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1110:	dc 01       	movw	r26, r24
    1112:	cb 01       	movw	r24, r22
    1114:	9e 83       	std	Y+6, r25	; 0x06
    1116:	8d 83       	std	Y+5, r24	; 0x05
    1118:	0f c0       	rjmp	.+30     	; 0x1138 <receive_pass+0x1f2>
    111a:	88 ec       	ldi	r24, 0xC8	; 200
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	9c 83       	std	Y+4, r25	; 0x04
    1120:	8b 83       	std	Y+3, r24	; 0x03
    1122:	8b 81       	ldd	r24, Y+3	; 0x03
    1124:	9c 81       	ldd	r25, Y+4	; 0x04
    1126:	01 97       	sbiw	r24, 0x01	; 1
    1128:	f1 f7       	brne	.-4      	; 0x1126 <receive_pass+0x1e0>
    112a:	9c 83       	std	Y+4, r25	; 0x04
    112c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    112e:	8d 81       	ldd	r24, Y+5	; 0x05
    1130:	9e 81       	ldd	r25, Y+6	; 0x06
    1132:	01 97       	sbiw	r24, 0x01	; 1
    1134:	9e 83       	std	Y+6, r25	; 0x06
    1136:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1138:	8d 81       	ldd	r24, Y+5	; 0x05
    113a:	9e 81       	ldd	r25, Y+6	; 0x06
    113c:	00 97       	sbiw	r24, 0x00	; 0
    113e:	69 f7       	brne	.-38     	; 0x111a <receive_pass+0x1d4>
    1140:	14 c0       	rjmp	.+40     	; 0x116a <receive_pass+0x224>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1142:	6f 81       	ldd	r22, Y+7	; 0x07
    1144:	78 85       	ldd	r23, Y+8	; 0x08
    1146:	89 85       	ldd	r24, Y+9	; 0x09
    1148:	9a 85       	ldd	r25, Y+10	; 0x0a
    114a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    114e:	dc 01       	movw	r26, r24
    1150:	cb 01       	movw	r24, r22
    1152:	9e 83       	std	Y+6, r25	; 0x06
    1154:	8d 83       	std	Y+5, r24	; 0x05
    1156:	8d 81       	ldd	r24, Y+5	; 0x05
    1158:	9e 81       	ldd	r25, Y+6	; 0x06
    115a:	9a 83       	std	Y+2, r25	; 0x02
    115c:	89 83       	std	Y+1, r24	; 0x01
    115e:	89 81       	ldd	r24, Y+1	; 0x01
    1160:	9a 81       	ldd	r25, Y+2	; 0x02
    1162:	01 97       	sbiw	r24, 0x01	; 1
    1164:	f1 f7       	brne	.-4      	; 0x1162 <receive_pass+0x21c>
    1166:	9a 83       	std	Y+2, r25	; 0x02
    1168:	89 83       	std	Y+1, r24	; 0x01
	uint8 i;
	for (i = 0; i < PASS_SIZE; i++) {
		Pass_To_Save[i] = UART_recieveByte();
		_delay_ms(10);
	}
	for (i = 0; i < PASS_SIZE; i++) {
    116a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    116c:	8f 5f       	subi	r24, 0xFF	; 255
    116e:	8d 8f       	std	Y+29, r24	; 0x1d
    1170:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1172:	85 30       	cpi	r24, 0x05	; 5
    1174:	08 f4       	brcc	.+2      	; 0x1178 <receive_pass+0x232>
    1176:	79 cf       	rjmp	.-270    	; 0x106a <receive_pass+0x124>
		EEPROM_writeByte(i, Pass_To_Save[i]);
		_delay_ms(10);
	}
}
    1178:	6d 96       	adiw	r28, 0x1d	; 29
    117a:	0f b6       	in	r0, 0x3f	; 63
    117c:	f8 94       	cli
    117e:	de bf       	out	0x3e, r29	; 62
    1180:	0f be       	out	0x3f, r0	; 63
    1182:	cd bf       	out	0x3d, r28	; 61
    1184:	cf 91       	pop	r28
    1186:	df 91       	pop	r29
    1188:	1f 91       	pop	r17
    118a:	0f 91       	pop	r16
    118c:	08 95       	ret

0000118e <check_pass>:
/* Description: this function checks the password received from
 * the first ECU with the one saved in the EEPROM and sends
 * signal to the first ECU whether it's correct or
 * incorrect
 */
	void check_pass(void) {
    118e:	0f 93       	push	r16
    1190:	1f 93       	push	r17
    1192:	df 93       	push	r29
    1194:	cf 93       	push	r28
    1196:	cd b7       	in	r28, 0x3d	; 61
    1198:	de b7       	in	r29, 0x3e	; 62
    119a:	6e 97       	sbiw	r28, 0x1e	; 30
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	f8 94       	cli
    11a0:	de bf       	out	0x3e, r29	; 62
    11a2:	0f be       	out	0x3f, r0	; 63
    11a4:	cd bf       	out	0x3d, r28	; 61
		uint8 i;
		uint8 check=0;
    11a6:	1d 8e       	std	Y+29, r1	; 0x1d

		for (i = 0; i < PASS_SIZE; i++) {
    11a8:	1e 8e       	std	Y+30, r1	; 0x1e
    11aa:	7e c0       	rjmp	.+252    	; 0x12a8 <check_pass+0x11a>
			Pass_Recieved[i] = UART_recieveByte();
    11ac:	8e 8d       	ldd	r24, Y+30	; 0x1e
    11ae:	08 2f       	mov	r16, r24
    11b0:	10 e0       	ldi	r17, 0x00	; 0
    11b2:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <UART_recieveByte>
    11b6:	f8 01       	movw	r30, r16
    11b8:	ef 57       	subi	r30, 0x7F	; 127
    11ba:	ff 4f       	sbci	r31, 0xFF	; 255
    11bc:	80 83       	st	Z, r24
    11be:	80 e0       	ldi	r24, 0x00	; 0
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	a0 e2       	ldi	r26, 0x20	; 32
    11c4:	b1 e4       	ldi	r27, 0x41	; 65
    11c6:	89 8f       	std	Y+25, r24	; 0x19
    11c8:	9a 8f       	std	Y+26, r25	; 0x1a
    11ca:	ab 8f       	std	Y+27, r26	; 0x1b
    11cc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11ce:	69 8d       	ldd	r22, Y+25	; 0x19
    11d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    11d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    11d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    11d6:	20 e0       	ldi	r18, 0x00	; 0
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	4a ef       	ldi	r20, 0xFA	; 250
    11dc:	54 e4       	ldi	r21, 0x44	; 68
    11de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11e2:	dc 01       	movw	r26, r24
    11e4:	cb 01       	movw	r24, r22
    11e6:	8d 8b       	std	Y+21, r24	; 0x15
    11e8:	9e 8b       	std	Y+22, r25	; 0x16
    11ea:	af 8b       	std	Y+23, r26	; 0x17
    11ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    11ee:	6d 89       	ldd	r22, Y+21	; 0x15
    11f0:	7e 89       	ldd	r23, Y+22	; 0x16
    11f2:	8f 89       	ldd	r24, Y+23	; 0x17
    11f4:	98 8d       	ldd	r25, Y+24	; 0x18
    11f6:	20 e0       	ldi	r18, 0x00	; 0
    11f8:	30 e0       	ldi	r19, 0x00	; 0
    11fa:	40 e8       	ldi	r20, 0x80	; 128
    11fc:	5f e3       	ldi	r21, 0x3F	; 63
    11fe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1202:	88 23       	and	r24, r24
    1204:	2c f4       	brge	.+10     	; 0x1210 <check_pass+0x82>
		__ticks = 1;
    1206:	81 e0       	ldi	r24, 0x01	; 1
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	9c 8b       	std	Y+20, r25	; 0x14
    120c:	8b 8b       	std	Y+19, r24	; 0x13
    120e:	3f c0       	rjmp	.+126    	; 0x128e <check_pass+0x100>
	else if (__tmp > 65535)
    1210:	6d 89       	ldd	r22, Y+21	; 0x15
    1212:	7e 89       	ldd	r23, Y+22	; 0x16
    1214:	8f 89       	ldd	r24, Y+23	; 0x17
    1216:	98 8d       	ldd	r25, Y+24	; 0x18
    1218:	20 e0       	ldi	r18, 0x00	; 0
    121a:	3f ef       	ldi	r19, 0xFF	; 255
    121c:	4f e7       	ldi	r20, 0x7F	; 127
    121e:	57 e4       	ldi	r21, 0x47	; 71
    1220:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1224:	18 16       	cp	r1, r24
    1226:	4c f5       	brge	.+82     	; 0x127a <check_pass+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1228:	69 8d       	ldd	r22, Y+25	; 0x19
    122a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    122c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    122e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1230:	20 e0       	ldi	r18, 0x00	; 0
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	40 e2       	ldi	r20, 0x20	; 32
    1236:	51 e4       	ldi	r21, 0x41	; 65
    1238:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    123c:	dc 01       	movw	r26, r24
    123e:	cb 01       	movw	r24, r22
    1240:	bc 01       	movw	r22, r24
    1242:	cd 01       	movw	r24, r26
    1244:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1248:	dc 01       	movw	r26, r24
    124a:	cb 01       	movw	r24, r22
    124c:	9c 8b       	std	Y+20, r25	; 0x14
    124e:	8b 8b       	std	Y+19, r24	; 0x13
    1250:	0f c0       	rjmp	.+30     	; 0x1270 <check_pass+0xe2>
    1252:	88 ec       	ldi	r24, 0xC8	; 200
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	9a 8b       	std	Y+18, r25	; 0x12
    1258:	89 8b       	std	Y+17, r24	; 0x11
    125a:	89 89       	ldd	r24, Y+17	; 0x11
    125c:	9a 89       	ldd	r25, Y+18	; 0x12
    125e:	01 97       	sbiw	r24, 0x01	; 1
    1260:	f1 f7       	brne	.-4      	; 0x125e <check_pass+0xd0>
    1262:	9a 8b       	std	Y+18, r25	; 0x12
    1264:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1266:	8b 89       	ldd	r24, Y+19	; 0x13
    1268:	9c 89       	ldd	r25, Y+20	; 0x14
    126a:	01 97       	sbiw	r24, 0x01	; 1
    126c:	9c 8b       	std	Y+20, r25	; 0x14
    126e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1270:	8b 89       	ldd	r24, Y+19	; 0x13
    1272:	9c 89       	ldd	r25, Y+20	; 0x14
    1274:	00 97       	sbiw	r24, 0x00	; 0
    1276:	69 f7       	brne	.-38     	; 0x1252 <check_pass+0xc4>
    1278:	14 c0       	rjmp	.+40     	; 0x12a2 <check_pass+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    127a:	6d 89       	ldd	r22, Y+21	; 0x15
    127c:	7e 89       	ldd	r23, Y+22	; 0x16
    127e:	8f 89       	ldd	r24, Y+23	; 0x17
    1280:	98 8d       	ldd	r25, Y+24	; 0x18
    1282:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1286:	dc 01       	movw	r26, r24
    1288:	cb 01       	movw	r24, r22
    128a:	9c 8b       	std	Y+20, r25	; 0x14
    128c:	8b 8b       	std	Y+19, r24	; 0x13
    128e:	8b 89       	ldd	r24, Y+19	; 0x13
    1290:	9c 89       	ldd	r25, Y+20	; 0x14
    1292:	98 8b       	std	Y+16, r25	; 0x10
    1294:	8f 87       	std	Y+15, r24	; 0x0f
    1296:	8f 85       	ldd	r24, Y+15	; 0x0f
    1298:	98 89       	ldd	r25, Y+16	; 0x10
    129a:	01 97       	sbiw	r24, 0x01	; 1
    129c:	f1 f7       	brne	.-4      	; 0x129a <check_pass+0x10c>
    129e:	98 8b       	std	Y+16, r25	; 0x10
    12a0:	8f 87       	std	Y+15, r24	; 0x0f
 */
	void check_pass(void) {
		uint8 i;
		uint8 check=0;

		for (i = 0; i < PASS_SIZE; i++) {
    12a2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    12a4:	8f 5f       	subi	r24, 0xFF	; 255
    12a6:	8e 8f       	std	Y+30, r24	; 0x1e
    12a8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    12aa:	85 30       	cpi	r24, 0x05	; 5
    12ac:	08 f4       	brcc	.+2      	; 0x12b0 <check_pass+0x122>
    12ae:	7e cf       	rjmp	.-260    	; 0x11ac <check_pass+0x1e>
			Pass_Recieved[i] = UART_recieveByte();
			_delay_ms(10);
		}
		for (i = 0; i < PASS_SIZE; i++) {
    12b0:	1e 8e       	std	Y+30, r1	; 0x1e
    12b2:	82 c0       	rjmp	.+260    	; 0x13b8 <check_pass+0x22a>
			EEPROM_readByte(i, &Pass_From_EEPROM[i]);
    12b4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    12b6:	48 2f       	mov	r20, r24
    12b8:	50 e0       	ldi	r21, 0x00	; 0
    12ba:	8e 8d       	ldd	r24, Y+30	; 0x1e
    12bc:	88 2f       	mov	r24, r24
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	9c 01       	movw	r18, r24
    12c2:	24 58       	subi	r18, 0x84	; 132
    12c4:	3f 4f       	sbci	r19, 0xFF	; 255
    12c6:	ca 01       	movw	r24, r20
    12c8:	b9 01       	movw	r22, r18
    12ca:	0e 94 77 0b 	call	0x16ee	; 0x16ee <EEPROM_readByte>
    12ce:	80 e0       	ldi	r24, 0x00	; 0
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	a0 e2       	ldi	r26, 0x20	; 32
    12d4:	b1 e4       	ldi	r27, 0x41	; 65
    12d6:	8b 87       	std	Y+11, r24	; 0x0b
    12d8:	9c 87       	std	Y+12, r25	; 0x0c
    12da:	ad 87       	std	Y+13, r26	; 0x0d
    12dc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12de:	6b 85       	ldd	r22, Y+11	; 0x0b
    12e0:	7c 85       	ldd	r23, Y+12	; 0x0c
    12e2:	8d 85       	ldd	r24, Y+13	; 0x0d
    12e4:	9e 85       	ldd	r25, Y+14	; 0x0e
    12e6:	20 e0       	ldi	r18, 0x00	; 0
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	4a ef       	ldi	r20, 0xFA	; 250
    12ec:	54 e4       	ldi	r21, 0x44	; 68
    12ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12f2:	dc 01       	movw	r26, r24
    12f4:	cb 01       	movw	r24, r22
    12f6:	8f 83       	std	Y+7, r24	; 0x07
    12f8:	98 87       	std	Y+8, r25	; 0x08
    12fa:	a9 87       	std	Y+9, r26	; 0x09
    12fc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    12fe:	6f 81       	ldd	r22, Y+7	; 0x07
    1300:	78 85       	ldd	r23, Y+8	; 0x08
    1302:	89 85       	ldd	r24, Y+9	; 0x09
    1304:	9a 85       	ldd	r25, Y+10	; 0x0a
    1306:	20 e0       	ldi	r18, 0x00	; 0
    1308:	30 e0       	ldi	r19, 0x00	; 0
    130a:	40 e8       	ldi	r20, 0x80	; 128
    130c:	5f e3       	ldi	r21, 0x3F	; 63
    130e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1312:	88 23       	and	r24, r24
    1314:	2c f4       	brge	.+10     	; 0x1320 <check_pass+0x192>
		__ticks = 1;
    1316:	81 e0       	ldi	r24, 0x01	; 1
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	9e 83       	std	Y+6, r25	; 0x06
    131c:	8d 83       	std	Y+5, r24	; 0x05
    131e:	3f c0       	rjmp	.+126    	; 0x139e <check_pass+0x210>
	else if (__tmp > 65535)
    1320:	6f 81       	ldd	r22, Y+7	; 0x07
    1322:	78 85       	ldd	r23, Y+8	; 0x08
    1324:	89 85       	ldd	r24, Y+9	; 0x09
    1326:	9a 85       	ldd	r25, Y+10	; 0x0a
    1328:	20 e0       	ldi	r18, 0x00	; 0
    132a:	3f ef       	ldi	r19, 0xFF	; 255
    132c:	4f e7       	ldi	r20, 0x7F	; 127
    132e:	57 e4       	ldi	r21, 0x47	; 71
    1330:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1334:	18 16       	cp	r1, r24
    1336:	4c f5       	brge	.+82     	; 0x138a <check_pass+0x1fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1338:	6b 85       	ldd	r22, Y+11	; 0x0b
    133a:	7c 85       	ldd	r23, Y+12	; 0x0c
    133c:	8d 85       	ldd	r24, Y+13	; 0x0d
    133e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1340:	20 e0       	ldi	r18, 0x00	; 0
    1342:	30 e0       	ldi	r19, 0x00	; 0
    1344:	40 e2       	ldi	r20, 0x20	; 32
    1346:	51 e4       	ldi	r21, 0x41	; 65
    1348:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    134c:	dc 01       	movw	r26, r24
    134e:	cb 01       	movw	r24, r22
    1350:	bc 01       	movw	r22, r24
    1352:	cd 01       	movw	r24, r26
    1354:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1358:	dc 01       	movw	r26, r24
    135a:	cb 01       	movw	r24, r22
    135c:	9e 83       	std	Y+6, r25	; 0x06
    135e:	8d 83       	std	Y+5, r24	; 0x05
    1360:	0f c0       	rjmp	.+30     	; 0x1380 <check_pass+0x1f2>
    1362:	88 ec       	ldi	r24, 0xC8	; 200
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	9c 83       	std	Y+4, r25	; 0x04
    1368:	8b 83       	std	Y+3, r24	; 0x03
    136a:	8b 81       	ldd	r24, Y+3	; 0x03
    136c:	9c 81       	ldd	r25, Y+4	; 0x04
    136e:	01 97       	sbiw	r24, 0x01	; 1
    1370:	f1 f7       	brne	.-4      	; 0x136e <check_pass+0x1e0>
    1372:	9c 83       	std	Y+4, r25	; 0x04
    1374:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1376:	8d 81       	ldd	r24, Y+5	; 0x05
    1378:	9e 81       	ldd	r25, Y+6	; 0x06
    137a:	01 97       	sbiw	r24, 0x01	; 1
    137c:	9e 83       	std	Y+6, r25	; 0x06
    137e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1380:	8d 81       	ldd	r24, Y+5	; 0x05
    1382:	9e 81       	ldd	r25, Y+6	; 0x06
    1384:	00 97       	sbiw	r24, 0x00	; 0
    1386:	69 f7       	brne	.-38     	; 0x1362 <check_pass+0x1d4>
    1388:	14 c0       	rjmp	.+40     	; 0x13b2 <check_pass+0x224>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    138a:	6f 81       	ldd	r22, Y+7	; 0x07
    138c:	78 85       	ldd	r23, Y+8	; 0x08
    138e:	89 85       	ldd	r24, Y+9	; 0x09
    1390:	9a 85       	ldd	r25, Y+10	; 0x0a
    1392:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1396:	dc 01       	movw	r26, r24
    1398:	cb 01       	movw	r24, r22
    139a:	9e 83       	std	Y+6, r25	; 0x06
    139c:	8d 83       	std	Y+5, r24	; 0x05
    139e:	8d 81       	ldd	r24, Y+5	; 0x05
    13a0:	9e 81       	ldd	r25, Y+6	; 0x06
    13a2:	9a 83       	std	Y+2, r25	; 0x02
    13a4:	89 83       	std	Y+1, r24	; 0x01
    13a6:	89 81       	ldd	r24, Y+1	; 0x01
    13a8:	9a 81       	ldd	r25, Y+2	; 0x02
    13aa:	01 97       	sbiw	r24, 0x01	; 1
    13ac:	f1 f7       	brne	.-4      	; 0x13aa <check_pass+0x21c>
    13ae:	9a 83       	std	Y+2, r25	; 0x02
    13b0:	89 83       	std	Y+1, r24	; 0x01

		for (i = 0; i < PASS_SIZE; i++) {
			Pass_Recieved[i] = UART_recieveByte();
			_delay_ms(10);
		}
		for (i = 0; i < PASS_SIZE; i++) {
    13b2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13b4:	8f 5f       	subi	r24, 0xFF	; 255
    13b6:	8e 8f       	std	Y+30, r24	; 0x1e
    13b8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13ba:	85 30       	cpi	r24, 0x05	; 5
    13bc:	08 f4       	brcc	.+2      	; 0x13c0 <check_pass+0x232>
    13be:	7a cf       	rjmp	.-268    	; 0x12b4 <check_pass+0x126>
			EEPROM_readByte(i, &Pass_From_EEPROM[i]);
			_delay_ms(10);
		}
		for (i = 0; i < PASS_SIZE; i++){
    13c0:	1e 8e       	std	Y+30, r1	; 0x1e
    13c2:	16 c0       	rjmp	.+44     	; 0x13f0 <check_pass+0x262>
			if (Pass_Recieved[i]==Pass_From_EEPROM[i]){
    13c4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13c6:	88 2f       	mov	r24, r24
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	fc 01       	movw	r30, r24
    13cc:	ef 57       	subi	r30, 0x7F	; 127
    13ce:	ff 4f       	sbci	r31, 0xFF	; 255
    13d0:	20 81       	ld	r18, Z
    13d2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13d4:	88 2f       	mov	r24, r24
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	fc 01       	movw	r30, r24
    13da:	e4 58       	subi	r30, 0x84	; 132
    13dc:	ff 4f       	sbci	r31, 0xFF	; 255
    13de:	80 81       	ld	r24, Z
    13e0:	28 17       	cp	r18, r24
    13e2:	19 f4       	brne	.+6      	; 0x13ea <check_pass+0x25c>
				check++;
    13e4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13e6:	8f 5f       	subi	r24, 0xFF	; 255
    13e8:	8d 8f       	std	Y+29, r24	; 0x1d
		}
		for (i = 0; i < PASS_SIZE; i++) {
			EEPROM_readByte(i, &Pass_From_EEPROM[i]);
			_delay_ms(10);
		}
		for (i = 0; i < PASS_SIZE; i++){
    13ea:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13ec:	8f 5f       	subi	r24, 0xFF	; 255
    13ee:	8e 8f       	std	Y+30, r24	; 0x1e
    13f0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13f2:	85 30       	cpi	r24, 0x05	; 5
    13f4:	38 f3       	brcs	.-50     	; 0x13c4 <check_pass+0x236>
			if (Pass_Recieved[i]==Pass_From_EEPROM[i]){
				check++;
			}

			}
		if (check==5) {
    13f6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13f8:	85 30       	cpi	r24, 0x05	; 5
    13fa:	21 f4       	brne	.+8      	; 0x1404 <check_pass+0x276>
			UART_sendByte(CORRECT_PASS);
    13fc:	83 e0       	ldi	r24, 0x03	; 3
    13fe:	0e 94 45 10 	call	0x208a	; 0x208a <UART_sendByte>
    1402:	03 c0       	rjmp	.+6      	; 0x140a <check_pass+0x27c>

		}
		else {
			UART_sendByte(WRONG_PASS);
    1404:	80 e1       	ldi	r24, 0x10	; 16
    1406:	0e 94 45 10 	call	0x208a	; 0x208a <UART_sendByte>
		}
		check=0;
    140a:	1d 8e       	std	Y+29, r1	; 0x1d
		}
    140c:	6e 96       	adiw	r28, 0x1e	; 30
    140e:	0f b6       	in	r0, 0x3f	; 63
    1410:	f8 94       	cli
    1412:	de bf       	out	0x3e, r29	; 62
    1414:	0f be       	out	0x3f, r0	; 63
    1416:	cd bf       	out	0x3d, r28	; 61
    1418:	cf 91       	pop	r28
    141a:	df 91       	pop	r29
    141c:	1f 91       	pop	r17
    141e:	0f 91       	pop	r16
    1420:	08 95       	ret

00001422 <rotate>:

/* Description: this function rotates motor for 15 seconds clock wise
 * to open the door then rotates it for 15 seconds anti clock wise
 * to close the door
 */
void rotate(void){
    1422:	df 93       	push	r29
    1424:	cf 93       	push	r28
    1426:	cd b7       	in	r28, 0x3d	; 61
    1428:	de b7       	in	r29, 0x3e	; 62

	DcMotor_Rotate(CW);
    142a:	81 e0       	ldi	r24, 0x01	; 1
    142c:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DcMotor_Rotate>
	Timer0_Delay(15);
    1430:	8f e0       	ldi	r24, 0x0F	; 15
    1432:	0e 94 a4 06 	call	0xd48	; 0xd48 <Timer0_Delay>

	DcMotor_Rotate(ACW);
    1436:	82 e0       	ldi	r24, 0x02	; 2
    1438:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DcMotor_Rotate>
	Timer0_Delay(15);
    143c:	8f e0       	ldi	r24, 0x0F	; 15
    143e:	0e 94 a4 06 	call	0xd48	; 0xd48 <Timer0_Delay>
	DcMotor_Rotate(STOP);
    1442:	80 e0       	ldi	r24, 0x00	; 0
    1444:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DcMotor_Rotate>
	Timer0_Delay(2);
    1448:	82 e0       	ldi	r24, 0x02	; 2
    144a:	0e 94 a4 06 	call	0xd48	; 0xd48 <Timer0_Delay>


}
    144e:	cf 91       	pop	r28
    1450:	df 91       	pop	r29
    1452:	08 95       	ret

00001454 <main>:


int main(void){
    1454:	df 93       	push	r29
    1456:	cf 93       	push	r28
    1458:	cd b7       	in	r28, 0x3d	; 61
    145a:	de b7       	in	r29, 0x3e	; 62
    145c:	60 97       	sbiw	r28, 0x10	; 16
    145e:	0f b6       	in	r0, 0x3f	; 63
    1460:	f8 94       	cli
    1462:	de bf       	out	0x3e, r29	; 62
    1464:	0f be       	out	0x3f, r0	; 63
    1466:	cd bf       	out	0x3d, r28	; 61
	init();
    1468:	0e 94 20 07 	call	0xe40	; 0xe40 <init>
    146c:	80 e0       	ldi	r24, 0x00	; 0
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	a8 e4       	ldi	r26, 0x48	; 72
    1472:	b2 e4       	ldi	r27, 0x42	; 66
    1474:	8b 87       	std	Y+11, r24	; 0x0b
    1476:	9c 87       	std	Y+12, r25	; 0x0c
    1478:	ad 87       	std	Y+13, r26	; 0x0d
    147a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    147c:	6b 85       	ldd	r22, Y+11	; 0x0b
    147e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1480:	8d 85       	ldd	r24, Y+13	; 0x0d
    1482:	9e 85       	ldd	r25, Y+14	; 0x0e
    1484:	20 e0       	ldi	r18, 0x00	; 0
    1486:	30 e0       	ldi	r19, 0x00	; 0
    1488:	4a ef       	ldi	r20, 0xFA	; 250
    148a:	54 e4       	ldi	r21, 0x44	; 68
    148c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1490:	dc 01       	movw	r26, r24
    1492:	cb 01       	movw	r24, r22
    1494:	8f 83       	std	Y+7, r24	; 0x07
    1496:	98 87       	std	Y+8, r25	; 0x08
    1498:	a9 87       	std	Y+9, r26	; 0x09
    149a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    149c:	6f 81       	ldd	r22, Y+7	; 0x07
    149e:	78 85       	ldd	r23, Y+8	; 0x08
    14a0:	89 85       	ldd	r24, Y+9	; 0x09
    14a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    14a4:	20 e0       	ldi	r18, 0x00	; 0
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	40 e8       	ldi	r20, 0x80	; 128
    14aa:	5f e3       	ldi	r21, 0x3F	; 63
    14ac:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14b0:	88 23       	and	r24, r24
    14b2:	2c f4       	brge	.+10     	; 0x14be <main+0x6a>
		__ticks = 1;
    14b4:	81 e0       	ldi	r24, 0x01	; 1
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	9e 83       	std	Y+6, r25	; 0x06
    14ba:	8d 83       	std	Y+5, r24	; 0x05
    14bc:	3f c0       	rjmp	.+126    	; 0x153c <main+0xe8>
	else if (__tmp > 65535)
    14be:	6f 81       	ldd	r22, Y+7	; 0x07
    14c0:	78 85       	ldd	r23, Y+8	; 0x08
    14c2:	89 85       	ldd	r24, Y+9	; 0x09
    14c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    14c6:	20 e0       	ldi	r18, 0x00	; 0
    14c8:	3f ef       	ldi	r19, 0xFF	; 255
    14ca:	4f e7       	ldi	r20, 0x7F	; 127
    14cc:	57 e4       	ldi	r21, 0x47	; 71
    14ce:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    14d2:	18 16       	cp	r1, r24
    14d4:	4c f5       	brge	.+82     	; 0x1528 <main+0xd4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14d6:	6b 85       	ldd	r22, Y+11	; 0x0b
    14d8:	7c 85       	ldd	r23, Y+12	; 0x0c
    14da:	8d 85       	ldd	r24, Y+13	; 0x0d
    14dc:	9e 85       	ldd	r25, Y+14	; 0x0e
    14de:	20 e0       	ldi	r18, 0x00	; 0
    14e0:	30 e0       	ldi	r19, 0x00	; 0
    14e2:	40 e2       	ldi	r20, 0x20	; 32
    14e4:	51 e4       	ldi	r21, 0x41	; 65
    14e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14ea:	dc 01       	movw	r26, r24
    14ec:	cb 01       	movw	r24, r22
    14ee:	bc 01       	movw	r22, r24
    14f0:	cd 01       	movw	r24, r26
    14f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14f6:	dc 01       	movw	r26, r24
    14f8:	cb 01       	movw	r24, r22
    14fa:	9e 83       	std	Y+6, r25	; 0x06
    14fc:	8d 83       	std	Y+5, r24	; 0x05
    14fe:	0f c0       	rjmp	.+30     	; 0x151e <main+0xca>
    1500:	88 ec       	ldi	r24, 0xC8	; 200
    1502:	90 e0       	ldi	r25, 0x00	; 0
    1504:	9c 83       	std	Y+4, r25	; 0x04
    1506:	8b 83       	std	Y+3, r24	; 0x03
    1508:	8b 81       	ldd	r24, Y+3	; 0x03
    150a:	9c 81       	ldd	r25, Y+4	; 0x04
    150c:	01 97       	sbiw	r24, 0x01	; 1
    150e:	f1 f7       	brne	.-4      	; 0x150c <main+0xb8>
    1510:	9c 83       	std	Y+4, r25	; 0x04
    1512:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1514:	8d 81       	ldd	r24, Y+5	; 0x05
    1516:	9e 81       	ldd	r25, Y+6	; 0x06
    1518:	01 97       	sbiw	r24, 0x01	; 1
    151a:	9e 83       	std	Y+6, r25	; 0x06
    151c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    151e:	8d 81       	ldd	r24, Y+5	; 0x05
    1520:	9e 81       	ldd	r25, Y+6	; 0x06
    1522:	00 97       	sbiw	r24, 0x00	; 0
    1524:	69 f7       	brne	.-38     	; 0x1500 <main+0xac>
    1526:	14 c0       	rjmp	.+40     	; 0x1550 <main+0xfc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1528:	6f 81       	ldd	r22, Y+7	; 0x07
    152a:	78 85       	ldd	r23, Y+8	; 0x08
    152c:	89 85       	ldd	r24, Y+9	; 0x09
    152e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1530:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1534:	dc 01       	movw	r26, r24
    1536:	cb 01       	movw	r24, r22
    1538:	9e 83       	std	Y+6, r25	; 0x06
    153a:	8d 83       	std	Y+5, r24	; 0x05
    153c:	8d 81       	ldd	r24, Y+5	; 0x05
    153e:	9e 81       	ldd	r25, Y+6	; 0x06
    1540:	9a 83       	std	Y+2, r25	; 0x02
    1542:	89 83       	std	Y+1, r24	; 0x01
    1544:	89 81       	ldd	r24, Y+1	; 0x01
    1546:	9a 81       	ldd	r25, Y+2	; 0x02
    1548:	01 97       	sbiw	r24, 0x01	; 1
    154a:	f1 f7       	brne	.-4      	; 0x1548 <main+0xf4>
    154c:	9a 83       	std	Y+2, r25	; 0x02
    154e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(50);
	while(1){
		switch (UART_recieveByte()){
    1550:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <UART_recieveByte>
    1554:	28 2f       	mov	r18, r24
    1556:	30 e0       	ldi	r19, 0x00	; 0
    1558:	38 8b       	std	Y+16, r19	; 0x10
    155a:	2f 87       	std	Y+15, r18	; 0x0f
    155c:	8f 85       	ldd	r24, Y+15	; 0x0f
    155e:	98 89       	ldd	r25, Y+16	; 0x10
    1560:	86 30       	cpi	r24, 0x06	; 6
    1562:	91 05       	cpc	r25, r1
    1564:	f9 f0       	breq	.+62     	; 0x15a4 <main+0x150>
    1566:	2f 85       	ldd	r18, Y+15	; 0x0f
    1568:	38 89       	ldd	r19, Y+16	; 0x10
    156a:	27 30       	cpi	r18, 0x07	; 7
    156c:	31 05       	cpc	r19, r1
    156e:	34 f4       	brge	.+12     	; 0x157c <main+0x128>
    1570:	8f 85       	ldd	r24, Y+15	; 0x0f
    1572:	98 89       	ldd	r25, Y+16	; 0x10
    1574:	81 30       	cpi	r24, 0x01	; 1
    1576:	91 05       	cpc	r25, r1
    1578:	61 f0       	breq	.+24     	; 0x1592 <main+0x13e>
    157a:	ea cf       	rjmp	.-44     	; 0x1550 <main+0xfc>
    157c:	2f 85       	ldd	r18, Y+15	; 0x0f
    157e:	38 89       	ldd	r19, Y+16	; 0x10
    1580:	28 30       	cpi	r18, 0x08	; 8
    1582:	31 05       	cpc	r19, r1
    1584:	49 f0       	breq	.+18     	; 0x1598 <main+0x144>
    1586:	8f 85       	ldd	r24, Y+15	; 0x0f
    1588:	98 89       	ldd	r25, Y+16	; 0x10
    158a:	82 31       	cpi	r24, 0x12	; 18
    158c:	91 05       	cpc	r25, r1
    158e:	39 f0       	breq	.+14     	; 0x159e <main+0x14a>
    1590:	df cf       	rjmp	.-66     	; 0x1550 <main+0xfc>

		case RECEIVE_PASS:
			receive_pass();
    1592:	0e 94 a3 07 	call	0xf46	; 0xf46 <receive_pass>
    1596:	dc cf       	rjmp	.-72     	; 0x1550 <main+0xfc>
			break;

		case CHECK_PASS:
			check_pass();
    1598:	0e 94 c7 08 	call	0x118e	; 0x118e <check_pass>
    159c:	d9 cf       	rjmp	.-78     	; 0x1550 <main+0xfc>
			break;

		case OPEN_DOOR:
			rotate();
    159e:	0e 94 11 0a 	call	0x1422	; 0x1422 <rotate>
    15a2:	d6 cf       	rjmp	.-84     	; 0x1550 <main+0xfc>
			break;

		case BUZZER_ON:
			Buzzer_on();
    15a4:	0e 94 08 07 	call	0xe10	; 0xe10 <Buzzer_on>
			Timer0_Delay(60);
    15a8:	8c e3       	ldi	r24, 0x3C	; 60
    15aa:	0e 94 a4 06 	call	0xd48	; 0xd48 <Timer0_Delay>
			Buzzer_off();
    15ae:	0e 94 14 07 	call	0xe28	; 0xe28 <Buzzer_off>
    15b2:	ce cf       	rjmp	.-100    	; 0x1550 <main+0xfc>

000015b4 <DcMotor_Init>:



/*         FUNCTIONS DEFINITIONS           */

void DcMotor_Init(void){
    15b4:	df 93       	push	r29
    15b6:	cf 93       	push	r28
    15b8:	cd b7       	in	r28, 0x3d	; 61
    15ba:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(DC_PORT,DC_IN1,PIN_OUTPUT); //configure PA2 as Output
    15bc:	80 e0       	ldi	r24, 0x00	; 0
    15be:	62 e0       	ldi	r22, 0x02	; 2
    15c0:	41 e0       	ldi	r20, 0x01	; 1
    15c2:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_PORT,DC_IN2,PIN_OUTPUT); //configure PA3 as Output
    15c6:	80 e0       	ldi	r24, 0x00	; 0
    15c8:	63 e0       	ldi	r22, 0x03	; 3
    15ca:	41 e0       	ldi	r20, 0x01	; 1
    15cc:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <GPIO_setupPinDirection>

	GPIO_writePin(DC_PORT, DC_IN1, LOGIC_LOW);
    15d0:	80 e0       	ldi	r24, 0x00	; 0
    15d2:	62 e0       	ldi	r22, 0x02	; 2
    15d4:	40 e0       	ldi	r20, 0x00	; 0
    15d6:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>
	GPIO_writePin(DC_PORT, DC_IN2, LOGIC_LOW);
    15da:	80 e0       	ldi	r24, 0x00	; 0
    15dc:	63 e0       	ldi	r22, 0x03	; 3
    15de:	40 e0       	ldi	r20, 0x00	; 0
    15e0:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>


}
    15e4:	cf 91       	pop	r28
    15e6:	df 91       	pop	r29
    15e8:	08 95       	ret

000015ea <DcMotor_Rotate>:


void DcMotor_Rotate(DcMotor_State state) {
    15ea:	df 93       	push	r29
    15ec:	cf 93       	push	r28
    15ee:	00 d0       	rcall	.+0      	; 0x15f0 <DcMotor_Rotate+0x6>
    15f0:	0f 92       	push	r0
    15f2:	cd b7       	in	r28, 0x3d	; 61
    15f4:	de b7       	in	r29, 0x3e	; 62
    15f6:	89 83       	std	Y+1, r24	; 0x01
	switch (state) {
    15f8:	89 81       	ldd	r24, Y+1	; 0x01
    15fa:	28 2f       	mov	r18, r24
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	3b 83       	std	Y+3, r19	; 0x03
    1600:	2a 83       	std	Y+2, r18	; 0x02
    1602:	8a 81       	ldd	r24, Y+2	; 0x02
    1604:	9b 81       	ldd	r25, Y+3	; 0x03
    1606:	81 30       	cpi	r24, 0x01	; 1
    1608:	91 05       	cpc	r25, r1
    160a:	51 f0       	breq	.+20     	; 0x1620 <DcMotor_Rotate+0x36>
    160c:	2a 81       	ldd	r18, Y+2	; 0x02
    160e:	3b 81       	ldd	r19, Y+3	; 0x03
    1610:	22 30       	cpi	r18, 0x02	; 2
    1612:	31 05       	cpc	r19, r1
    1614:	81 f0       	breq	.+32     	; 0x1636 <DcMotor_Rotate+0x4c>
    1616:	8a 81       	ldd	r24, Y+2	; 0x02
    1618:	9b 81       	ldd	r25, Y+3	; 0x03
    161a:	00 97       	sbiw	r24, 0x00	; 0
    161c:	b9 f0       	breq	.+46     	; 0x164c <DcMotor_Rotate+0x62>
    161e:	20 c0       	rjmp	.+64     	; 0x1660 <DcMotor_Rotate+0x76>
	case CW:
		GPIO_writePin(DC_PORT, DC_IN1, LOGIC_LOW);
    1620:	80 e0       	ldi	r24, 0x00	; 0
    1622:	62 e0       	ldi	r22, 0x02	; 2
    1624:	40 e0       	ldi	r20, 0x00	; 0
    1626:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>
		GPIO_writePin(DC_PORT, DC_IN2, LOGIC_HIGH);
    162a:	80 e0       	ldi	r24, 0x00	; 0
    162c:	63 e0       	ldi	r22, 0x03	; 3
    162e:	41 e0       	ldi	r20, 0x01	; 1
    1630:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>
    1634:	15 c0       	rjmp	.+42     	; 0x1660 <DcMotor_Rotate+0x76>
		break;
	case ACW:
		GPIO_writePin(DC_PORT, DC_IN1, LOGIC_HIGH);
    1636:	80 e0       	ldi	r24, 0x00	; 0
    1638:	62 e0       	ldi	r22, 0x02	; 2
    163a:	41 e0       	ldi	r20, 0x01	; 1
    163c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>
		GPIO_writePin(DC_PORT, DC_IN2, LOGIC_LOW);
    1640:	80 e0       	ldi	r24, 0x00	; 0
    1642:	63 e0       	ldi	r22, 0x03	; 3
    1644:	40 e0       	ldi	r20, 0x00	; 0
    1646:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>
    164a:	0a c0       	rjmp	.+20     	; 0x1660 <DcMotor_Rotate+0x76>
		break;
	case STOP:
		GPIO_writePin(DC_PORT, DC_IN1, LOGIC_LOW);
    164c:	80 e0       	ldi	r24, 0x00	; 0
    164e:	62 e0       	ldi	r22, 0x02	; 2
    1650:	40 e0       	ldi	r20, 0x00	; 0
    1652:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>
		GPIO_writePin(DC_PORT, DC_IN2, LOGIC_LOW);
    1656:	80 e0       	ldi	r24, 0x00	; 0
    1658:	63 e0       	ldi	r22, 0x03	; 3
    165a:	40 e0       	ldi	r20, 0x00	; 0
    165c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <GPIO_writePin>
		break;
	};
	//I removed PWM because we don't need speed or duty cycle
}
    1660:	0f 90       	pop	r0
    1662:	0f 90       	pop	r0
    1664:	0f 90       	pop	r0
    1666:	cf 91       	pop	r28
    1668:	df 91       	pop	r29
    166a:	08 95       	ret

0000166c <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    166c:	df 93       	push	r29
    166e:	cf 93       	push	r28
    1670:	00 d0       	rcall	.+0      	; 0x1672 <EEPROM_writeByte+0x6>
    1672:	00 d0       	rcall	.+0      	; 0x1674 <EEPROM_writeByte+0x8>
    1674:	cd b7       	in	r28, 0x3d	; 61
    1676:	de b7       	in	r29, 0x3e	; 62
    1678:	9a 83       	std	Y+2, r25	; 0x02
    167a:	89 83       	std	Y+1, r24	; 0x01
    167c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    167e:	0e 94 4e 0f 	call	0x1e9c	; 0x1e9c <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1682:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    1686:	88 30       	cpi	r24, 0x08	; 8
    1688:	11 f0       	breq	.+4      	; 0x168e <EEPROM_writeByte+0x22>
        return ERROR;
    168a:	1c 82       	std	Y+4, r1	; 0x04
    168c:	28 c0       	rjmp	.+80     	; 0x16de <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    168e:	89 81       	ldd	r24, Y+1	; 0x01
    1690:	9a 81       	ldd	r25, Y+2	; 0x02
    1692:	80 70       	andi	r24, 0x00	; 0
    1694:	97 70       	andi	r25, 0x07	; 7
    1696:	88 0f       	add	r24, r24
    1698:	89 2f       	mov	r24, r25
    169a:	88 1f       	adc	r24, r24
    169c:	99 0b       	sbc	r25, r25
    169e:	91 95       	neg	r25
    16a0:	80 6a       	ori	r24, 0xA0	; 160
    16a2:	0e 94 69 0f 	call	0x1ed2	; 0x1ed2 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    16a6:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    16aa:	88 31       	cpi	r24, 0x18	; 24
    16ac:	11 f0       	breq	.+4      	; 0x16b2 <EEPROM_writeByte+0x46>
        return ERROR; 
    16ae:	1c 82       	std	Y+4, r1	; 0x04
    16b0:	16 c0       	rjmp	.+44     	; 0x16de <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    16b2:	89 81       	ldd	r24, Y+1	; 0x01
    16b4:	0e 94 69 0f 	call	0x1ed2	; 0x1ed2 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    16b8:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    16bc:	88 32       	cpi	r24, 0x28	; 40
    16be:	11 f0       	breq	.+4      	; 0x16c4 <EEPROM_writeByte+0x58>
        return ERROR;
    16c0:	1c 82       	std	Y+4, r1	; 0x04
    16c2:	0d c0       	rjmp	.+26     	; 0x16de <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    16c4:	8b 81       	ldd	r24, Y+3	; 0x03
    16c6:	0e 94 69 0f 	call	0x1ed2	; 0x1ed2 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    16ca:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    16ce:	88 32       	cpi	r24, 0x28	; 40
    16d0:	11 f0       	breq	.+4      	; 0x16d6 <EEPROM_writeByte+0x6a>
        return ERROR;
    16d2:	1c 82       	std	Y+4, r1	; 0x04
    16d4:	04 c0       	rjmp	.+8      	; 0x16de <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    16d6:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <TWI_stop>
	
    return SUCCESS;
    16da:	81 e0       	ldi	r24, 0x01	; 1
    16dc:	8c 83       	std	Y+4, r24	; 0x04
    16de:	8c 81       	ldd	r24, Y+4	; 0x04
}
    16e0:	0f 90       	pop	r0
    16e2:	0f 90       	pop	r0
    16e4:	0f 90       	pop	r0
    16e6:	0f 90       	pop	r0
    16e8:	cf 91       	pop	r28
    16ea:	df 91       	pop	r29
    16ec:	08 95       	ret

000016ee <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    16ee:	df 93       	push	r29
    16f0:	cf 93       	push	r28
    16f2:	00 d0       	rcall	.+0      	; 0x16f4 <EEPROM_readByte+0x6>
    16f4:	00 d0       	rcall	.+0      	; 0x16f6 <EEPROM_readByte+0x8>
    16f6:	0f 92       	push	r0
    16f8:	cd b7       	in	r28, 0x3d	; 61
    16fa:	de b7       	in	r29, 0x3e	; 62
    16fc:	9a 83       	std	Y+2, r25	; 0x02
    16fe:	89 83       	std	Y+1, r24	; 0x01
    1700:	7c 83       	std	Y+4, r23	; 0x04
    1702:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1704:	0e 94 4e 0f 	call	0x1e9c	; 0x1e9c <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1708:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    170c:	88 30       	cpi	r24, 0x08	; 8
    170e:	11 f0       	breq	.+4      	; 0x1714 <EEPROM_readByte+0x26>
        return ERROR;
    1710:	1d 82       	std	Y+5, r1	; 0x05
    1712:	44 c0       	rjmp	.+136    	; 0x179c <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	9a 81       	ldd	r25, Y+2	; 0x02
    1718:	80 70       	andi	r24, 0x00	; 0
    171a:	97 70       	andi	r25, 0x07	; 7
    171c:	88 0f       	add	r24, r24
    171e:	89 2f       	mov	r24, r25
    1720:	88 1f       	adc	r24, r24
    1722:	99 0b       	sbc	r25, r25
    1724:	91 95       	neg	r25
    1726:	80 6a       	ori	r24, 0xA0	; 160
    1728:	0e 94 69 0f 	call	0x1ed2	; 0x1ed2 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    172c:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    1730:	88 31       	cpi	r24, 0x18	; 24
    1732:	11 f0       	breq	.+4      	; 0x1738 <EEPROM_readByte+0x4a>
        return ERROR;
    1734:	1d 82       	std	Y+5, r1	; 0x05
    1736:	32 c0       	rjmp	.+100    	; 0x179c <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1738:	89 81       	ldd	r24, Y+1	; 0x01
    173a:	0e 94 69 0f 	call	0x1ed2	; 0x1ed2 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    173e:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    1742:	88 32       	cpi	r24, 0x28	; 40
    1744:	11 f0       	breq	.+4      	; 0x174a <EEPROM_readByte+0x5c>
        return ERROR;
    1746:	1d 82       	std	Y+5, r1	; 0x05
    1748:	29 c0       	rjmp	.+82     	; 0x179c <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    174a:	0e 94 4e 0f 	call	0x1e9c	; 0x1e9c <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    174e:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    1752:	80 31       	cpi	r24, 0x10	; 16
    1754:	11 f0       	breq	.+4      	; 0x175a <EEPROM_readByte+0x6c>
        return ERROR;
    1756:	1d 82       	std	Y+5, r1	; 0x05
    1758:	21 c0       	rjmp	.+66     	; 0x179c <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    175a:	89 81       	ldd	r24, Y+1	; 0x01
    175c:	9a 81       	ldd	r25, Y+2	; 0x02
    175e:	80 70       	andi	r24, 0x00	; 0
    1760:	97 70       	andi	r25, 0x07	; 7
    1762:	88 0f       	add	r24, r24
    1764:	89 2f       	mov	r24, r25
    1766:	88 1f       	adc	r24, r24
    1768:	99 0b       	sbc	r25, r25
    176a:	91 95       	neg	r25
    176c:	81 6a       	ori	r24, 0xA1	; 161
    176e:	0e 94 69 0f 	call	0x1ed2	; 0x1ed2 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1772:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    1776:	80 34       	cpi	r24, 0x40	; 64
    1778:	11 f0       	breq	.+4      	; 0x177e <EEPROM_readByte+0x90>
        return ERROR;
    177a:	1d 82       	std	Y+5, r1	; 0x05
    177c:	0f c0       	rjmp	.+30     	; 0x179c <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    177e:	0e 94 93 0f 	call	0x1f26	; 0x1f26 <TWI_readByteWithNACK>
    1782:	eb 81       	ldd	r30, Y+3	; 0x03
    1784:	fc 81       	ldd	r31, Y+4	; 0x04
    1786:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1788:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TWI_getStatus>
    178c:	88 35       	cpi	r24, 0x58	; 88
    178e:	11 f0       	breq	.+4      	; 0x1794 <EEPROM_readByte+0xa6>
        return ERROR;
    1790:	1d 82       	std	Y+5, r1	; 0x05
    1792:	04 c0       	rjmp	.+8      	; 0x179c <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1794:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <TWI_stop>

    return SUCCESS;
    1798:	81 e0       	ldi	r24, 0x01	; 1
    179a:	8d 83       	std	Y+5, r24	; 0x05
    179c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    179e:	0f 90       	pop	r0
    17a0:	0f 90       	pop	r0
    17a2:	0f 90       	pop	r0
    17a4:	0f 90       	pop	r0
    17a6:	0f 90       	pop	r0
    17a8:	cf 91       	pop	r28
    17aa:	df 91       	pop	r29
    17ac:	08 95       	ret

000017ae <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    17ae:	df 93       	push	r29
    17b0:	cf 93       	push	r28
    17b2:	00 d0       	rcall	.+0      	; 0x17b4 <GPIO_setupPinDirection+0x6>
    17b4:	00 d0       	rcall	.+0      	; 0x17b6 <GPIO_setupPinDirection+0x8>
    17b6:	0f 92       	push	r0
    17b8:	cd b7       	in	r28, 0x3d	; 61
    17ba:	de b7       	in	r29, 0x3e	; 62
    17bc:	89 83       	std	Y+1, r24	; 0x01
    17be:	6a 83       	std	Y+2, r22	; 0x02
    17c0:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    17c2:	8a 81       	ldd	r24, Y+2	; 0x02
    17c4:	88 30       	cpi	r24, 0x08	; 8
    17c6:	08 f0       	brcs	.+2      	; 0x17ca <GPIO_setupPinDirection+0x1c>
    17c8:	d5 c0       	rjmp	.+426    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
    17ca:	89 81       	ldd	r24, Y+1	; 0x01
    17cc:	84 30       	cpi	r24, 0x04	; 4
    17ce:	08 f0       	brcs	.+2      	; 0x17d2 <GPIO_setupPinDirection+0x24>
    17d0:	d1 c0       	rjmp	.+418    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    17d2:	89 81       	ldd	r24, Y+1	; 0x01
    17d4:	28 2f       	mov	r18, r24
    17d6:	30 e0       	ldi	r19, 0x00	; 0
    17d8:	3d 83       	std	Y+5, r19	; 0x05
    17da:	2c 83       	std	Y+4, r18	; 0x04
    17dc:	8c 81       	ldd	r24, Y+4	; 0x04
    17de:	9d 81       	ldd	r25, Y+5	; 0x05
    17e0:	81 30       	cpi	r24, 0x01	; 1
    17e2:	91 05       	cpc	r25, r1
    17e4:	09 f4       	brne	.+2      	; 0x17e8 <GPIO_setupPinDirection+0x3a>
    17e6:	43 c0       	rjmp	.+134    	; 0x186e <GPIO_setupPinDirection+0xc0>
    17e8:	2c 81       	ldd	r18, Y+4	; 0x04
    17ea:	3d 81       	ldd	r19, Y+5	; 0x05
    17ec:	22 30       	cpi	r18, 0x02	; 2
    17ee:	31 05       	cpc	r19, r1
    17f0:	2c f4       	brge	.+10     	; 0x17fc <GPIO_setupPinDirection+0x4e>
    17f2:	8c 81       	ldd	r24, Y+4	; 0x04
    17f4:	9d 81       	ldd	r25, Y+5	; 0x05
    17f6:	00 97       	sbiw	r24, 0x00	; 0
    17f8:	71 f0       	breq	.+28     	; 0x1816 <GPIO_setupPinDirection+0x68>
    17fa:	bc c0       	rjmp	.+376    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
    17fc:	2c 81       	ldd	r18, Y+4	; 0x04
    17fe:	3d 81       	ldd	r19, Y+5	; 0x05
    1800:	22 30       	cpi	r18, 0x02	; 2
    1802:	31 05       	cpc	r19, r1
    1804:	09 f4       	brne	.+2      	; 0x1808 <GPIO_setupPinDirection+0x5a>
    1806:	5f c0       	rjmp	.+190    	; 0x18c6 <GPIO_setupPinDirection+0x118>
    1808:	8c 81       	ldd	r24, Y+4	; 0x04
    180a:	9d 81       	ldd	r25, Y+5	; 0x05
    180c:	83 30       	cpi	r24, 0x03	; 3
    180e:	91 05       	cpc	r25, r1
    1810:	09 f4       	brne	.+2      	; 0x1814 <GPIO_setupPinDirection+0x66>
    1812:	85 c0       	rjmp	.+266    	; 0x191e <GPIO_setupPinDirection+0x170>
    1814:	af c0       	rjmp	.+350    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1816:	8b 81       	ldd	r24, Y+3	; 0x03
    1818:	81 30       	cpi	r24, 0x01	; 1
    181a:	a1 f4       	brne	.+40     	; 0x1844 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    181c:	aa e3       	ldi	r26, 0x3A	; 58
    181e:	b0 e0       	ldi	r27, 0x00	; 0
    1820:	ea e3       	ldi	r30, 0x3A	; 58
    1822:	f0 e0       	ldi	r31, 0x00	; 0
    1824:	80 81       	ld	r24, Z
    1826:	48 2f       	mov	r20, r24
    1828:	8a 81       	ldd	r24, Y+2	; 0x02
    182a:	28 2f       	mov	r18, r24
    182c:	30 e0       	ldi	r19, 0x00	; 0
    182e:	81 e0       	ldi	r24, 0x01	; 1
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	02 2e       	mov	r0, r18
    1834:	02 c0       	rjmp	.+4      	; 0x183a <GPIO_setupPinDirection+0x8c>
    1836:	88 0f       	add	r24, r24
    1838:	99 1f       	adc	r25, r25
    183a:	0a 94       	dec	r0
    183c:	e2 f7       	brpl	.-8      	; 0x1836 <GPIO_setupPinDirection+0x88>
    183e:	84 2b       	or	r24, r20
    1840:	8c 93       	st	X, r24
    1842:	98 c0       	rjmp	.+304    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1844:	aa e3       	ldi	r26, 0x3A	; 58
    1846:	b0 e0       	ldi	r27, 0x00	; 0
    1848:	ea e3       	ldi	r30, 0x3A	; 58
    184a:	f0 e0       	ldi	r31, 0x00	; 0
    184c:	80 81       	ld	r24, Z
    184e:	48 2f       	mov	r20, r24
    1850:	8a 81       	ldd	r24, Y+2	; 0x02
    1852:	28 2f       	mov	r18, r24
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	81 e0       	ldi	r24, 0x01	; 1
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	02 2e       	mov	r0, r18
    185c:	02 c0       	rjmp	.+4      	; 0x1862 <GPIO_setupPinDirection+0xb4>
    185e:	88 0f       	add	r24, r24
    1860:	99 1f       	adc	r25, r25
    1862:	0a 94       	dec	r0
    1864:	e2 f7       	brpl	.-8      	; 0x185e <GPIO_setupPinDirection+0xb0>
    1866:	80 95       	com	r24
    1868:	84 23       	and	r24, r20
    186a:	8c 93       	st	X, r24
    186c:	83 c0       	rjmp	.+262    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    186e:	8b 81       	ldd	r24, Y+3	; 0x03
    1870:	81 30       	cpi	r24, 0x01	; 1
    1872:	a1 f4       	brne	.+40     	; 0x189c <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1874:	a7 e3       	ldi	r26, 0x37	; 55
    1876:	b0 e0       	ldi	r27, 0x00	; 0
    1878:	e7 e3       	ldi	r30, 0x37	; 55
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	80 81       	ld	r24, Z
    187e:	48 2f       	mov	r20, r24
    1880:	8a 81       	ldd	r24, Y+2	; 0x02
    1882:	28 2f       	mov	r18, r24
    1884:	30 e0       	ldi	r19, 0x00	; 0
    1886:	81 e0       	ldi	r24, 0x01	; 1
    1888:	90 e0       	ldi	r25, 0x00	; 0
    188a:	02 2e       	mov	r0, r18
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <GPIO_setupPinDirection+0xe4>
    188e:	88 0f       	add	r24, r24
    1890:	99 1f       	adc	r25, r25
    1892:	0a 94       	dec	r0
    1894:	e2 f7       	brpl	.-8      	; 0x188e <GPIO_setupPinDirection+0xe0>
    1896:	84 2b       	or	r24, r20
    1898:	8c 93       	st	X, r24
    189a:	6c c0       	rjmp	.+216    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    189c:	a7 e3       	ldi	r26, 0x37	; 55
    189e:	b0 e0       	ldi	r27, 0x00	; 0
    18a0:	e7 e3       	ldi	r30, 0x37	; 55
    18a2:	f0 e0       	ldi	r31, 0x00	; 0
    18a4:	80 81       	ld	r24, Z
    18a6:	48 2f       	mov	r20, r24
    18a8:	8a 81       	ldd	r24, Y+2	; 0x02
    18aa:	28 2f       	mov	r18, r24
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	81 e0       	ldi	r24, 0x01	; 1
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	02 2e       	mov	r0, r18
    18b4:	02 c0       	rjmp	.+4      	; 0x18ba <GPIO_setupPinDirection+0x10c>
    18b6:	88 0f       	add	r24, r24
    18b8:	99 1f       	adc	r25, r25
    18ba:	0a 94       	dec	r0
    18bc:	e2 f7       	brpl	.-8      	; 0x18b6 <GPIO_setupPinDirection+0x108>
    18be:	80 95       	com	r24
    18c0:	84 23       	and	r24, r20
    18c2:	8c 93       	st	X, r24
    18c4:	57 c0       	rjmp	.+174    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    18c6:	8b 81       	ldd	r24, Y+3	; 0x03
    18c8:	81 30       	cpi	r24, 0x01	; 1
    18ca:	a1 f4       	brne	.+40     	; 0x18f4 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    18cc:	a4 e3       	ldi	r26, 0x34	; 52
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	e4 e3       	ldi	r30, 0x34	; 52
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	48 2f       	mov	r20, r24
    18d8:	8a 81       	ldd	r24, Y+2	; 0x02
    18da:	28 2f       	mov	r18, r24
    18dc:	30 e0       	ldi	r19, 0x00	; 0
    18de:	81 e0       	ldi	r24, 0x01	; 1
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	02 2e       	mov	r0, r18
    18e4:	02 c0       	rjmp	.+4      	; 0x18ea <GPIO_setupPinDirection+0x13c>
    18e6:	88 0f       	add	r24, r24
    18e8:	99 1f       	adc	r25, r25
    18ea:	0a 94       	dec	r0
    18ec:	e2 f7       	brpl	.-8      	; 0x18e6 <GPIO_setupPinDirection+0x138>
    18ee:	84 2b       	or	r24, r20
    18f0:	8c 93       	st	X, r24
    18f2:	40 c0       	rjmp	.+128    	; 0x1974 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    18f4:	a4 e3       	ldi	r26, 0x34	; 52
    18f6:	b0 e0       	ldi	r27, 0x00	; 0
    18f8:	e4 e3       	ldi	r30, 0x34	; 52
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	80 81       	ld	r24, Z
    18fe:	48 2f       	mov	r20, r24
    1900:	8a 81       	ldd	r24, Y+2	; 0x02
    1902:	28 2f       	mov	r18, r24
    1904:	30 e0       	ldi	r19, 0x00	; 0
    1906:	81 e0       	ldi	r24, 0x01	; 1
    1908:	90 e0       	ldi	r25, 0x00	; 0
    190a:	02 2e       	mov	r0, r18
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <GPIO_setupPinDirection+0x164>
    190e:	88 0f       	add	r24, r24
    1910:	99 1f       	adc	r25, r25
    1912:	0a 94       	dec	r0
    1914:	e2 f7       	brpl	.-8      	; 0x190e <GPIO_setupPinDirection+0x160>
    1916:	80 95       	com	r24
    1918:	84 23       	and	r24, r20
    191a:	8c 93       	st	X, r24
    191c:	2b c0       	rjmp	.+86     	; 0x1974 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    191e:	8b 81       	ldd	r24, Y+3	; 0x03
    1920:	81 30       	cpi	r24, 0x01	; 1
    1922:	a1 f4       	brne	.+40     	; 0x194c <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1924:	a1 e3       	ldi	r26, 0x31	; 49
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	e1 e3       	ldi	r30, 0x31	; 49
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	48 2f       	mov	r20, r24
    1930:	8a 81       	ldd	r24, Y+2	; 0x02
    1932:	28 2f       	mov	r18, r24
    1934:	30 e0       	ldi	r19, 0x00	; 0
    1936:	81 e0       	ldi	r24, 0x01	; 1
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	02 2e       	mov	r0, r18
    193c:	02 c0       	rjmp	.+4      	; 0x1942 <GPIO_setupPinDirection+0x194>
    193e:	88 0f       	add	r24, r24
    1940:	99 1f       	adc	r25, r25
    1942:	0a 94       	dec	r0
    1944:	e2 f7       	brpl	.-8      	; 0x193e <GPIO_setupPinDirection+0x190>
    1946:	84 2b       	or	r24, r20
    1948:	8c 93       	st	X, r24
    194a:	14 c0       	rjmp	.+40     	; 0x1974 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    194c:	a1 e3       	ldi	r26, 0x31	; 49
    194e:	b0 e0       	ldi	r27, 0x00	; 0
    1950:	e1 e3       	ldi	r30, 0x31	; 49
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	80 81       	ld	r24, Z
    1956:	48 2f       	mov	r20, r24
    1958:	8a 81       	ldd	r24, Y+2	; 0x02
    195a:	28 2f       	mov	r18, r24
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	81 e0       	ldi	r24, 0x01	; 1
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	02 2e       	mov	r0, r18
    1964:	02 c0       	rjmp	.+4      	; 0x196a <GPIO_setupPinDirection+0x1bc>
    1966:	88 0f       	add	r24, r24
    1968:	99 1f       	adc	r25, r25
    196a:	0a 94       	dec	r0
    196c:	e2 f7       	brpl	.-8      	; 0x1966 <GPIO_setupPinDirection+0x1b8>
    196e:	80 95       	com	r24
    1970:	84 23       	and	r24, r20
    1972:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1974:	0f 90       	pop	r0
    1976:	0f 90       	pop	r0
    1978:	0f 90       	pop	r0
    197a:	0f 90       	pop	r0
    197c:	0f 90       	pop	r0
    197e:	cf 91       	pop	r28
    1980:	df 91       	pop	r29
    1982:	08 95       	ret

00001984 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1984:	df 93       	push	r29
    1986:	cf 93       	push	r28
    1988:	00 d0       	rcall	.+0      	; 0x198a <GPIO_writePin+0x6>
    198a:	00 d0       	rcall	.+0      	; 0x198c <GPIO_writePin+0x8>
    198c:	0f 92       	push	r0
    198e:	cd b7       	in	r28, 0x3d	; 61
    1990:	de b7       	in	r29, 0x3e	; 62
    1992:	89 83       	std	Y+1, r24	; 0x01
    1994:	6a 83       	std	Y+2, r22	; 0x02
    1996:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1998:	8a 81       	ldd	r24, Y+2	; 0x02
    199a:	88 30       	cpi	r24, 0x08	; 8
    199c:	08 f0       	brcs	.+2      	; 0x19a0 <GPIO_writePin+0x1c>
    199e:	d5 c0       	rjmp	.+426    	; 0x1b4a <GPIO_writePin+0x1c6>
    19a0:	89 81       	ldd	r24, Y+1	; 0x01
    19a2:	84 30       	cpi	r24, 0x04	; 4
    19a4:	08 f0       	brcs	.+2      	; 0x19a8 <GPIO_writePin+0x24>
    19a6:	d1 c0       	rjmp	.+418    	; 0x1b4a <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    19a8:	89 81       	ldd	r24, Y+1	; 0x01
    19aa:	28 2f       	mov	r18, r24
    19ac:	30 e0       	ldi	r19, 0x00	; 0
    19ae:	3d 83       	std	Y+5, r19	; 0x05
    19b0:	2c 83       	std	Y+4, r18	; 0x04
    19b2:	8c 81       	ldd	r24, Y+4	; 0x04
    19b4:	9d 81       	ldd	r25, Y+5	; 0x05
    19b6:	81 30       	cpi	r24, 0x01	; 1
    19b8:	91 05       	cpc	r25, r1
    19ba:	09 f4       	brne	.+2      	; 0x19be <GPIO_writePin+0x3a>
    19bc:	43 c0       	rjmp	.+134    	; 0x1a44 <GPIO_writePin+0xc0>
    19be:	2c 81       	ldd	r18, Y+4	; 0x04
    19c0:	3d 81       	ldd	r19, Y+5	; 0x05
    19c2:	22 30       	cpi	r18, 0x02	; 2
    19c4:	31 05       	cpc	r19, r1
    19c6:	2c f4       	brge	.+10     	; 0x19d2 <GPIO_writePin+0x4e>
    19c8:	8c 81       	ldd	r24, Y+4	; 0x04
    19ca:	9d 81       	ldd	r25, Y+5	; 0x05
    19cc:	00 97       	sbiw	r24, 0x00	; 0
    19ce:	71 f0       	breq	.+28     	; 0x19ec <GPIO_writePin+0x68>
    19d0:	bc c0       	rjmp	.+376    	; 0x1b4a <GPIO_writePin+0x1c6>
    19d2:	2c 81       	ldd	r18, Y+4	; 0x04
    19d4:	3d 81       	ldd	r19, Y+5	; 0x05
    19d6:	22 30       	cpi	r18, 0x02	; 2
    19d8:	31 05       	cpc	r19, r1
    19da:	09 f4       	brne	.+2      	; 0x19de <GPIO_writePin+0x5a>
    19dc:	5f c0       	rjmp	.+190    	; 0x1a9c <GPIO_writePin+0x118>
    19de:	8c 81       	ldd	r24, Y+4	; 0x04
    19e0:	9d 81       	ldd	r25, Y+5	; 0x05
    19e2:	83 30       	cpi	r24, 0x03	; 3
    19e4:	91 05       	cpc	r25, r1
    19e6:	09 f4       	brne	.+2      	; 0x19ea <GPIO_writePin+0x66>
    19e8:	85 c0       	rjmp	.+266    	; 0x1af4 <GPIO_writePin+0x170>
    19ea:	af c0       	rjmp	.+350    	; 0x1b4a <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    19ec:	8b 81       	ldd	r24, Y+3	; 0x03
    19ee:	81 30       	cpi	r24, 0x01	; 1
    19f0:	a1 f4       	brne	.+40     	; 0x1a1a <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    19f2:	ab e3       	ldi	r26, 0x3B	; 59
    19f4:	b0 e0       	ldi	r27, 0x00	; 0
    19f6:	eb e3       	ldi	r30, 0x3B	; 59
    19f8:	f0 e0       	ldi	r31, 0x00	; 0
    19fa:	80 81       	ld	r24, Z
    19fc:	48 2f       	mov	r20, r24
    19fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1a00:	28 2f       	mov	r18, r24
    1a02:	30 e0       	ldi	r19, 0x00	; 0
    1a04:	81 e0       	ldi	r24, 0x01	; 1
    1a06:	90 e0       	ldi	r25, 0x00	; 0
    1a08:	02 2e       	mov	r0, r18
    1a0a:	02 c0       	rjmp	.+4      	; 0x1a10 <GPIO_writePin+0x8c>
    1a0c:	88 0f       	add	r24, r24
    1a0e:	99 1f       	adc	r25, r25
    1a10:	0a 94       	dec	r0
    1a12:	e2 f7       	brpl	.-8      	; 0x1a0c <GPIO_writePin+0x88>
    1a14:	84 2b       	or	r24, r20
    1a16:	8c 93       	st	X, r24
    1a18:	98 c0       	rjmp	.+304    	; 0x1b4a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1a1a:	ab e3       	ldi	r26, 0x3B	; 59
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	eb e3       	ldi	r30, 0x3B	; 59
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	80 81       	ld	r24, Z
    1a24:	48 2f       	mov	r20, r24
    1a26:	8a 81       	ldd	r24, Y+2	; 0x02
    1a28:	28 2f       	mov	r18, r24
    1a2a:	30 e0       	ldi	r19, 0x00	; 0
    1a2c:	81 e0       	ldi	r24, 0x01	; 1
    1a2e:	90 e0       	ldi	r25, 0x00	; 0
    1a30:	02 2e       	mov	r0, r18
    1a32:	02 c0       	rjmp	.+4      	; 0x1a38 <GPIO_writePin+0xb4>
    1a34:	88 0f       	add	r24, r24
    1a36:	99 1f       	adc	r25, r25
    1a38:	0a 94       	dec	r0
    1a3a:	e2 f7       	brpl	.-8      	; 0x1a34 <GPIO_writePin+0xb0>
    1a3c:	80 95       	com	r24
    1a3e:	84 23       	and	r24, r20
    1a40:	8c 93       	st	X, r24
    1a42:	83 c0       	rjmp	.+262    	; 0x1b4a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1a44:	8b 81       	ldd	r24, Y+3	; 0x03
    1a46:	81 30       	cpi	r24, 0x01	; 1
    1a48:	a1 f4       	brne	.+40     	; 0x1a72 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1a4a:	a8 e3       	ldi	r26, 0x38	; 56
    1a4c:	b0 e0       	ldi	r27, 0x00	; 0
    1a4e:	e8 e3       	ldi	r30, 0x38	; 56
    1a50:	f0 e0       	ldi	r31, 0x00	; 0
    1a52:	80 81       	ld	r24, Z
    1a54:	48 2f       	mov	r20, r24
    1a56:	8a 81       	ldd	r24, Y+2	; 0x02
    1a58:	28 2f       	mov	r18, r24
    1a5a:	30 e0       	ldi	r19, 0x00	; 0
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	90 e0       	ldi	r25, 0x00	; 0
    1a60:	02 2e       	mov	r0, r18
    1a62:	02 c0       	rjmp	.+4      	; 0x1a68 <GPIO_writePin+0xe4>
    1a64:	88 0f       	add	r24, r24
    1a66:	99 1f       	adc	r25, r25
    1a68:	0a 94       	dec	r0
    1a6a:	e2 f7       	brpl	.-8      	; 0x1a64 <GPIO_writePin+0xe0>
    1a6c:	84 2b       	or	r24, r20
    1a6e:	8c 93       	st	X, r24
    1a70:	6c c0       	rjmp	.+216    	; 0x1b4a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1a72:	a8 e3       	ldi	r26, 0x38	; 56
    1a74:	b0 e0       	ldi	r27, 0x00	; 0
    1a76:	e8 e3       	ldi	r30, 0x38	; 56
    1a78:	f0 e0       	ldi	r31, 0x00	; 0
    1a7a:	80 81       	ld	r24, Z
    1a7c:	48 2f       	mov	r20, r24
    1a7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a80:	28 2f       	mov	r18, r24
    1a82:	30 e0       	ldi	r19, 0x00	; 0
    1a84:	81 e0       	ldi	r24, 0x01	; 1
    1a86:	90 e0       	ldi	r25, 0x00	; 0
    1a88:	02 2e       	mov	r0, r18
    1a8a:	02 c0       	rjmp	.+4      	; 0x1a90 <GPIO_writePin+0x10c>
    1a8c:	88 0f       	add	r24, r24
    1a8e:	99 1f       	adc	r25, r25
    1a90:	0a 94       	dec	r0
    1a92:	e2 f7       	brpl	.-8      	; 0x1a8c <GPIO_writePin+0x108>
    1a94:	80 95       	com	r24
    1a96:	84 23       	and	r24, r20
    1a98:	8c 93       	st	X, r24
    1a9a:	57 c0       	rjmp	.+174    	; 0x1b4a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1a9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9e:	81 30       	cpi	r24, 0x01	; 1
    1aa0:	a1 f4       	brne	.+40     	; 0x1aca <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1aa2:	a5 e3       	ldi	r26, 0x35	; 53
    1aa4:	b0 e0       	ldi	r27, 0x00	; 0
    1aa6:	e5 e3       	ldi	r30, 0x35	; 53
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 81       	ld	r24, Z
    1aac:	48 2f       	mov	r20, r24
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	28 2f       	mov	r18, r24
    1ab2:	30 e0       	ldi	r19, 0x00	; 0
    1ab4:	81 e0       	ldi	r24, 0x01	; 1
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	02 2e       	mov	r0, r18
    1aba:	02 c0       	rjmp	.+4      	; 0x1ac0 <GPIO_writePin+0x13c>
    1abc:	88 0f       	add	r24, r24
    1abe:	99 1f       	adc	r25, r25
    1ac0:	0a 94       	dec	r0
    1ac2:	e2 f7       	brpl	.-8      	; 0x1abc <GPIO_writePin+0x138>
    1ac4:	84 2b       	or	r24, r20
    1ac6:	8c 93       	st	X, r24
    1ac8:	40 c0       	rjmp	.+128    	; 0x1b4a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1aca:	a5 e3       	ldi	r26, 0x35	; 53
    1acc:	b0 e0       	ldi	r27, 0x00	; 0
    1ace:	e5 e3       	ldi	r30, 0x35	; 53
    1ad0:	f0 e0       	ldi	r31, 0x00	; 0
    1ad2:	80 81       	ld	r24, Z
    1ad4:	48 2f       	mov	r20, r24
    1ad6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad8:	28 2f       	mov	r18, r24
    1ada:	30 e0       	ldi	r19, 0x00	; 0
    1adc:	81 e0       	ldi	r24, 0x01	; 1
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	02 2e       	mov	r0, r18
    1ae2:	02 c0       	rjmp	.+4      	; 0x1ae8 <GPIO_writePin+0x164>
    1ae4:	88 0f       	add	r24, r24
    1ae6:	99 1f       	adc	r25, r25
    1ae8:	0a 94       	dec	r0
    1aea:	e2 f7       	brpl	.-8      	; 0x1ae4 <GPIO_writePin+0x160>
    1aec:	80 95       	com	r24
    1aee:	84 23       	and	r24, r20
    1af0:	8c 93       	st	X, r24
    1af2:	2b c0       	rjmp	.+86     	; 0x1b4a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1af4:	8b 81       	ldd	r24, Y+3	; 0x03
    1af6:	81 30       	cpi	r24, 0x01	; 1
    1af8:	a1 f4       	brne	.+40     	; 0x1b22 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1afa:	a2 e3       	ldi	r26, 0x32	; 50
    1afc:	b0 e0       	ldi	r27, 0x00	; 0
    1afe:	e2 e3       	ldi	r30, 0x32	; 50
    1b00:	f0 e0       	ldi	r31, 0x00	; 0
    1b02:	80 81       	ld	r24, Z
    1b04:	48 2f       	mov	r20, r24
    1b06:	8a 81       	ldd	r24, Y+2	; 0x02
    1b08:	28 2f       	mov	r18, r24
    1b0a:	30 e0       	ldi	r19, 0x00	; 0
    1b0c:	81 e0       	ldi	r24, 0x01	; 1
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	02 2e       	mov	r0, r18
    1b12:	02 c0       	rjmp	.+4      	; 0x1b18 <GPIO_writePin+0x194>
    1b14:	88 0f       	add	r24, r24
    1b16:	99 1f       	adc	r25, r25
    1b18:	0a 94       	dec	r0
    1b1a:	e2 f7       	brpl	.-8      	; 0x1b14 <GPIO_writePin+0x190>
    1b1c:	84 2b       	or	r24, r20
    1b1e:	8c 93       	st	X, r24
    1b20:	14 c0       	rjmp	.+40     	; 0x1b4a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1b22:	a2 e3       	ldi	r26, 0x32	; 50
    1b24:	b0 e0       	ldi	r27, 0x00	; 0
    1b26:	e2 e3       	ldi	r30, 0x32	; 50
    1b28:	f0 e0       	ldi	r31, 0x00	; 0
    1b2a:	80 81       	ld	r24, Z
    1b2c:	48 2f       	mov	r20, r24
    1b2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b30:	28 2f       	mov	r18, r24
    1b32:	30 e0       	ldi	r19, 0x00	; 0
    1b34:	81 e0       	ldi	r24, 0x01	; 1
    1b36:	90 e0       	ldi	r25, 0x00	; 0
    1b38:	02 2e       	mov	r0, r18
    1b3a:	02 c0       	rjmp	.+4      	; 0x1b40 <GPIO_writePin+0x1bc>
    1b3c:	88 0f       	add	r24, r24
    1b3e:	99 1f       	adc	r25, r25
    1b40:	0a 94       	dec	r0
    1b42:	e2 f7       	brpl	.-8      	; 0x1b3c <GPIO_writePin+0x1b8>
    1b44:	80 95       	com	r24
    1b46:	84 23       	and	r24, r20
    1b48:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1b4a:	0f 90       	pop	r0
    1b4c:	0f 90       	pop	r0
    1b4e:	0f 90       	pop	r0
    1b50:	0f 90       	pop	r0
    1b52:	0f 90       	pop	r0
    1b54:	cf 91       	pop	r28
    1b56:	df 91       	pop	r29
    1b58:	08 95       	ret

00001b5a <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1b5a:	df 93       	push	r29
    1b5c:	cf 93       	push	r28
    1b5e:	00 d0       	rcall	.+0      	; 0x1b60 <GPIO_readPin+0x6>
    1b60:	00 d0       	rcall	.+0      	; 0x1b62 <GPIO_readPin+0x8>
    1b62:	0f 92       	push	r0
    1b64:	cd b7       	in	r28, 0x3d	; 61
    1b66:	de b7       	in	r29, 0x3e	; 62
    1b68:	8a 83       	std	Y+2, r24	; 0x02
    1b6a:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1b6c:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1b6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b70:	88 30       	cpi	r24, 0x08	; 8
    1b72:	08 f0       	brcs	.+2      	; 0x1b76 <GPIO_readPin+0x1c>
    1b74:	84 c0       	rjmp	.+264    	; 0x1c7e <GPIO_readPin+0x124>
    1b76:	8a 81       	ldd	r24, Y+2	; 0x02
    1b78:	84 30       	cpi	r24, 0x04	; 4
    1b7a:	08 f0       	brcs	.+2      	; 0x1b7e <GPIO_readPin+0x24>
    1b7c:	80 c0       	rjmp	.+256    	; 0x1c7e <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b80:	28 2f       	mov	r18, r24
    1b82:	30 e0       	ldi	r19, 0x00	; 0
    1b84:	3d 83       	std	Y+5, r19	; 0x05
    1b86:	2c 83       	std	Y+4, r18	; 0x04
    1b88:	4c 81       	ldd	r20, Y+4	; 0x04
    1b8a:	5d 81       	ldd	r21, Y+5	; 0x05
    1b8c:	41 30       	cpi	r20, 0x01	; 1
    1b8e:	51 05       	cpc	r21, r1
    1b90:	79 f1       	breq	.+94     	; 0x1bf0 <GPIO_readPin+0x96>
    1b92:	8c 81       	ldd	r24, Y+4	; 0x04
    1b94:	9d 81       	ldd	r25, Y+5	; 0x05
    1b96:	82 30       	cpi	r24, 0x02	; 2
    1b98:	91 05       	cpc	r25, r1
    1b9a:	34 f4       	brge	.+12     	; 0x1ba8 <GPIO_readPin+0x4e>
    1b9c:	2c 81       	ldd	r18, Y+4	; 0x04
    1b9e:	3d 81       	ldd	r19, Y+5	; 0x05
    1ba0:	21 15       	cp	r18, r1
    1ba2:	31 05       	cpc	r19, r1
    1ba4:	69 f0       	breq	.+26     	; 0x1bc0 <GPIO_readPin+0x66>
    1ba6:	6b c0       	rjmp	.+214    	; 0x1c7e <GPIO_readPin+0x124>
    1ba8:	4c 81       	ldd	r20, Y+4	; 0x04
    1baa:	5d 81       	ldd	r21, Y+5	; 0x05
    1bac:	42 30       	cpi	r20, 0x02	; 2
    1bae:	51 05       	cpc	r21, r1
    1bb0:	b9 f1       	breq	.+110    	; 0x1c20 <GPIO_readPin+0xc6>
    1bb2:	8c 81       	ldd	r24, Y+4	; 0x04
    1bb4:	9d 81       	ldd	r25, Y+5	; 0x05
    1bb6:	83 30       	cpi	r24, 0x03	; 3
    1bb8:	91 05       	cpc	r25, r1
    1bba:	09 f4       	brne	.+2      	; 0x1bbe <GPIO_readPin+0x64>
    1bbc:	49 c0       	rjmp	.+146    	; 0x1c50 <GPIO_readPin+0xf6>
    1bbe:	5f c0       	rjmp	.+190    	; 0x1c7e <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1bc0:	e9 e3       	ldi	r30, 0x39	; 57
    1bc2:	f0 e0       	ldi	r31, 0x00	; 0
    1bc4:	80 81       	ld	r24, Z
    1bc6:	28 2f       	mov	r18, r24
    1bc8:	30 e0       	ldi	r19, 0x00	; 0
    1bca:	8b 81       	ldd	r24, Y+3	; 0x03
    1bcc:	88 2f       	mov	r24, r24
    1bce:	90 e0       	ldi	r25, 0x00	; 0
    1bd0:	a9 01       	movw	r20, r18
    1bd2:	02 c0       	rjmp	.+4      	; 0x1bd8 <GPIO_readPin+0x7e>
    1bd4:	55 95       	asr	r21
    1bd6:	47 95       	ror	r20
    1bd8:	8a 95       	dec	r24
    1bda:	e2 f7       	brpl	.-8      	; 0x1bd4 <GPIO_readPin+0x7a>
    1bdc:	ca 01       	movw	r24, r20
    1bde:	81 70       	andi	r24, 0x01	; 1
    1be0:	90 70       	andi	r25, 0x00	; 0
    1be2:	88 23       	and	r24, r24
    1be4:	19 f0       	breq	.+6      	; 0x1bec <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1be6:	81 e0       	ldi	r24, 0x01	; 1
    1be8:	89 83       	std	Y+1, r24	; 0x01
    1bea:	49 c0       	rjmp	.+146    	; 0x1c7e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1bec:	19 82       	std	Y+1, r1	; 0x01
    1bee:	47 c0       	rjmp	.+142    	; 0x1c7e <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1bf0:	e6 e3       	ldi	r30, 0x36	; 54
    1bf2:	f0 e0       	ldi	r31, 0x00	; 0
    1bf4:	80 81       	ld	r24, Z
    1bf6:	28 2f       	mov	r18, r24
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	8b 81       	ldd	r24, Y+3	; 0x03
    1bfc:	88 2f       	mov	r24, r24
    1bfe:	90 e0       	ldi	r25, 0x00	; 0
    1c00:	a9 01       	movw	r20, r18
    1c02:	02 c0       	rjmp	.+4      	; 0x1c08 <GPIO_readPin+0xae>
    1c04:	55 95       	asr	r21
    1c06:	47 95       	ror	r20
    1c08:	8a 95       	dec	r24
    1c0a:	e2 f7       	brpl	.-8      	; 0x1c04 <GPIO_readPin+0xaa>
    1c0c:	ca 01       	movw	r24, r20
    1c0e:	81 70       	andi	r24, 0x01	; 1
    1c10:	90 70       	andi	r25, 0x00	; 0
    1c12:	88 23       	and	r24, r24
    1c14:	19 f0       	breq	.+6      	; 0x1c1c <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1c16:	81 e0       	ldi	r24, 0x01	; 1
    1c18:	89 83       	std	Y+1, r24	; 0x01
    1c1a:	31 c0       	rjmp	.+98     	; 0x1c7e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1c1c:	19 82       	std	Y+1, r1	; 0x01
    1c1e:	2f c0       	rjmp	.+94     	; 0x1c7e <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1c20:	e3 e3       	ldi	r30, 0x33	; 51
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	80 81       	ld	r24, Z
    1c26:	28 2f       	mov	r18, r24
    1c28:	30 e0       	ldi	r19, 0x00	; 0
    1c2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2c:	88 2f       	mov	r24, r24
    1c2e:	90 e0       	ldi	r25, 0x00	; 0
    1c30:	a9 01       	movw	r20, r18
    1c32:	02 c0       	rjmp	.+4      	; 0x1c38 <GPIO_readPin+0xde>
    1c34:	55 95       	asr	r21
    1c36:	47 95       	ror	r20
    1c38:	8a 95       	dec	r24
    1c3a:	e2 f7       	brpl	.-8      	; 0x1c34 <GPIO_readPin+0xda>
    1c3c:	ca 01       	movw	r24, r20
    1c3e:	81 70       	andi	r24, 0x01	; 1
    1c40:	90 70       	andi	r25, 0x00	; 0
    1c42:	88 23       	and	r24, r24
    1c44:	19 f0       	breq	.+6      	; 0x1c4c <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1c46:	81 e0       	ldi	r24, 0x01	; 1
    1c48:	89 83       	std	Y+1, r24	; 0x01
    1c4a:	19 c0       	rjmp	.+50     	; 0x1c7e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1c4c:	19 82       	std	Y+1, r1	; 0x01
    1c4e:	17 c0       	rjmp	.+46     	; 0x1c7e <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1c50:	e0 e3       	ldi	r30, 0x30	; 48
    1c52:	f0 e0       	ldi	r31, 0x00	; 0
    1c54:	80 81       	ld	r24, Z
    1c56:	28 2f       	mov	r18, r24
    1c58:	30 e0       	ldi	r19, 0x00	; 0
    1c5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c5c:	88 2f       	mov	r24, r24
    1c5e:	90 e0       	ldi	r25, 0x00	; 0
    1c60:	a9 01       	movw	r20, r18
    1c62:	02 c0       	rjmp	.+4      	; 0x1c68 <GPIO_readPin+0x10e>
    1c64:	55 95       	asr	r21
    1c66:	47 95       	ror	r20
    1c68:	8a 95       	dec	r24
    1c6a:	e2 f7       	brpl	.-8      	; 0x1c64 <GPIO_readPin+0x10a>
    1c6c:	ca 01       	movw	r24, r20
    1c6e:	81 70       	andi	r24, 0x01	; 1
    1c70:	90 70       	andi	r25, 0x00	; 0
    1c72:	88 23       	and	r24, r24
    1c74:	19 f0       	breq	.+6      	; 0x1c7c <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1c76:	81 e0       	ldi	r24, 0x01	; 1
    1c78:	89 83       	std	Y+1, r24	; 0x01
    1c7a:	01 c0       	rjmp	.+2      	; 0x1c7e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1c7c:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1c7e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c80:	0f 90       	pop	r0
    1c82:	0f 90       	pop	r0
    1c84:	0f 90       	pop	r0
    1c86:	0f 90       	pop	r0
    1c88:	0f 90       	pop	r0
    1c8a:	cf 91       	pop	r28
    1c8c:	df 91       	pop	r29
    1c8e:	08 95       	ret

00001c90 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1c90:	df 93       	push	r29
    1c92:	cf 93       	push	r28
    1c94:	00 d0       	rcall	.+0      	; 0x1c96 <GPIO_setupPortDirection+0x6>
    1c96:	00 d0       	rcall	.+0      	; 0x1c98 <GPIO_setupPortDirection+0x8>
    1c98:	cd b7       	in	r28, 0x3d	; 61
    1c9a:	de b7       	in	r29, 0x3e	; 62
    1c9c:	89 83       	std	Y+1, r24	; 0x01
    1c9e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1ca0:	89 81       	ldd	r24, Y+1	; 0x01
    1ca2:	84 30       	cpi	r24, 0x04	; 4
    1ca4:	90 f5       	brcc	.+100    	; 0x1d0a <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1ca6:	89 81       	ldd	r24, Y+1	; 0x01
    1ca8:	28 2f       	mov	r18, r24
    1caa:	30 e0       	ldi	r19, 0x00	; 0
    1cac:	3c 83       	std	Y+4, r19	; 0x04
    1cae:	2b 83       	std	Y+3, r18	; 0x03
    1cb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1cb2:	9c 81       	ldd	r25, Y+4	; 0x04
    1cb4:	81 30       	cpi	r24, 0x01	; 1
    1cb6:	91 05       	cpc	r25, r1
    1cb8:	d1 f0       	breq	.+52     	; 0x1cee <GPIO_setupPortDirection+0x5e>
    1cba:	2b 81       	ldd	r18, Y+3	; 0x03
    1cbc:	3c 81       	ldd	r19, Y+4	; 0x04
    1cbe:	22 30       	cpi	r18, 0x02	; 2
    1cc0:	31 05       	cpc	r19, r1
    1cc2:	2c f4       	brge	.+10     	; 0x1cce <GPIO_setupPortDirection+0x3e>
    1cc4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc6:	9c 81       	ldd	r25, Y+4	; 0x04
    1cc8:	00 97       	sbiw	r24, 0x00	; 0
    1cca:	61 f0       	breq	.+24     	; 0x1ce4 <GPIO_setupPortDirection+0x54>
    1ccc:	1e c0       	rjmp	.+60     	; 0x1d0a <GPIO_setupPortDirection+0x7a>
    1cce:	2b 81       	ldd	r18, Y+3	; 0x03
    1cd0:	3c 81       	ldd	r19, Y+4	; 0x04
    1cd2:	22 30       	cpi	r18, 0x02	; 2
    1cd4:	31 05       	cpc	r19, r1
    1cd6:	81 f0       	breq	.+32     	; 0x1cf8 <GPIO_setupPortDirection+0x68>
    1cd8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cda:	9c 81       	ldd	r25, Y+4	; 0x04
    1cdc:	83 30       	cpi	r24, 0x03	; 3
    1cde:	91 05       	cpc	r25, r1
    1ce0:	81 f0       	breq	.+32     	; 0x1d02 <GPIO_setupPortDirection+0x72>
    1ce2:	13 c0       	rjmp	.+38     	; 0x1d0a <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1ce4:	ea e3       	ldi	r30, 0x3A	; 58
    1ce6:	f0 e0       	ldi	r31, 0x00	; 0
    1ce8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cea:	80 83       	st	Z, r24
    1cec:	0e c0       	rjmp	.+28     	; 0x1d0a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1cee:	e7 e3       	ldi	r30, 0x37	; 55
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf4:	80 83       	st	Z, r24
    1cf6:	09 c0       	rjmp	.+18     	; 0x1d0a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1cf8:	e4 e3       	ldi	r30, 0x34	; 52
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfe:	80 83       	st	Z, r24
    1d00:	04 c0       	rjmp	.+8      	; 0x1d0a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1d02:	e1 e3       	ldi	r30, 0x31	; 49
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	8a 81       	ldd	r24, Y+2	; 0x02
    1d08:	80 83       	st	Z, r24
			break;
		}
	}
}
    1d0a:	0f 90       	pop	r0
    1d0c:	0f 90       	pop	r0
    1d0e:	0f 90       	pop	r0
    1d10:	0f 90       	pop	r0
    1d12:	cf 91       	pop	r28
    1d14:	df 91       	pop	r29
    1d16:	08 95       	ret

00001d18 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1d18:	df 93       	push	r29
    1d1a:	cf 93       	push	r28
    1d1c:	00 d0       	rcall	.+0      	; 0x1d1e <GPIO_writePort+0x6>
    1d1e:	00 d0       	rcall	.+0      	; 0x1d20 <GPIO_writePort+0x8>
    1d20:	cd b7       	in	r28, 0x3d	; 61
    1d22:	de b7       	in	r29, 0x3e	; 62
    1d24:	89 83       	std	Y+1, r24	; 0x01
    1d26:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1d28:	89 81       	ldd	r24, Y+1	; 0x01
    1d2a:	84 30       	cpi	r24, 0x04	; 4
    1d2c:	90 f5       	brcc	.+100    	; 0x1d92 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1d2e:	89 81       	ldd	r24, Y+1	; 0x01
    1d30:	28 2f       	mov	r18, r24
    1d32:	30 e0       	ldi	r19, 0x00	; 0
    1d34:	3c 83       	std	Y+4, r19	; 0x04
    1d36:	2b 83       	std	Y+3, r18	; 0x03
    1d38:	8b 81       	ldd	r24, Y+3	; 0x03
    1d3a:	9c 81       	ldd	r25, Y+4	; 0x04
    1d3c:	81 30       	cpi	r24, 0x01	; 1
    1d3e:	91 05       	cpc	r25, r1
    1d40:	d1 f0       	breq	.+52     	; 0x1d76 <GPIO_writePort+0x5e>
    1d42:	2b 81       	ldd	r18, Y+3	; 0x03
    1d44:	3c 81       	ldd	r19, Y+4	; 0x04
    1d46:	22 30       	cpi	r18, 0x02	; 2
    1d48:	31 05       	cpc	r19, r1
    1d4a:	2c f4       	brge	.+10     	; 0x1d56 <GPIO_writePort+0x3e>
    1d4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d4e:	9c 81       	ldd	r25, Y+4	; 0x04
    1d50:	00 97       	sbiw	r24, 0x00	; 0
    1d52:	61 f0       	breq	.+24     	; 0x1d6c <GPIO_writePort+0x54>
    1d54:	1e c0       	rjmp	.+60     	; 0x1d92 <GPIO_writePort+0x7a>
    1d56:	2b 81       	ldd	r18, Y+3	; 0x03
    1d58:	3c 81       	ldd	r19, Y+4	; 0x04
    1d5a:	22 30       	cpi	r18, 0x02	; 2
    1d5c:	31 05       	cpc	r19, r1
    1d5e:	81 f0       	breq	.+32     	; 0x1d80 <GPIO_writePort+0x68>
    1d60:	8b 81       	ldd	r24, Y+3	; 0x03
    1d62:	9c 81       	ldd	r25, Y+4	; 0x04
    1d64:	83 30       	cpi	r24, 0x03	; 3
    1d66:	91 05       	cpc	r25, r1
    1d68:	81 f0       	breq	.+32     	; 0x1d8a <GPIO_writePort+0x72>
    1d6a:	13 c0       	rjmp	.+38     	; 0x1d92 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1d6c:	eb e3       	ldi	r30, 0x3B	; 59
    1d6e:	f0 e0       	ldi	r31, 0x00	; 0
    1d70:	8a 81       	ldd	r24, Y+2	; 0x02
    1d72:	80 83       	st	Z, r24
    1d74:	0e c0       	rjmp	.+28     	; 0x1d92 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1d76:	e8 e3       	ldi	r30, 0x38	; 56
    1d78:	f0 e0       	ldi	r31, 0x00	; 0
    1d7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d7c:	80 83       	st	Z, r24
    1d7e:	09 c0       	rjmp	.+18     	; 0x1d92 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1d80:	e5 e3       	ldi	r30, 0x35	; 53
    1d82:	f0 e0       	ldi	r31, 0x00	; 0
    1d84:	8a 81       	ldd	r24, Y+2	; 0x02
    1d86:	80 83       	st	Z, r24
    1d88:	04 c0       	rjmp	.+8      	; 0x1d92 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1d8a:	e2 e3       	ldi	r30, 0x32	; 50
    1d8c:	f0 e0       	ldi	r31, 0x00	; 0
    1d8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d90:	80 83       	st	Z, r24
			break;
		}
	}
}
    1d92:	0f 90       	pop	r0
    1d94:	0f 90       	pop	r0
    1d96:	0f 90       	pop	r0
    1d98:	0f 90       	pop	r0
    1d9a:	cf 91       	pop	r28
    1d9c:	df 91       	pop	r29
    1d9e:	08 95       	ret

00001da0 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1da0:	df 93       	push	r29
    1da2:	cf 93       	push	r28
    1da4:	00 d0       	rcall	.+0      	; 0x1da6 <GPIO_readPort+0x6>
    1da6:	00 d0       	rcall	.+0      	; 0x1da8 <GPIO_readPort+0x8>
    1da8:	cd b7       	in	r28, 0x3d	; 61
    1daa:	de b7       	in	r29, 0x3e	; 62
    1dac:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1dae:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1db0:	8a 81       	ldd	r24, Y+2	; 0x02
    1db2:	84 30       	cpi	r24, 0x04	; 4
    1db4:	90 f5       	brcc	.+100    	; 0x1e1a <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1db6:	8a 81       	ldd	r24, Y+2	; 0x02
    1db8:	28 2f       	mov	r18, r24
    1dba:	30 e0       	ldi	r19, 0x00	; 0
    1dbc:	3c 83       	std	Y+4, r19	; 0x04
    1dbe:	2b 83       	std	Y+3, r18	; 0x03
    1dc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc2:	9c 81       	ldd	r25, Y+4	; 0x04
    1dc4:	81 30       	cpi	r24, 0x01	; 1
    1dc6:	91 05       	cpc	r25, r1
    1dc8:	d1 f0       	breq	.+52     	; 0x1dfe <GPIO_readPort+0x5e>
    1dca:	2b 81       	ldd	r18, Y+3	; 0x03
    1dcc:	3c 81       	ldd	r19, Y+4	; 0x04
    1dce:	22 30       	cpi	r18, 0x02	; 2
    1dd0:	31 05       	cpc	r19, r1
    1dd2:	2c f4       	brge	.+10     	; 0x1dde <GPIO_readPort+0x3e>
    1dd4:	8b 81       	ldd	r24, Y+3	; 0x03
    1dd6:	9c 81       	ldd	r25, Y+4	; 0x04
    1dd8:	00 97       	sbiw	r24, 0x00	; 0
    1dda:	61 f0       	breq	.+24     	; 0x1df4 <GPIO_readPort+0x54>
    1ddc:	1e c0       	rjmp	.+60     	; 0x1e1a <GPIO_readPort+0x7a>
    1dde:	2b 81       	ldd	r18, Y+3	; 0x03
    1de0:	3c 81       	ldd	r19, Y+4	; 0x04
    1de2:	22 30       	cpi	r18, 0x02	; 2
    1de4:	31 05       	cpc	r19, r1
    1de6:	81 f0       	breq	.+32     	; 0x1e08 <GPIO_readPort+0x68>
    1de8:	8b 81       	ldd	r24, Y+3	; 0x03
    1dea:	9c 81       	ldd	r25, Y+4	; 0x04
    1dec:	83 30       	cpi	r24, 0x03	; 3
    1dee:	91 05       	cpc	r25, r1
    1df0:	81 f0       	breq	.+32     	; 0x1e12 <GPIO_readPort+0x72>
    1df2:	13 c0       	rjmp	.+38     	; 0x1e1a <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1df4:	e9 e3       	ldi	r30, 0x39	; 57
    1df6:	f0 e0       	ldi	r31, 0x00	; 0
    1df8:	80 81       	ld	r24, Z
    1dfa:	89 83       	std	Y+1, r24	; 0x01
    1dfc:	0e c0       	rjmp	.+28     	; 0x1e1a <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1dfe:	e6 e3       	ldi	r30, 0x36	; 54
    1e00:	f0 e0       	ldi	r31, 0x00	; 0
    1e02:	80 81       	ld	r24, Z
    1e04:	89 83       	std	Y+1, r24	; 0x01
    1e06:	09 c0       	rjmp	.+18     	; 0x1e1a <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1e08:	e3 e3       	ldi	r30, 0x33	; 51
    1e0a:	f0 e0       	ldi	r31, 0x00	; 0
    1e0c:	80 81       	ld	r24, Z
    1e0e:	89 83       	std	Y+1, r24	; 0x01
    1e10:	04 c0       	rjmp	.+8      	; 0x1e1a <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1e12:	e0 e3       	ldi	r30, 0x30	; 48
    1e14:	f0 e0       	ldi	r31, 0x00	; 0
    1e16:	80 81       	ld	r24, Z
    1e18:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1e1a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e1c:	0f 90       	pop	r0
    1e1e:	0f 90       	pop	r0
    1e20:	0f 90       	pop	r0
    1e22:	0f 90       	pop	r0
    1e24:	cf 91       	pop	r28
    1e26:	df 91       	pop	r29
    1e28:	08 95       	ret

00001e2a <TWI_init>:

#include "common_macros.h"
#include <avr/io.h>

void TWI_init(I2C_Config *Config_Ptr)
{
    1e2a:	0f 93       	push	r16
    1e2c:	1f 93       	push	r17
    1e2e:	df 93       	push	r29
    1e30:	cf 93       	push	r28
    1e32:	00 d0       	rcall	.+0      	; 0x1e34 <TWI_init+0xa>
    1e34:	cd b7       	in	r28, 0x3d	; 61
    1e36:	de b7       	in	r29, 0x3e	; 62
    1e38:	9a 83       	std	Y+2, r25	; 0x02
    1e3a:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = ((8000000/Config_Ptr->bit_rate)-16)/2;
    1e3c:	00 e2       	ldi	r16, 0x20	; 32
    1e3e:	10 e0       	ldi	r17, 0x00	; 0
    1e40:	e9 81       	ldd	r30, Y+1	; 0x01
    1e42:	fa 81       	ldd	r31, Y+2	; 0x02
    1e44:	20 81       	ld	r18, Z
    1e46:	31 81       	ldd	r19, Z+1	; 0x01
    1e48:	42 81       	ldd	r20, Z+2	; 0x02
    1e4a:	53 81       	ldd	r21, Z+3	; 0x03
    1e4c:	80 e0       	ldi	r24, 0x00	; 0
    1e4e:	92 e1       	ldi	r25, 0x12	; 18
    1e50:	aa e7       	ldi	r26, 0x7A	; 122
    1e52:	b0 e0       	ldi	r27, 0x00	; 0
    1e54:	bc 01       	movw	r22, r24
    1e56:	cd 01       	movw	r24, r26
    1e58:	0e 94 d7 10 	call	0x21ae	; 0x21ae <__udivmodsi4>
    1e5c:	da 01       	movw	r26, r20
    1e5e:	c9 01       	movw	r24, r18
    1e60:	40 97       	sbiw	r24, 0x10	; 16
    1e62:	a1 09       	sbc	r26, r1
    1e64:	b1 09       	sbc	r27, r1
    1e66:	b6 95       	lsr	r27
    1e68:	a7 95       	ror	r26
    1e6a:	97 95       	ror	r25
    1e6c:	87 95       	ror	r24
    1e6e:	f8 01       	movw	r30, r16
    1e70:	80 83       	st	Z, r24

	TWSR = 0x00;
    1e72:	e1 e2       	ldi	r30, 0x21	; 33
    1e74:	f0 e0       	ldi	r31, 0x00	; 0
    1e76:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = (Config_Ptr->slave_address)<<1; // my address = 0x01 :)
    1e78:	a2 e2       	ldi	r26, 0x22	; 34
    1e7a:	b0 e0       	ldi	r27, 0x00	; 0
    1e7c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e7e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e80:	84 81       	ldd	r24, Z+4	; 0x04
    1e82:	88 0f       	add	r24, r24
    1e84:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1e86:	e6 e5       	ldi	r30, 0x56	; 86
    1e88:	f0 e0       	ldi	r31, 0x00	; 0
    1e8a:	84 e0       	ldi	r24, 0x04	; 4
    1e8c:	80 83       	st	Z, r24
}
    1e8e:	0f 90       	pop	r0
    1e90:	0f 90       	pop	r0
    1e92:	cf 91       	pop	r28
    1e94:	df 91       	pop	r29
    1e96:	1f 91       	pop	r17
    1e98:	0f 91       	pop	r16
    1e9a:	08 95       	ret

00001e9c <TWI_start>:

void TWI_start(void)
{
    1e9c:	df 93       	push	r29
    1e9e:	cf 93       	push	r28
    1ea0:	cd b7       	in	r28, 0x3d	; 61
    1ea2:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1ea4:	e6 e5       	ldi	r30, 0x56	; 86
    1ea6:	f0 e0       	ldi	r31, 0x00	; 0
    1ea8:	84 ea       	ldi	r24, 0xA4	; 164
    1eaa:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1eac:	e6 e5       	ldi	r30, 0x56	; 86
    1eae:	f0 e0       	ldi	r31, 0x00	; 0
    1eb0:	80 81       	ld	r24, Z
    1eb2:	88 23       	and	r24, r24
    1eb4:	dc f7       	brge	.-10     	; 0x1eac <TWI_start+0x10>
}
    1eb6:	cf 91       	pop	r28
    1eb8:	df 91       	pop	r29
    1eba:	08 95       	ret

00001ebc <TWI_stop>:

void TWI_stop(void)
{
    1ebc:	df 93       	push	r29
    1ebe:	cf 93       	push	r28
    1ec0:	cd b7       	in	r28, 0x3d	; 61
    1ec2:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1ec4:	e6 e5       	ldi	r30, 0x56	; 86
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	84 e9       	ldi	r24, 0x94	; 148
    1eca:	80 83       	st	Z, r24
}
    1ecc:	cf 91       	pop	r28
    1ece:	df 91       	pop	r29
    1ed0:	08 95       	ret

00001ed2 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1ed2:	df 93       	push	r29
    1ed4:	cf 93       	push	r28
    1ed6:	0f 92       	push	r0
    1ed8:	cd b7       	in	r28, 0x3d	; 61
    1eda:	de b7       	in	r29, 0x3e	; 62
    1edc:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1ede:	e3 e2       	ldi	r30, 0x23	; 35
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	89 81       	ldd	r24, Y+1	; 0x01
    1ee4:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1ee6:	e6 e5       	ldi	r30, 0x56	; 86
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	84 e8       	ldi	r24, 0x84	; 132
    1eec:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1eee:	e6 e5       	ldi	r30, 0x56	; 86
    1ef0:	f0 e0       	ldi	r31, 0x00	; 0
    1ef2:	80 81       	ld	r24, Z
    1ef4:	88 23       	and	r24, r24
    1ef6:	dc f7       	brge	.-10     	; 0x1eee <TWI_writeByte+0x1c>
}
    1ef8:	0f 90       	pop	r0
    1efa:	cf 91       	pop	r28
    1efc:	df 91       	pop	r29
    1efe:	08 95       	ret

00001f00 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1f00:	df 93       	push	r29
    1f02:	cf 93       	push	r28
    1f04:	cd b7       	in	r28, 0x3d	; 61
    1f06:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1f08:	e6 e5       	ldi	r30, 0x56	; 86
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	84 ec       	ldi	r24, 0xC4	; 196
    1f0e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1f10:	e6 e5       	ldi	r30, 0x56	; 86
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	80 81       	ld	r24, Z
    1f16:	88 23       	and	r24, r24
    1f18:	dc f7       	brge	.-10     	; 0x1f10 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    1f1a:	e3 e2       	ldi	r30, 0x23	; 35
    1f1c:	f0 e0       	ldi	r31, 0x00	; 0
    1f1e:	80 81       	ld	r24, Z
}
    1f20:	cf 91       	pop	r28
    1f22:	df 91       	pop	r29
    1f24:	08 95       	ret

00001f26 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    1f26:	df 93       	push	r29
    1f28:	cf 93       	push	r28
    1f2a:	cd b7       	in	r28, 0x3d	; 61
    1f2c:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1f2e:	e6 e5       	ldi	r30, 0x56	; 86
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	84 e8       	ldi	r24, 0x84	; 132
    1f34:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1f36:	e6 e5       	ldi	r30, 0x56	; 86
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	88 23       	and	r24, r24
    1f3e:	dc f7       	brge	.-10     	; 0x1f36 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1f40:	e3 e2       	ldi	r30, 0x23	; 35
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	80 81       	ld	r24, Z
}
    1f46:	cf 91       	pop	r28
    1f48:	df 91       	pop	r29
    1f4a:	08 95       	ret

00001f4c <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1f4c:	df 93       	push	r29
    1f4e:	cf 93       	push	r28
    1f50:	0f 92       	push	r0
    1f52:	cd b7       	in	r28, 0x3d	; 61
    1f54:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    1f56:	e1 e2       	ldi	r30, 0x21	; 33
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	80 81       	ld	r24, Z
    1f5c:	88 7f       	andi	r24, 0xF8	; 248
    1f5e:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1f60:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f62:	0f 90       	pop	r0
    1f64:	cf 91       	pop	r28
    1f66:	df 91       	pop	r29
    1f68:	08 95       	ret

00001f6a <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(UART_Config *Config_Ptr)
{
    1f6a:	df 93       	push	r29
    1f6c:	cf 93       	push	r28
    1f6e:	00 d0       	rcall	.+0      	; 0x1f70 <UART_init+0x6>
    1f70:	00 d0       	rcall	.+0      	; 0x1f72 <UART_init+0x8>
    1f72:	cd b7       	in	r28, 0x3d	; 61
    1f74:	de b7       	in	r29, 0x3e	; 62
    1f76:	9c 83       	std	Y+4, r25	; 0x04
    1f78:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    1f7a:	1a 82       	std	Y+2, r1	; 0x02
    1f7c:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    1f7e:	eb e2       	ldi	r30, 0x2B	; 43
    1f80:	f0 e0       	ldi	r31, 0x00	; 0
    1f82:	82 e0       	ldi	r24, 0x02	; 2
    1f84:	80 83       	st	Z, r24
	 * UDRIE = 0 Disable USART Data Register Empty Interrupt Enable
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 according to the configuration structure
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1f86:	ea e2       	ldi	r30, 0x2A	; 42
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	88 e1       	ldi	r24, 0x18	; 24
    1f8c:	80 83       	st	Z, r24
	UCSRB= (UCSRB&0xFB)| ((Config_Ptr->frame)&0b100);
    1f8e:	aa e2       	ldi	r26, 0x2A	; 42
    1f90:	b0 e0       	ldi	r27, 0x00	; 0
    1f92:	ea e2       	ldi	r30, 0x2A	; 42
    1f94:	f0 e0       	ldi	r31, 0x00	; 0
    1f96:	80 81       	ld	r24, Z
    1f98:	98 2f       	mov	r25, r24
    1f9a:	9b 7f       	andi	r25, 0xFB	; 251
    1f9c:	eb 81       	ldd	r30, Y+3	; 0x03
    1f9e:	fc 81       	ldd	r31, Y+4	; 0x04
    1fa0:	82 81       	ldd	r24, Z+2	; 0x02
    1fa2:	84 70       	andi	r24, 0x04	; 4
    1fa4:	89 2b       	or	r24, r25
    1fa6:	8c 93       	st	X, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL);
    1fa8:	e0 e4       	ldi	r30, 0x40	; 64
    1faa:	f0 e0       	ldi	r31, 0x00	; 0
    1fac:	80 e8       	ldi	r24, 0x80	; 128
    1fae:	80 83       	st	Z, r24
	UCSRC= (UCSRC&0xCF) | ((Config_Ptr->parity)<<4);
    1fb0:	a0 e4       	ldi	r26, 0x40	; 64
    1fb2:	b0 e0       	ldi	r27, 0x00	; 0
    1fb4:	e0 e4       	ldi	r30, 0x40	; 64
    1fb6:	f0 e0       	ldi	r31, 0x00	; 0
    1fb8:	80 81       	ld	r24, Z
    1fba:	28 2f       	mov	r18, r24
    1fbc:	2f 7c       	andi	r18, 0xCF	; 207
    1fbe:	eb 81       	ldd	r30, Y+3	; 0x03
    1fc0:	fc 81       	ldd	r31, Y+4	; 0x04
    1fc2:	80 81       	ld	r24, Z
    1fc4:	88 2f       	mov	r24, r24
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	82 95       	swap	r24
    1fca:	92 95       	swap	r25
    1fcc:	90 7f       	andi	r25, 0xF0	; 240
    1fce:	98 27       	eor	r25, r24
    1fd0:	80 7f       	andi	r24, 0xF0	; 240
    1fd2:	98 27       	eor	r25, r24
    1fd4:	82 2b       	or	r24, r18
    1fd6:	8c 93       	st	X, r24
	UCSRC=(UCSRC&0xF7) | ((Config_Ptr->stop_bit)<<3);
    1fd8:	a0 e4       	ldi	r26, 0x40	; 64
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e0 e4       	ldi	r30, 0x40	; 64
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	80 81       	ld	r24, Z
    1fe2:	28 2f       	mov	r18, r24
    1fe4:	27 7f       	andi	r18, 0xF7	; 247
    1fe6:	eb 81       	ldd	r30, Y+3	; 0x03
    1fe8:	fc 81       	ldd	r31, Y+4	; 0x04
    1fea:	81 81       	ldd	r24, Z+1	; 0x01
    1fec:	88 2f       	mov	r24, r24
    1fee:	90 e0       	ldi	r25, 0x00	; 0
    1ff0:	88 0f       	add	r24, r24
    1ff2:	99 1f       	adc	r25, r25
    1ff4:	88 0f       	add	r24, r24
    1ff6:	99 1f       	adc	r25, r25
    1ff8:	88 0f       	add	r24, r24
    1ffa:	99 1f       	adc	r25, r25
    1ffc:	82 2b       	or	r24, r18
    1ffe:	8c 93       	st	X, r24
	UCSRC=(UCSRC&0xF9) | (((Config_Ptr->frame)&0x011)<<1);
    2000:	a0 e4       	ldi	r26, 0x40	; 64
    2002:	b0 e0       	ldi	r27, 0x00	; 0
    2004:	e0 e4       	ldi	r30, 0x40	; 64
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	28 2f       	mov	r18, r24
    200c:	29 7f       	andi	r18, 0xF9	; 249
    200e:	eb 81       	ldd	r30, Y+3	; 0x03
    2010:	fc 81       	ldd	r31, Y+4	; 0x04
    2012:	82 81       	ldd	r24, Z+2	; 0x02
    2014:	88 2f       	mov	r24, r24
    2016:	90 e0       	ldi	r25, 0x00	; 0
    2018:	81 71       	andi	r24, 0x11	; 17
    201a:	90 70       	andi	r25, 0x00	; 0
    201c:	88 0f       	add	r24, r24
    201e:	99 1f       	adc	r25, r25
    2020:	82 2b       	or	r24, r18
    2022:	8c 93       	st	X, r24
//	UCSRC = (1<<URSEL) |((Config_Ptr->parity & 0x03)<<UPM0)|((Config_Ptr->stop_bit & 0x01)<<USBS)|
	//		(Config_Ptr->frame);
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    2024:	eb 81       	ldd	r30, Y+3	; 0x03
    2026:	fc 81       	ldd	r31, Y+4	; 0x04
    2028:	83 81       	ldd	r24, Z+3	; 0x03
    202a:	94 81       	ldd	r25, Z+4	; 0x04
    202c:	a5 81       	ldd	r26, Z+5	; 0x05
    202e:	b6 81       	ldd	r27, Z+6	; 0x06
    2030:	88 0f       	add	r24, r24
    2032:	99 1f       	adc	r25, r25
    2034:	aa 1f       	adc	r26, r26
    2036:	bb 1f       	adc	r27, r27
    2038:	88 0f       	add	r24, r24
    203a:	99 1f       	adc	r25, r25
    203c:	aa 1f       	adc	r26, r26
    203e:	bb 1f       	adc	r27, r27
    2040:	88 0f       	add	r24, r24
    2042:	99 1f       	adc	r25, r25
    2044:	aa 1f       	adc	r26, r26
    2046:	bb 1f       	adc	r27, r27
    2048:	9c 01       	movw	r18, r24
    204a:	ad 01       	movw	r20, r26
    204c:	80 e4       	ldi	r24, 0x40	; 64
    204e:	92 e4       	ldi	r25, 0x42	; 66
    2050:	af e0       	ldi	r26, 0x0F	; 15
    2052:	b0 e0       	ldi	r27, 0x00	; 0
    2054:	bc 01       	movw	r22, r24
    2056:	cd 01       	movw	r24, r26
    2058:	0e 94 d7 10 	call	0x21ae	; 0x21ae <__udivmodsi4>
    205c:	da 01       	movw	r26, r20
    205e:	c9 01       	movw	r24, r18
    2060:	01 97       	sbiw	r24, 0x01	; 1
    2062:	9a 83       	std	Y+2, r25	; 0x02
    2064:	89 83       	std	Y+1, r24	; 0x01
	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2066:	e0 e4       	ldi	r30, 0x40	; 64
    2068:	f0 e0       	ldi	r31, 0x00	; 0
    206a:	89 81       	ldd	r24, Y+1	; 0x01
    206c:	9a 81       	ldd	r25, Y+2	; 0x02
    206e:	89 2f       	mov	r24, r25
    2070:	99 27       	eor	r25, r25
    2072:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2074:	e9 e2       	ldi	r30, 0x29	; 41
    2076:	f0 e0       	ldi	r31, 0x00	; 0
    2078:	89 81       	ldd	r24, Y+1	; 0x01
    207a:	80 83       	st	Z, r24
}
    207c:	0f 90       	pop	r0
    207e:	0f 90       	pop	r0
    2080:	0f 90       	pop	r0
    2082:	0f 90       	pop	r0
    2084:	cf 91       	pop	r28
    2086:	df 91       	pop	r29
    2088:	08 95       	ret

0000208a <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    208a:	df 93       	push	r29
    208c:	cf 93       	push	r28
    208e:	0f 92       	push	r0
    2090:	cd b7       	in	r28, 0x3d	; 61
    2092:	de b7       	in	r29, 0x3e	; 62
    2094:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2096:	eb e2       	ldi	r30, 0x2B	; 43
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	88 2f       	mov	r24, r24
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	80 72       	andi	r24, 0x20	; 32
    20a2:	90 70       	andi	r25, 0x00	; 0
    20a4:	00 97       	sbiw	r24, 0x00	; 0
    20a6:	b9 f3       	breq	.-18     	; 0x2096 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    20a8:	ec e2       	ldi	r30, 0x2C	; 44
    20aa:	f0 e0       	ldi	r31, 0x00	; 0
    20ac:	89 81       	ldd	r24, Y+1	; 0x01
    20ae:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    20b0:	0f 90       	pop	r0
    20b2:	cf 91       	pop	r28
    20b4:	df 91       	pop	r29
    20b6:	08 95       	ret

000020b8 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    20b8:	df 93       	push	r29
    20ba:	cf 93       	push	r28
    20bc:	cd b7       	in	r28, 0x3d	; 61
    20be:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    20c0:	eb e2       	ldi	r30, 0x2B	; 43
    20c2:	f0 e0       	ldi	r31, 0x00	; 0
    20c4:	80 81       	ld	r24, Z
    20c6:	88 23       	and	r24, r24
    20c8:	dc f7       	brge	.-10     	; 0x20c0 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    20ca:	ec e2       	ldi	r30, 0x2C	; 44
    20cc:	f0 e0       	ldi	r31, 0x00	; 0
    20ce:	80 81       	ld	r24, Z
}
    20d0:	cf 91       	pop	r28
    20d2:	df 91       	pop	r29
    20d4:	08 95       	ret

000020d6 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    20d6:	df 93       	push	r29
    20d8:	cf 93       	push	r28
    20da:	00 d0       	rcall	.+0      	; 0x20dc <UART_sendString+0x6>
    20dc:	0f 92       	push	r0
    20de:	cd b7       	in	r28, 0x3d	; 61
    20e0:	de b7       	in	r29, 0x3e	; 62
    20e2:	9b 83       	std	Y+3, r25	; 0x03
    20e4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    20e6:	19 82       	std	Y+1, r1	; 0x01
    20e8:	0e c0       	rjmp	.+28     	; 0x2106 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    20ea:	89 81       	ldd	r24, Y+1	; 0x01
    20ec:	28 2f       	mov	r18, r24
    20ee:	30 e0       	ldi	r19, 0x00	; 0
    20f0:	8a 81       	ldd	r24, Y+2	; 0x02
    20f2:	9b 81       	ldd	r25, Y+3	; 0x03
    20f4:	fc 01       	movw	r30, r24
    20f6:	e2 0f       	add	r30, r18
    20f8:	f3 1f       	adc	r31, r19
    20fa:	80 81       	ld	r24, Z
    20fc:	0e 94 45 10 	call	0x208a	; 0x208a <UART_sendByte>
		i++;
    2100:	89 81       	ldd	r24, Y+1	; 0x01
    2102:	8f 5f       	subi	r24, 0xFF	; 255
    2104:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2106:	89 81       	ldd	r24, Y+1	; 0x01
    2108:	28 2f       	mov	r18, r24
    210a:	30 e0       	ldi	r19, 0x00	; 0
    210c:	8a 81       	ldd	r24, Y+2	; 0x02
    210e:	9b 81       	ldd	r25, Y+3	; 0x03
    2110:	fc 01       	movw	r30, r24
    2112:	e2 0f       	add	r30, r18
    2114:	f3 1f       	adc	r31, r19
    2116:	80 81       	ld	r24, Z
    2118:	88 23       	and	r24, r24
    211a:	39 f7       	brne	.-50     	; 0x20ea <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    211c:	0f 90       	pop	r0
    211e:	0f 90       	pop	r0
    2120:	0f 90       	pop	r0
    2122:	cf 91       	pop	r28
    2124:	df 91       	pop	r29
    2126:	08 95       	ret

00002128 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    2128:	0f 93       	push	r16
    212a:	1f 93       	push	r17
    212c:	df 93       	push	r29
    212e:	cf 93       	push	r28
    2130:	00 d0       	rcall	.+0      	; 0x2132 <UART_receiveString+0xa>
    2132:	0f 92       	push	r0
    2134:	cd b7       	in	r28, 0x3d	; 61
    2136:	de b7       	in	r29, 0x3e	; 62
    2138:	9b 83       	std	Y+3, r25	; 0x03
    213a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    213c:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    213e:	89 81       	ldd	r24, Y+1	; 0x01
    2140:	28 2f       	mov	r18, r24
    2142:	30 e0       	ldi	r19, 0x00	; 0
    2144:	8a 81       	ldd	r24, Y+2	; 0x02
    2146:	9b 81       	ldd	r25, Y+3	; 0x03
    2148:	8c 01       	movw	r16, r24
    214a:	02 0f       	add	r16, r18
    214c:	13 1f       	adc	r17, r19
    214e:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <UART_recieveByte>
    2152:	f8 01       	movw	r30, r16
    2154:	80 83       	st	Z, r24
    2156:	0f c0       	rjmp	.+30     	; 0x2176 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2158:	89 81       	ldd	r24, Y+1	; 0x01
    215a:	8f 5f       	subi	r24, 0xFF	; 255
    215c:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    215e:	89 81       	ldd	r24, Y+1	; 0x01
    2160:	28 2f       	mov	r18, r24
    2162:	30 e0       	ldi	r19, 0x00	; 0
    2164:	8a 81       	ldd	r24, Y+2	; 0x02
    2166:	9b 81       	ldd	r25, Y+3	; 0x03
    2168:	8c 01       	movw	r16, r24
    216a:	02 0f       	add	r16, r18
    216c:	13 1f       	adc	r17, r19
    216e:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <UART_recieveByte>
    2172:	f8 01       	movw	r30, r16
    2174:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2176:	89 81       	ldd	r24, Y+1	; 0x01
    2178:	28 2f       	mov	r18, r24
    217a:	30 e0       	ldi	r19, 0x00	; 0
    217c:	8a 81       	ldd	r24, Y+2	; 0x02
    217e:	9b 81       	ldd	r25, Y+3	; 0x03
    2180:	fc 01       	movw	r30, r24
    2182:	e2 0f       	add	r30, r18
    2184:	f3 1f       	adc	r31, r19
    2186:	80 81       	ld	r24, Z
    2188:	83 32       	cpi	r24, 0x23	; 35
    218a:	31 f7       	brne	.-52     	; 0x2158 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    218c:	89 81       	ldd	r24, Y+1	; 0x01
    218e:	28 2f       	mov	r18, r24
    2190:	30 e0       	ldi	r19, 0x00	; 0
    2192:	8a 81       	ldd	r24, Y+2	; 0x02
    2194:	9b 81       	ldd	r25, Y+3	; 0x03
    2196:	fc 01       	movw	r30, r24
    2198:	e2 0f       	add	r30, r18
    219a:	f3 1f       	adc	r31, r19
    219c:	10 82       	st	Z, r1
}
    219e:	0f 90       	pop	r0
    21a0:	0f 90       	pop	r0
    21a2:	0f 90       	pop	r0
    21a4:	cf 91       	pop	r28
    21a6:	df 91       	pop	r29
    21a8:	1f 91       	pop	r17
    21aa:	0f 91       	pop	r16
    21ac:	08 95       	ret

000021ae <__udivmodsi4>:
    21ae:	a1 e2       	ldi	r26, 0x21	; 33
    21b0:	1a 2e       	mov	r1, r26
    21b2:	aa 1b       	sub	r26, r26
    21b4:	bb 1b       	sub	r27, r27
    21b6:	fd 01       	movw	r30, r26
    21b8:	0d c0       	rjmp	.+26     	; 0x21d4 <__udivmodsi4_ep>

000021ba <__udivmodsi4_loop>:
    21ba:	aa 1f       	adc	r26, r26
    21bc:	bb 1f       	adc	r27, r27
    21be:	ee 1f       	adc	r30, r30
    21c0:	ff 1f       	adc	r31, r31
    21c2:	a2 17       	cp	r26, r18
    21c4:	b3 07       	cpc	r27, r19
    21c6:	e4 07       	cpc	r30, r20
    21c8:	f5 07       	cpc	r31, r21
    21ca:	20 f0       	brcs	.+8      	; 0x21d4 <__udivmodsi4_ep>
    21cc:	a2 1b       	sub	r26, r18
    21ce:	b3 0b       	sbc	r27, r19
    21d0:	e4 0b       	sbc	r30, r20
    21d2:	f5 0b       	sbc	r31, r21

000021d4 <__udivmodsi4_ep>:
    21d4:	66 1f       	adc	r22, r22
    21d6:	77 1f       	adc	r23, r23
    21d8:	88 1f       	adc	r24, r24
    21da:	99 1f       	adc	r25, r25
    21dc:	1a 94       	dec	r1
    21de:	69 f7       	brne	.-38     	; 0x21ba <__udivmodsi4_loop>
    21e0:	60 95       	com	r22
    21e2:	70 95       	com	r23
    21e4:	80 95       	com	r24
    21e6:	90 95       	com	r25
    21e8:	9b 01       	movw	r18, r22
    21ea:	ac 01       	movw	r20, r24
    21ec:	bd 01       	movw	r22, r26
    21ee:	cf 01       	movw	r24, r30
    21f0:	08 95       	ret

000021f2 <__prologue_saves__>:
    21f2:	2f 92       	push	r2
    21f4:	3f 92       	push	r3
    21f6:	4f 92       	push	r4
    21f8:	5f 92       	push	r5
    21fa:	6f 92       	push	r6
    21fc:	7f 92       	push	r7
    21fe:	8f 92       	push	r8
    2200:	9f 92       	push	r9
    2202:	af 92       	push	r10
    2204:	bf 92       	push	r11
    2206:	cf 92       	push	r12
    2208:	df 92       	push	r13
    220a:	ef 92       	push	r14
    220c:	ff 92       	push	r15
    220e:	0f 93       	push	r16
    2210:	1f 93       	push	r17
    2212:	cf 93       	push	r28
    2214:	df 93       	push	r29
    2216:	cd b7       	in	r28, 0x3d	; 61
    2218:	de b7       	in	r29, 0x3e	; 62
    221a:	ca 1b       	sub	r28, r26
    221c:	db 0b       	sbc	r29, r27
    221e:	0f b6       	in	r0, 0x3f	; 63
    2220:	f8 94       	cli
    2222:	de bf       	out	0x3e, r29	; 62
    2224:	0f be       	out	0x3f, r0	; 63
    2226:	cd bf       	out	0x3d, r28	; 61
    2228:	09 94       	ijmp

0000222a <__epilogue_restores__>:
    222a:	2a 88       	ldd	r2, Y+18	; 0x12
    222c:	39 88       	ldd	r3, Y+17	; 0x11
    222e:	48 88       	ldd	r4, Y+16	; 0x10
    2230:	5f 84       	ldd	r5, Y+15	; 0x0f
    2232:	6e 84       	ldd	r6, Y+14	; 0x0e
    2234:	7d 84       	ldd	r7, Y+13	; 0x0d
    2236:	8c 84       	ldd	r8, Y+12	; 0x0c
    2238:	9b 84       	ldd	r9, Y+11	; 0x0b
    223a:	aa 84       	ldd	r10, Y+10	; 0x0a
    223c:	b9 84       	ldd	r11, Y+9	; 0x09
    223e:	c8 84       	ldd	r12, Y+8	; 0x08
    2240:	df 80       	ldd	r13, Y+7	; 0x07
    2242:	ee 80       	ldd	r14, Y+6	; 0x06
    2244:	fd 80       	ldd	r15, Y+5	; 0x05
    2246:	0c 81       	ldd	r16, Y+4	; 0x04
    2248:	1b 81       	ldd	r17, Y+3	; 0x03
    224a:	aa 81       	ldd	r26, Y+2	; 0x02
    224c:	b9 81       	ldd	r27, Y+1	; 0x01
    224e:	ce 0f       	add	r28, r30
    2250:	d1 1d       	adc	r29, r1
    2252:	0f b6       	in	r0, 0x3f	; 63
    2254:	f8 94       	cli
    2256:	de bf       	out	0x3e, r29	; 62
    2258:	0f be       	out	0x3f, r0	; 63
    225a:	cd bf       	out	0x3d, r28	; 61
    225c:	ed 01       	movw	r28, r26
    225e:	08 95       	ret

00002260 <_exit>:
    2260:	f8 94       	cli

00002262 <__stop_program>:
    2262:	ff cf       	rjmp	.-2      	; 0x2262 <__stop_program>
