<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="test_0_modify/./master.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="test_0_modify/./master.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c1" loc="c,1,8,1,14" name="master" submodname="master" hier="master"/>
  </cells>
  <netlist>
    <module fl="c1" loc="c,1,8,1,14" name="master" origName="master">
      <var fl="c2" loc="c,2,20,2,25" name="i_clk" dtype_id="1" dir="input" vartype="logic" origName="i_clk"/>
      <var fl="c3" loc="c,3,20,3,26" name="i_rstn" dtype_id="1" dir="input" vartype="logic" origName="i_rstn"/>
      <var fl="c4" loc="c,4,20,4,27" name="o_valid" dtype_id="1" dir="output" vartype="logic" origName="o_valid"/>
      <var fl="c5" loc="c,5,20,5,27" name="i_ready" dtype_id="1" dir="input" vartype="logic" origName="i_ready"/>
      <var fl="c6" loc="c,6,20,6,26" name="o_data" dtype_id="2" dir="output" vartype="logic" origName="o_data"/>
      <var fl="c7" loc="c,7,20,7,26" name="i_data" dtype_id="2" dir="input" vartype="logic" origName="i_data"/>
    </module>
    <typetable fl="a0" loc="a,0,0,0,0">
      <basicdtype fl="c2" loc="c,2,20,2,25" id="1" name="logic"/>
      <basicdtype fl="c6" loc="c,6,13,6,14" id="2" name="logic" left="31" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
