# Design_for_Test_8-bit-adder
This DFT process involves integrating scan chains into a simple adder design for testability, performing synthesis and DRC checks, and generating test patterns using ATPG in TetraMAX.
