<html><body><samp><pre>
<!@TC:1742502088>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Thu Mar 20 20:41:57 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 148.082000 MHz ;
            4096 items scored, 2435 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.892ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              11.665ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

     11.665ns physical path delay SLICE_16 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 4.892ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13B.CLK to     R13C13B.Q0 SLICE_16 (from clk_c)
ROUTE         2     1.569     R13C13B.Q0 to     R12C15C.B1 refresh_counter[1]
CTOF_DEL    ---     0.495     R12C15C.B1 to     R12C15C.F1 SLICE_20
ROUTE         1     0.744     R12C15C.F1 to     R12C14A.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R12C14A.C1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.753     R13C20B.F1 to     R14C20D.C0 N_145
CTOF_DEL    ---     0.495     R14C20D.C0 to     R14C20D.F0 SLICE_47
ROUTE         1     1.811     R14C20D.F0 to  IOL_T20A.OPOS N_137_i (to clk_c)
                  --------
                   11.665   (33.6% logic, 66.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_T20A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.715ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              11.488ns  (34.1% logic, 65.9% route), 8 logic levels.

 Constraint Details:

     11.488ns physical path delay SLICE_15 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 4.715ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13C.CLK to     R13C13C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.392     R13C13C.Q0 to     R12C15C.D1 refresh_counter[3]
CTOF_DEL    ---     0.495     R12C15C.D1 to     R12C15C.F1 SLICE_20
ROUTE         1     0.744     R12C15C.F1 to     R12C14A.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R12C14A.C1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.753     R13C20B.F1 to     R14C20D.C0 N_145
CTOF_DEL    ---     0.495     R14C20D.C0 to     R14C20D.F0 SLICE_47
ROUTE         1     1.811     R14C20D.F0 to  IOL_T20A.OPOS N_137_i (to clk_c)
                  --------
                   11.488   (34.1% logic, 65.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_T20A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.635ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[4]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              11.408ns  (34.3% logic, 65.7% route), 8 logic levels.

 Constraint Details:

     11.408ns physical path delay SLICE_15 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 4.635ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13C.CLK to     R13C13C.Q1 SLICE_15 (from clk_c)
ROUTE         2     1.312     R13C13C.Q1 to     R12C15C.C1 refresh_counter[4]
CTOF_DEL    ---     0.495     R12C15C.C1 to     R12C15C.F1 SLICE_20
ROUTE         1     0.744     R12C15C.F1 to     R12C14A.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R12C14A.C1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.753     R13C20B.F1 to     R14C20D.C0 N_145
CTOF_DEL    ---     0.495     R14C20D.C0 to     R14C20D.F0 SLICE_47
ROUTE         1     1.811     R14C20D.F0 to  IOL_T20A.OPOS N_137_i (to clk_c)
                  --------
                   11.408   (34.3% logic, 65.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_T20A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.629ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              11.402ns  (34.4% logic, 65.6% route), 8 logic levels.

 Constraint Details:

     11.402ns physical path delay SLICE_16 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 4.629ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13B.CLK to     R13C13B.Q1 SLICE_16 (from clk_c)
ROUTE         2     1.306     R13C13B.Q1 to     R12C15C.A1 refresh_counter[2]
CTOF_DEL    ---     0.495     R12C15C.A1 to     R12C15C.F1 SLICE_20
ROUTE         1     0.744     R12C15C.F1 to     R12C14A.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R12C14A.C1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.753     R13C20B.F1 to     R14C20D.C0 N_145
CTOF_DEL    ---     0.495     R14C20D.C0 to     R14C20D.F0 SLICE_47
ROUTE         1     1.811     R14C20D.F0 to  IOL_T20A.OPOS N_137_i (to clk_c)
                  --------
                   11.402   (34.4% logic, 65.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_T20A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.466ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              11.239ns  (34.9% logic, 65.1% route), 8 logic levels.

 Constraint Details:

     11.239ns physical path delay SLICE_16 to ram_side_ras_n_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 4.466ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13B.CLK to     R13C13B.Q0 SLICE_16 (from clk_c)
ROUTE         2     1.569     R13C13B.Q0 to     R12C15C.B1 refresh_counter[1]
CTOF_DEL    ---     0.495     R12C15C.B1 to     R12C15C.F1 SLICE_20
ROUTE         1     0.744     R12C15C.F1 to     R12C14A.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R12C14A.C1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.445     R13C20B.F1 to     R13C20B.C0 N_145
CTOF_DEL    ---     0.495     R13C20B.C0 to     R13C20B.F0 SLICE_43
ROUTE         1     1.693     R13C20B.F0 to  IOL_B20B.OPOS N_141_i (to clk_c)
                  --------
                   11.239   (34.9% logic, 65.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              11.062ns  (35.4% logic, 64.6% route), 8 logic levels.

 Constraint Details:

     11.062ns physical path delay SLICE_15 to ram_side_ras_n_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 4.289ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13C.CLK to     R13C13C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.392     R13C13C.Q0 to     R12C15C.D1 refresh_counter[3]
CTOF_DEL    ---     0.495     R12C15C.D1 to     R12C15C.F1 SLICE_20
ROUTE         1     0.744     R12C15C.F1 to     R12C14A.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R12C14A.C1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.445     R13C20B.F1 to     R13C20B.C0 N_145
CTOF_DEL    ---     0.495     R13C20B.C0 to     R13C20B.F0 SLICE_43
ROUTE         1     1.693     R13C20B.F0 to  IOL_B20B.OPOS N_141_i (to clk_c)
                  --------
                   11.062   (35.4% logic, 64.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[4]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.982ns  (35.7% logic, 64.3% route), 8 logic levels.

 Constraint Details:

     10.982ns physical path delay SLICE_15 to ram_side_ras_n_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 4.209ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13C.CLK to     R13C13C.Q1 SLICE_15 (from clk_c)
ROUTE         2     1.312     R13C13C.Q1 to     R12C15C.C1 refresh_counter[4]
CTOF_DEL    ---     0.495     R12C15C.C1 to     R12C15C.F1 SLICE_20
ROUTE         1     0.744     R12C15C.F1 to     R12C14A.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R12C14A.C1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.445     R13C20B.F1 to     R13C20B.C0 N_145
CTOF_DEL    ---     0.495     R13C20B.C0 to     R13C20B.F0 SLICE_43
ROUTE         1     1.693     R13C20B.F0 to  IOL_B20B.OPOS N_141_i (to clk_c)
                  --------
                   10.982   (35.7% logic, 64.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.976ns  (35.7% logic, 64.3% route), 8 logic levels.

 Constraint Details:

     10.976ns physical path delay SLICE_16 to ram_side_ras_n_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 4.203ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13B.CLK to     R13C13B.Q1 SLICE_16 (from clk_c)
ROUTE         2     1.306     R13C13B.Q1 to     R12C15C.A1 refresh_counter[2]
CTOF_DEL    ---     0.495     R12C15C.A1 to     R12C15C.F1 SLICE_20
ROUTE         1     0.744     R12C15C.F1 to     R12C14A.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R12C14A.C1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.445     R13C20B.F1 to     R13C20B.C0 N_145
CTOF_DEL    ---     0.495     R13C20B.C0 to     R13C20B.F0 SLICE_43
ROUTE         1     1.693     R13C20B.F0 to  IOL_B20B.OPOS N_141_i (to clk_c)
                  --------
                   10.976   (35.7% logic, 64.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.491ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.264ns  (33.3% logic, 66.7% route), 7 logic levels.

 Constraint Details:

     10.264ns physical path delay SLICE_14 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 3.491ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13D.CLK to     R13C13D.Q0 SLICE_14 (from clk_c)
ROUTE         2     1.407     R13C13D.Q0 to     R12C14A.B1 refresh_counter[5]
CTOF_DEL    ---     0.495     R12C14A.B1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.753     R13C20B.F1 to     R14C20D.C0 N_145
CTOF_DEL    ---     0.495     R14C20D.C0 to     R14C20D.F0 SLICE_47
ROUTE         1     1.811     R14C20D.F0 to  IOL_T20A.OPOS N_137_i (to clk_c)
                  --------
                   10.264   (33.3% logic, 66.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_T20A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.886ns  (34.6% logic, 65.4% route), 7 logic levels.

 Constraint Details:

      9.886ns physical path delay SLICE_14 to ram_side_wr_en_pin_MGIOL exceeds
      6.753ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 6.773ns) by 3.113ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C13D.CLK to     R13C13D.Q1 SLICE_14 (from clk_c)
ROUTE         2     1.029     R13C13D.Q1 to     R12C14A.D1 refresh_counter[6]
CTOF_DEL    ---     0.495     R12C14A.D1 to     R12C14A.F1 SLICE_56
ROUTE         1     0.626     R12C14A.F1 to     R12C14A.D0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495     R12C14A.D0 to     R12C14A.F0 SLICE_56
ROUTE         1     0.626     R12C14A.F0 to     R12C14D.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R12C14D.D1 to     R12C14D.F1 SLICE_48
ROUTE         4     1.174     R12C14D.F1 to     R13C20C.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 SLICE_68
ROUTE         2     0.445     R13C20C.F0 to     R13C20B.C1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 SLICE_43
ROUTE         2     0.753     R13C20B.F1 to     R14C20D.C0 N_145
CTOF_DEL    ---     0.495     R14C20D.C0 to     R14C20D.F0 SLICE_47
ROUTE         1     1.811     R14C20D.F0 to  IOL_T20A.OPOS N_137_i (to clk_c)
                  --------
                    9.886   (34.6% logic, 65.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to    R13C13D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.425       T9.PADDI to   IOL_T20A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  85.874MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 148.082000 MHz ;  |  148.082 MHz|   85.874 MHz|   8 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
next_state_0_sqmuxa_7_i_a2              |      45|    1477|     60.66%
                                        |        |        |
un1_delay_counter_16_cry_6              |       1|    1181|     48.50%
                                        |        |        |
un1_delay_counter_16_cry_8              |       1|    1052|     43.20%
                                        |        |        |
un1_delay_counter_16_cry_4              |       1|    1000|     41.07%
                                        |        |        |
un1_delay_counter_16_cry_10             |       1|     949|     38.97%
                                        |        |        |
N_579                                   |      16|     875|     35.93%
                                        |        |        |
un1_delay_counter_16_cry_2              |       1|     767|     31.50%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_10           |       1|     451|     18.52%
                                        |        |        |
un1_delay_counter_16_cry_12             |       1|     446|     18.32%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
_a2_3                                   |       1|     372|     15.28%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_9            |       1|     366|     15.03%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S1        |       1|     366|     15.03%
                                        |        |        |
next_delay_counter[14]                  |       1|     366|     15.03%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_8            |       1|     335|     13.76%
                                        |        |        |
N_523                                   |       2|     332|     13.63%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_7            |       1|     325|     13.35%
                                        |        |        |
un1_delay_counter_16_cry_0              |       1|     304|     12.48%
                                        |        |        |
un1_delay_counter_16_cry_11_0_S1        |       1|     299|     12.28%
                                        |        |        |
next_delay_counter[12]                  |       1|     299|     12.28%
                                        |        |        |
un1_delay_counter_16_cry_11_0_S0        |       1|     292|     11.99%
                                        |        |        |
next_delay_counter[11]                  |       1|     292|     11.99%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 106
   Covered under: FREQUENCY NET "clk_c" 148.082000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 2435  Score: 2326686
Cumulative negative slack: 2326686

Constraints cover 4396 paths, 1 nets, and 556 connections (56.22% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Thu Mar 20 20:41:57 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 148.082000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17D.CLK to     R12C17D.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R12C17D.Q0 to     R12C17D.A0 delay_counter[13]
CTOF_DEL    ---     0.101     R12C17D.A0 to     R12C17D.F0 SLICE_1
ROUTE         1     0.000     R12C17D.F0 to    R12C17D.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R12C17D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R12C17D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14D.CLK to     R13C14D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R13C14D.Q0 to     R13C14D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R13C14D.A0 to     R13C14D.F0 SLICE_10
ROUTE         1     0.000     R13C14D.F0 to    R13C14D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14D.CLK to     R13C14D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R13C14D.Q1 to     R13C14D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R13C14D.A1 to     R13C14D.F1 SLICE_10
ROUTE         1     0.000     R13C14D.F1 to    R13C14D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14C.CLK to     R13C14C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R13C14C.Q0 to     R13C14C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R13C14C.A0 to     R13C14C.F0 SLICE_11
ROUTE         1     0.000     R13C14C.F0 to    R13C14C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14C.CLK to     R13C14C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R13C14C.Q1 to     R13C14C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R13C14C.A1 to     R13C14C.F1 SLICE_11
ROUTE         1     0.000     R13C14C.F1 to    R13C14C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R13C14B.Q1 to     R13C14B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R13C14B.A1 to     R13C14B.F1 SLICE_12
ROUTE         1     0.000     R13C14B.F1 to    R13C14B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R13C14B.Q0 to     R13C14B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R13C14B.A0 to     R13C14B.F0 SLICE_12
ROUTE         1     0.000     R13C14B.F0 to    R13C14B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14A.CLK to     R13C14A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R13C14A.Q1 to     R13C14A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R13C14A.A1 to     R13C14A.F1 SLICE_13
ROUTE         1     0.000     R13C14A.F1 to    R13C14A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14A.CLK to     R13C14A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R13C14A.Q0 to     R13C14A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R13C14A.A0 to     R13C14A.F0 SLICE_13
ROUTE         1     0.000     R13C14A.F0 to    R13C14A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C14A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13D.CLK to     R13C13D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R13C13D.Q0 to     R13C13D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R13C13D.A0 to     R13C13D.F0 SLICE_14
ROUTE         1     0.000     R13C13D.F0 to    R13C13D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C13D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to    R13C13D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 148.082000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 106
   Covered under: FREQUENCY NET "clk_c" 148.082000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4396 paths, 1 nets, and 556 connections (56.22% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2435 (setup), 0 (hold)
Score: 2326686 (setup), 0 (hold)
Cumulative negative slack: 2326686 (2326686+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
