
list publications 
sudarshan
banerjee
conference
journal
publications
banerjee
bozorgzadeh
noguera
dutt
bandwidth
management
application
mapping
dynamically
reconfigurable
architectures
accepted
acm
trans
reconfigurable
tech
systemsj
augustine
banerjee
irani
strip
packing
precedence
constraints
strip
packing
release
times
accepted
theor
comp
sciences
banerjee
bozorgzadeh
dutt
exploiting
application
data
parallelism
dynamically
reconfigurable
architectures
placement
architectural
considerations
ieee
trans
vlsi
vol
17
2
feb
2009
pp
234
247
kim
banerjee
dutt
venkatasubramaniam
energy
aware
cosynthesis
real
time
multimedia
applications
mpsocs
acm
trans
embedded
computing
systems
vol
7
2
feb
2008
pp
1
19a
gholamipour
bozorgzadeh
banerjee
energy
aware
co
processor
selection
embedded
processors
fpgas
ieee
iccd
lake
tahoe
california
oct
2007
pp
158
163s
banerjee
bozorgzadeh
noguera
dutt
selective
bandwidth
resource
management
scheduling
dynamically
reconfigurable
architectures
dac
san
diego
california
june
2007
pp
771
776s
banerjee
bozorgzadeh
noguera
dutt
minimizing
peak
power
application
chains
architectures
partial
dynamic
reconfiguration
ieee
fpt
bangkok
dec
2006
pp
273
276s
banerjee
bozorgzadeh
dutt
integrating
physical
constraints
hw
sw
partitioning
architectures
partial
dynamic
reconfiguration
ieee
trans
vlsi
vol
14
11
nov
2006
pp
1189
1202m
kim
banerjee
dutt
venkatasubramaniam
design
space
exploration
realtime
multimedia
mpsocs
heterogeneous
scheduling
policies
acm
ieee
codes
isss
seoul
oct
2006
pp
16
21j
augustine
banerjee
irani
strip
packing
precedence
constraints
strip
packing
release
times
acm
spaa
cambridge
massachusetts
aug
2006
pp
180
189p
biswas
banerjee
dutt
pozzi
ienne
isegen
iterative
improvement
based
ise
generation
technique
fast
customization
processors
ieee
trans
vlsi
vol
14
7
july
2006
pp
754
762s
banerjee
bozorgzadeh
dutt
parlgran
parallelism
granularity
selection
scheduling
task
chains
dynamically
reconfigurable
architectures
asp
dac
yokohama
japan
jan
2006
pp
491
496p
biswas
banerjee
dutt
pozzi
ienne
performance
energy
benefits
instruction
set
extensions
fpga
soft
core
vlsi
design
hyderabad
india
jan
2006
pp
651
656s
banerjee
bozorgzadeh
dutt
physically
aware
hw
sw
partitioning
reconfigurable
architectures
partial
dynamic
reconfiguration
dac
anaheim
california
june
2005
pp
335
340s
banerjee
bozorgzadeh
dutt
considering
runtime
reconfiguration
overhead
task
graph
transformations
dynamically
reconfigurable
architectures
ieee
fccm
napa
california
april
2005
pp
273
274p
biswas
banerjee
dutt
pozzi
ienne
isegen
generation
high
quality
instruction
set
extensions
iterative
improvement
date
munich
mar
2005
pp
1246
1251s
banerjee
dutt
efficient
search
space
exploration
hw
sw
partitioning
acm
ieee
codes
isss
stockholm
sept
2004
pp
122
127p
biswas
banerjee
dutt
pozzi
ienne
fast
automated
generation
high
quality
instruction
set
extensions
processor
customization
workshop
application
specific
processors
wasp
stockholm
sep
2004s
banerjee
dutt
fifo
power
optimization
chip
networks
acm
great
lakes
symposium
vlsi
glsvlsi
boston
april
2004
pp
187
191s
banerjee
saxena
parallel
algorithms
finding
vital
edge
weighted
graphs
jrnl
parallel
distrib
computing
vol
46
1
1997
pp
101
104s
banerjee
ghosh
reddy
parallel
algorithm
shortest
pairs
edge
disjoint
paths
jrnl
parallel
distrib
computing
vol
33
2
1996
pp
165
171
