
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '2.6.69-15-amd64' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -full64 -nc -V +vcs+lic+wait -full64 -debug_pp -Mupdate -lca -j 4 -l \
vcs_elab.log +vhdllib+work -Mlib=work +lint=TFIPC-L -override_timescale=1ps/1ps -o \
work/ase_simv ase_top work/ase_libs.so -lrt -lpthread
/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/bin/comelab -nc -unielab -nc -verbose -lca -output vcs_elab.log -override_timescale 1ps/1ps -exe work/ase_simv -picarchive -debug 1 -uum   -ldlibs work/ase_libs.so -lrt -lpthread  -mxuumtop ase_top  -verilogcomp  -full64 -nc -V +vcs+lic+wait -full64 -debug_pp -Mupdate -lca -j 4 -l vcs_elab.log +vhdllib+work -Mlib=work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv work/ase_libs.so -lrt -lpthread -uum   -elaboration_options /tmp/vcs_20210429042952_2165662/elaboptfile_2165662

Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Doing common elaboration 

Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '2.6.69-15-amd64' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -fPIC -O -I/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/include \
-Mxllcflags= -Mxcflags= -pipe -fPIC -I/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/include \
-Mldflags=-L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed \
-rdynamic  -Mout=work/ase_simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/liberrorinf.so \
/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/libsnpsmalloc.so /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/libvfs.so \
/filespace/c/chenke/RGBSetMeFree/project/sim/work/ase_libs.so -lrt -lpthread " -Mexternalobj= \
-Msaverestoreobj=/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/vcs_save_restore_new.o \
-Mcrt0= -Mcrtn="" -Mcsrc="" -Mupdate -Mlib=work -Msyslibs=-ldl  -l vcs_elab.log -uum \
ase_top -mxunielab -uni_make -full64 -nc -V +vcs+lic+wait -full64 -Xcbug=0x1 -lca \
-j4 +vhdllib+work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv -uum \
-elaboration_options=/tmp/vcs_20210429042952_2165662/elaboptfile_2165662 -full64 \
-picarchive +vcsd +itf+/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/vcsdp.tab \
+cli+1 -debug=1 +memcbk +vpi -VHDLelab=-mxunielab -uni_make -nc -nc -verbose -lca \
-override_timescale 1ps/1ps -exe work/ase_simv -uum -elaboration_options /tmp/vcs_20210429042952_2165662/elaboptfile_2165662 \
-picarchive -debug 1  -gen_obj -f work/ase_simv.daidir/mxopt.db  
Top Level Modules:
       ase_top
TimeScale is 1 ps / 1 ps

Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 97
  Implicit wire 'rst_n' does not have any driver, please make sure this is 
  intended.


Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 100
  Implicit wire 'FeDataIn_host' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 101
  Implicit wire 'Fetx_done_host' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 102
  Implicit wire 'Ferd_valid_host' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 107
  Implicit wire 'MeDataIn_host' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 108
  Implicit wire 'Metx_done_host' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 109
  Implicit wire 'Merd_valid_host' does not have any driver, please make sure 
  this is intended.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 87
"FPU #(10, 512, 64, ) iFPU( .clk (clk),  .rst_n ((!rst)),  .done (done_fpu),  .start (startFPU),  .mapped_data_valid (mapped_data_valid),  .mapped_data_request (mapped_data_request),  .mapped_data (mapped_data),  .mapped_address (mapped_address),  .dram_if (afu.dram_if.FPU));"
  The following 32-bit expression is connected to 512-bit port "mapped_data" 
  of module "FPU", instance "iFPU".
  Expression: mapped_data
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FPU.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 96
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 512-bit port "FeDataIn_host" 
  of module "cpu", instance "iCPU".
  Expression: FeDataIn_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 96
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 512-bit port "FeDataOut_host"
  of module "cpu", instance "iCPU".
  Expression: FeDataOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 96
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 32-bit port "FeAddrOut_host" 
  of module "cpu", instance "iCPU".
  Expression: FeAddrOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 96
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 2-bit port "Feop_host" of 
  module "cpu", instance "iCPU".
  Expression: Feop_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 96
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 512-bit port "MeDataIn_host" 
  of module "cpu", instance "iCPU".
  Expression: MeDataIn_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 96
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 512-bit port "MeDataOut_host"
  of module "cpu", instance "iCPU".
  Expression: MeDataOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 96
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 32-bit port "MeAddrOut_host" 
  of module "cpu", instance "iCPU".
  Expression: MeAddrOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 96
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 2-bit port "Meop_host" of 
  module "cpu", instance "iCPU".
  Expression: Meop_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[CWUC] Concatenations with unsized constants
/filespace/c/chenke/RGBSetMeFree/project/hw/decode.sv, 240
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
/filespace/c/chenke/RGBSetMeFree/project/hw/decode.sv, 255
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[0].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[0], col1[0], col2[0], col0[(0 + 1)], col1[(0 + 1)], col2[(0 + 1)], col0[(0 + 2)], col1[(0 + 2)], col2[(0 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[0]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[0].fmac".
  Expression: { << 8 {col0[0], col1[0], col2[0], col0[(0 + 1)], col1[(0 + 1)],
  col2[(0 + 1)], col0[(0 + 2)], col1[(0 + 2)], col2[(0 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[1].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[1], col1[1], col2[1], col0[(1 + 1)], col1[(1 + 1)], col2[(1 + 1)], col0[(1 + 2)], col1[(1 + 2)], col2[(1 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[1]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[1].fmac".
  Expression: { << 8 {col0[1], col1[1], col2[1], col0[(1 + 1)], col1[(1 + 1)],
  col2[(1 + 1)], col0[(1 + 2)], col1[(1 + 2)], col2[(1 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[2].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[2], col1[2], col2[2], col0[(2 + 1)], col1[(2 + 1)], col2[(2 + 1)], col0[(2 + 2)], col1[(2 + 2)], col2[(2 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[2]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[2].fmac".
  Expression: { << 8 {col0[2], col1[2], col2[2], col0[(2 + 1)], col1[(2 + 1)],
  col2[(2 + 1)], col0[(2 + 2)], col1[(2 + 2)], col2[(2 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[3].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[3], col1[3], col2[3], col0[(3 + 1)], col1[(3 + 1)], col2[(3 + 1)], col0[(3 + 2)], col1[(3 + 2)], col2[(3 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[3]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[3].fmac".
  Expression: { << 8 {col0[3], col1[3], col2[3], col0[(3 + 1)], col1[(3 + 1)],
  col2[(3 + 1)], col0[(3 + 2)], col1[(3 + 2)], col2[(3 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[4].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[4], col1[4], col2[4], col0[(4 + 1)], col1[(4 + 1)], col2[(4 + 1)], col0[(4 + 2)], col1[(4 + 2)], col2[(4 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[4]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[4].fmac".
  Expression: { << 8 {col0[4], col1[4], col2[4], col0[(4 + 1)], col1[(4 + 1)],
  col2[(4 + 1)], col0[(4 + 2)], col1[(4 + 2)], col2[(4 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[5].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[5], col1[5], col2[5], col0[(5 + 1)], col1[(5 + 1)], col2[(5 + 1)], col0[(5 + 2)], col1[(5 + 2)], col2[(5 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[5]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[5].fmac".
  Expression: { << 8 {col0[5], col1[5], col2[5], col0[(5 + 1)], col1[(5 + 1)],
  col2[(5 + 1)], col0[(5 + 2)], col1[(5 + 2)], col2[(5 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[6].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[6], col1[6], col2[6], col0[(6 + 1)], col1[(6 + 1)], col2[(6 + 1)], col0[(6 + 2)], col1[(6 + 2)], col2[(6 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[6]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[6].fmac".
  Expression: { << 8 {col0[6], col1[6], col2[6], col0[(6 + 1)], col1[(6 + 1)],
  col2[(6 + 1)], col0[(6 + 2)], col1[(6 + 2)], col2[(6 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[7].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[7], col1[7], col2[7], col0[(7 + 1)], col1[(7 + 1)], col2[(7 + 1)], col0[(7 + 2)], col1[(7 + 2)], col2[(7 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[7]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[7].fmac".
  Expression: { << 8 {col0[7], col1[7], col2[7], col0[(7 + 1)], col1[(7 + 1)],
  col2[(7 + 1)], col0[(7 + 2)], col1[(7 + 2)], col2[(7 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...


Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

33 modules and 0 UDP read.
recompiling module outoforder_wrf_channel
recompiling module mem_system
recompiling package ase_pkg
recompiling package _vcs_DPI_package
recompiling module ase_svfifo
recompiling module Single_RAM
recompiling module dff
recompiling module ase_top
recompiling package cci_csr_if_pkg
recompiling module FPUDRAM_if
recompiling module ccip_emulator
recompiling module FPUController
recompiling module ccip_logger
recompiling module ReadBank
recompiling module ase_svfifo
recompiling module FilterMAC
recompiling module dff
recompiling package ccip_cfg_pkg
recompiling package ccip_if_pkg
recompiling package ccis_if_funcs_pkg
recompiling package cci_mpf_csrs_pkg
recompiling module platform_shim_ccip_std_afu
recompiling module ccip_checker
recompiling module FPU
recompiling module FPUControllerConfigurationLoader
recompiling module ase_svfifo
recompiling module FPUBuffers
recompiling module ram_block
recompiling module dff
recompiling package ccis_if_pkg
recompiling package cci_mpf_shim_pkg
recompiling module FPUConfig_if
recompiling module outoforder_wrf_channel
recompiling module FPURequestController
recompiling module ase_svfifo
recompiling module Single_RAM
recompiling module dff
recompiling package cci_mpf_if_pkg
recompiling package ccip_if_funcs_pkg
recompiling package ccip_feature_list_pkg
recompiling module FPUCntrlReq_if
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20210429042952_2165662 product \
)
make[1]: Entering directory '/filespace/c/chenke/RGBSetMeFree/project/sim/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../work/ase_simv ]; then chmod a-x ../work/ase_simv; fi
g++  -o ../work/ase_simv -no-pie  -Wl,--no-as-needed    -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath='$ORIGIN'/ase_simv.daidir \
-Wl,-rpath=./ase_simv.daidir -Wl,-rpath=/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib \
-L/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib -Wl,-rpath-link=./  \
objs/amcQw_d.o   _2166803_archive_1.so _2166830_archive_1.so _2166831_archive_1.so \
_2166832_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lnuma -lerrorinf -lsnpsmalloc -lvfs ase_libs.so -lrt -lpthread \
-lvcsnew -lsimprofile -lvirsim -luclinative /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       ./../work/ase_simv.daidir/vc_hdrs.o \
/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../work/ase_simv up to date
make[1]: Leaving directory '/filespace/c/chenke/RGBSetMeFree/project/sim/csrc'
