FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"GND\G";
3"GND\G";
4"VCC\G";
5"DATA";
6"CLK";
7"LE";
8"GND\G";
9"VCC\G";
10"VCC\G";
11"UN$1$74F164$I49$Q7";
12"UN$1$74F164$I49$Q6";
13"UN$1$74F164$I49$Q2";
14"UN$1$74F164$I49$Q3";
15"UN$1$74F164$I49$Q4";
16"UN$1$74F164$I49$Q5";
17"UN$1$74F164$I49$Q1";
18"UN$1$74F164$I49$Q0";
19"UN$1$74F164$I47$Q7";
20"GND\G";
21"VCC\G";
22"GND\G";
23"UN$1$74F164$I47$Q1";
24"UN$1$74F164$I47$Q3";
25"UN$1$74F164$I47$Q0";
26"UN$1$74F164$I47$Q2";
27"DATA_RDY";
28"VCC\G";
29"UN$1$74F07$I41$A0";
30"UN$1$74F07$I41$A1";
31"UN$1$74F07$I41$A2";
32"UN$1$74F07$I41$A3";
33"GND\G";
34"VCC\G";
35"UN$1$74F07$I41$Y2";
36"UN$1$74F07$I41$Y3";
37"UN$1$74F07$I41$Y1";
38"UN$1$74F07$I41$Y0";
39"UN$1$PRMA1C05B$I40$CTRLIN";
40"VCC\G";
41"VCC\G";
42"VCC\G";
43"PULSE_IN_ANAL<0>";
44"PULSE_IN_ANAL<1>";
45"PULSE_IN_ANAL<2>";
46"UN$1$PRMA1C05B$I33$CTRLIN";
47"UN$1$CAENBUFFER$I18$INANAL";
48"UN$1$CAENBUFFER$I5$INANAL";
49"UN$1$CAENBUFFER$I19$INANAL";
50"CAEN_OUT_ANAL<1>";
51"CAEN_OUT_ANAL<7>";
52"CAEN_OUT_ANAL<6>";
53"SCOPE_OUT_ANAL<6>";
54"CAEN_OUT_ANAL<5>";
55"CAEN_OUT_ANAL<4>";
56"SCOPE_OUT_ANAL<5>";
57"CAEN_OUT_ANAL<2>";
58"SCOPE_OUT_ANAL<2>";
59"SCOPE_OUT_ANAL<3>";
60"CAEN_OUT_ANAL<3>";
61"SCOPE_OUT_ANAL<4>";
62"SCOPE_OUT_ANAL<7>";
63"SCOPE_OUT_ANAL<0>";
64"SCOPE_OUT_ANAL<1>";
65"CAEN_OUT_ANAL<0>";
66"CAEN_BUFF_CNTRL<7>";
67"CAEN_BUFF_CNTRL<6>";
68"CAEN_BUFF_CNTRL<5>";
69"CAEN_BUFF_CNTRL<4>";
70"PULSE_IN_ANAL<11>";
71"CAEN_BUFF_CNTRL<3>";
72"CAEN_BUFF_CNTRL<2>";
73"CAEN_BUFF_CNTRL<1>";
74"CAEN_BUFF_CNTRL<0>";
75"PULSE_IN_ANAL<10>";
76"PULSE_IN_ANAL<9>";
77"PULSE_IN_ANAL<8>";
78"UN$1$CAENBUFFER$I20$INANAL";
79"PULSE_IN_ANAL<3>";
80"PULSE_IN_ANAL<4>";
81"PULSE_IN_ANAL<5>";
82"PULSE_IN_ANAL<6>";
83"PULSE_IN_ANAL<7>";
84"UN$1$PRMA1C05B$I39$CTRLIN";
85"UN$1$PRMA1C05B$I34$CTRLIN";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"55;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"61;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"54;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"52;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"53;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"51;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"62;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"50;
"OUT_CLIP"
VHDL_MODE"OUT"64;
"CNTRL"
VHDL_MODE"IN"73;
"IN_ANAL"
VHDL_MODE"IN"47;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"57;
"OUT_CLIP"
VHDL_MODE"OUT"58;
"CNTRL"
VHDL_MODE"IN"72;
"IN_ANAL"
VHDL_MODE"IN"49;
"VREF5M"
VHDL_MODE"IN"0;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"60;
"OUT_CLIP"
VHDL_MODE"OUT"59;
"CNTRL"
VHDL_MODE"IN"71;
"IN_ANAL"
VHDL_MODE"IN"78;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"55;
"OUT_CLIP"
VHDL_MODE"OUT"61;
"CNTRL"
VHDL_MODE"IN"69;
"IN_ANAL"
VHDL_MODE"IN"77;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"54;
"OUT_CLIP"
VHDL_MODE"OUT"56;
"CNTRL"
VHDL_MODE"IN"68;
"IN_ANAL"
VHDL_MODE"IN"76;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"52;
"OUT_CLIP"
VHDL_MODE"OUT"53;
"CNTRL"
VHDL_MODE"IN"67;
"IN_ANAL"
VHDL_MODE"IN"75;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"51;
"OUT_CLIP"
VHDL_MODE"OUT"62;
"CNTRL"
VHDL_MODE"IN"66;
"IN_ANAL"
VHDL_MODE"IN"70;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"80;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"50;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"82;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"83;
%"PRMA1C05B"
"1","(-750,3850)","2","misc","I33";
;
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"42;
"CTRL_IN"
$PN"2"46;
"OUT2"
$PN"14"44;
"OUT1"
$PN"1"43;
"IN"
$PN"7"48;
%"PRMA1C05B"
"1","(-700,3175)","2","misc","I34";
;
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"40;
"CTRL_IN"
$PN"2"85;
"OUT2"
$PN"14"79;
"OUT1"
$PN"1"45;
"IN"
$PN"7"47;
%"RSMD0805"
"1","(-1575,3550)","0","resistors","I35";
;
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"46;
%"RSMD0805"
"1","(-1575,3450)","0","resistors","I36";
;
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"CAEN_ANALOG"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"35;
"B<0>"
$PN"2"84;
%"RSMD0805"
"1","(-1575,3500)","0","resistors","I37";
;
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LIB"resistors"
TOL"1%";
"A<0>"
$PN"1"37;
"B<0>"
$PN"2"85;
%"RSMD0805"
"1","(-1575,3400)","0","resistors","I38";
;
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"CAEN_ANALOG"
POSTOL"5%"
PACKTYPE"0805"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"39;
%"PRMA1C05B"
"1","(-725,2425)","2","misc","I39";
;
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"41;
"CTRL_IN"
$PN"2"84;
"OUT2"
$PN"14"81;
"OUT1"
$PN"1"80;
"IN"
$PN"7"49;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"PRMA1C05B"
"1","(-750,1725)","2","misc","I40";
;
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"34;
"CTRL_IN"
$PN"2"39;
"OUT2"
$PN"14"83;
"OUT1"
$PN"1"82;
"IN"
$PN"7"78;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150";
"Y0"
$PN"2"38;
"Y1"
$PN"4"37;
"Y2"
$PN"6"35;
"Y3"
$PN"8"36;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"29;
"A1"
$PN"3"30;
"A2"
$PN"5"31;
"A3"
$PN"9"32;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
ROOM"CAEN_ANALOG"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
POSTOL"10%";
"B<0>"
$PN"2"33;
"A<0>"
$PN"1"28;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225";
"CLK"
$PN"11"27;
"OE* \B"
$PN"1"20;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"32;
"Q2"
$PN"17"31;
"Q1"
$PN"18"30;
"Q0"
$PN"19"29;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"24;
"D2"
$PN"4"26;
"D1"
$PN"3"23;
"D0"
$PN"2"25;
"GND"
$PN"10"33;
"VCC"
$PN"20"28;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VOLTAGE"50V"
VALUE"0.1UF"
ROOM"CAEN_ANALOG"
POSTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
TOL"5%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"22;
"A<0>"
$PN"1"21;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl";
"CLK"
$PN"11"27;
"OE* \B"
$PN"1"2;
"Q7"
$PN"12"66;
"Q6"
$PN"13"67;
"Q5"
$PN"14"68;
"Q4"
$PN"15"69;
"Q3"
$PN"16"71;
"Q2"
$PN"17"72;
"Q1"
$PN"18"73;
"Q0"
$PN"19"74;
"D7"
$PN"9"11;
"D6"
$PN"8"12;
"D5"
$PN"7"16;
"D4"
$PN"6"15;
"D3"
$PN"5"14;
"D2"
$PN"4"13;
"D1"
$PN"3"17;
"D0"
$PN"2"18;
"GND"
$PN"10"22;
"VCC"
$PN"20"21;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
ROOM"CAEN_ANALOG"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%";
"B<0>"
$PN"2"9;
"A<0>"
$PN"1"8;
%"74F164"
"2","(-3200,3250)","0","misc","I47";
;
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"
$PN"14"9;
"GND"
$PN"7"8;
"Q7"
$PN"13"19;
"Q6"
$PN"12"0;
"Q5"
$PN"11"0;
"Q4"
$PN"10"0;
"Q3"
$PN"6"24;
"Q2"
$PN"5"26;
"Q1"
$PN"4"23;
"Q0"
$PN"3"25;
"CP"
$PN"8"6;
"DSB"
$PN"2"7;
"MR* \B"
$PN"9"10;
"DSA"
$PN"1"5;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
ROOM"CAEN_ANALOG"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
POSTOL"10%";
"B<0>"
$PN"2"4;
"A<0>"
$PN"1"3;
%"74F164"
"2","(-3225,2300)","0","misc","I49";
;
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"
$PN"14"4;
"GND"
$PN"7"3;
"Q7"
$PN"13"11;
"Q6"
$PN"12"12;
"Q5"
$PN"11"16;
"Q4"
$PN"10"15;
"Q3"
$PN"6"14;
"Q2"
$PN"5"13;
"Q1"
$PN"4"17;
"Q0"
$PN"3"18;
"CP"
$PN"8"6;
"DSB"
$PN"2"7;
"MR* \B"
$PN"9"1;
"DSA"
$PN"1"19;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"65;
"OUT_CLIP"
VHDL_MODE"OUT"63;
"CNTRL"
VHDL_MODE"IN"74;
"IN_ANAL"
VHDL_MODE"IN"48;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"77;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"76;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"75;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"70;
%"INPORT"
"1","(-3950,3250)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-3950,3325)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-3950,3175)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"27;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"58;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"59;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"60;
END.
