<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64FixupKinds.h source code [llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64FixupKinds.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AArch64::Fixups "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64FixupKinds.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AArch64</a>/<a href='./'>MCTargetDesc</a>/<a href='AArch64FixupKinds.h.html'>AArch64FixupKinds.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AArch64FixupKinds.h - AArch64 Specific Fixup Entries ----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64FIXUPKINDS_H">LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64FIXUPKINDS_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64FIXUPKINDS_H" data-ref="_M/LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64FIXUPKINDS_H">LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64FIXUPKINDS_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="15">15</th><td><b>namespace</b> <span class="namespace">AArch64</span> {</td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64::Fixups" title='llvm::AArch64::Fixups' data-ref="llvm::AArch64::Fixups">Fixups</dfn> {</td></tr>
<tr><th id="18">18</th><td>  <i>// A 21-bit pc-relative immediate inserted into an ADR instruction.</i></td></tr>
<tr><th id="19">19</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_pcrel_adr_imm21" title='llvm::AArch64::Fixups::fixup_aarch64_pcrel_adr_imm21' data-ref="llvm::AArch64::Fixups::fixup_aarch64_pcrel_adr_imm21">fixup_aarch64_pcrel_adr_imm21</dfn> = <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FirstTargetFixupKind" title='llvm::MCFixupKind::FirstTargetFixupKind' data-ref="llvm::MCFixupKind::FirstTargetFixupKind">FirstTargetFixupKind</a>,</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td>  <i>// A 21-bit pc-relative immediate inserted into an ADRP instruction.</i></td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_pcrel_adrp_imm21" title='llvm::AArch64::Fixups::fixup_aarch64_pcrel_adrp_imm21' data-ref="llvm::AArch64::Fixups::fixup_aarch64_pcrel_adrp_imm21">fixup_aarch64_pcrel_adrp_imm21</dfn>,</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td>  <i>// 12-bit fixup for add/sub instructions. No alignment adjustment. All value</i></td></tr>
<tr><th id="25">25</th><td><i>  // bits are encoded.</i></td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_add_imm12" title='llvm::AArch64::Fixups::fixup_aarch64_add_imm12' data-ref="llvm::AArch64::Fixups::fixup_aarch64_add_imm12">fixup_aarch64_add_imm12</dfn>,</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td>  <i>// unsigned 12-bit fixups for load and store instructions.</i></td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale1" title='llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale1' data-ref="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale1">fixup_aarch64_ldst_imm12_scale1</dfn>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale2" title='llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale2' data-ref="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale2">fixup_aarch64_ldst_imm12_scale2</dfn>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale4" title='llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale4' data-ref="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale4">fixup_aarch64_ldst_imm12_scale4</dfn>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale8" title='llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale8' data-ref="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale8">fixup_aarch64_ldst_imm12_scale8</dfn>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale16" title='llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale16' data-ref="llvm::AArch64::Fixups::fixup_aarch64_ldst_imm12_scale16">fixup_aarch64_ldst_imm12_scale16</dfn>,</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <i>// The high 19 bits of a 21-bit pc-relative immediate. Same encoding as</i></td></tr>
<tr><th id="36">36</th><td><i>  // fixup_aarch64_pcrel_adrhi, except this is used by pc-relative loads and</i></td></tr>
<tr><th id="37">37</th><td><i>  // generates relocations directly when necessary.</i></td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_ldr_pcrel_imm19" title='llvm::AArch64::Fixups::fixup_aarch64_ldr_pcrel_imm19' data-ref="llvm::AArch64::Fixups::fixup_aarch64_ldr_pcrel_imm19">fixup_aarch64_ldr_pcrel_imm19</dfn>,</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <i>// FIXME: comment</i></td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_movw" title='llvm::AArch64::Fixups::fixup_aarch64_movw' data-ref="llvm::AArch64::Fixups::fixup_aarch64_movw">fixup_aarch64_movw</dfn>,</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <i>// The high 14 bits of a 21-bit pc-relative immediate.</i></td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch14" title='llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch14' data-ref="llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch14">fixup_aarch64_pcrel_branch14</dfn>,</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i>// The high 19 bits of a 21-bit pc-relative immediate. Same encoding as</i></td></tr>
<tr><th id="47">47</th><td><i>  // fixup_aarch64_pcrel_adrhi, except this is use by b.cc and generates</i></td></tr>
<tr><th id="48">48</th><td><i>  // relocations directly when necessary.</i></td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch19" title='llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch19' data-ref="llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch19">fixup_aarch64_pcrel_branch19</dfn>,</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i>// The high 26 bits of a 28-bit pc-relative immediate.</i></td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch26" title='llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch26' data-ref="llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch26">fixup_aarch64_pcrel_branch26</dfn>,</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i>// The high 26 bits of a 28-bit pc-relative immediate. Distinguished from</i></td></tr>
<tr><th id="55">55</th><td><i>  // branch26 only on ELF.</i></td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_pcrel_call26" title='llvm::AArch64::Fixups::fixup_aarch64_pcrel_call26' data-ref="llvm::AArch64::Fixups::fixup_aarch64_pcrel_call26">fixup_aarch64_pcrel_call26</dfn>,</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <i>// zero-space placeholder for the ELF R_AARCH64_TLSDESC_CALL relocation.</i></td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::fixup_aarch64_tlsdesc_call" title='llvm::AArch64::Fixups::fixup_aarch64_tlsdesc_call' data-ref="llvm::AArch64::Fixups::fixup_aarch64_tlsdesc_call">fixup_aarch64_tlsdesc_call</dfn>,</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i>// Marker</i></td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::LastTargetFixupKind" title='llvm::AArch64::Fixups::LastTargetFixupKind' data-ref="llvm::AArch64::Fixups::LastTargetFixupKind">LastTargetFixupKind</dfn>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::AArch64::Fixups::NumTargetFixupKinds" title='llvm::AArch64::Fixups::NumTargetFixupKinds' data-ref="llvm::AArch64::Fixups::NumTargetFixupKinds">NumTargetFixupKinds</dfn> = <a class="enum" href="#llvm::AArch64::Fixups::LastTargetFixupKind" title='llvm::AArch64::Fixups::LastTargetFixupKind' data-ref="llvm::AArch64::Fixups::LastTargetFixupKind">LastTargetFixupKind</a> - <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FirstTargetFixupKind" title='llvm::MCFixupKind::FirstTargetFixupKind' data-ref="llvm::MCFixupKind::FirstTargetFixupKind">FirstTargetFixupKind</a></td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>} <i>// end namespace AArch64</i></td></tr>
<tr><th id="67">67</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="9">endif</span></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AArch64AsmBackend.cpp.html'>llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
