module DLATCH(input D, G, output Q)
input D, G;			// D is data, G is clock
output Q;			// output is Q
always @ (D or G)
	if(G)
		Q <= D;
	end
	else
		Q <= Q;
	end
end
endmodule


