
*** Running vivado
    with args -log axi_switch_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_switch_rst_ps7_0_100M_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/andrew/.Xilinx/Vivado/2017.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source axi_switch_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.160 ; gain = 50.996 ; free physical = 418 ; free virtual = 3686
INFO: [Synth 8-638] synthesizing module 'axi_switch_rst_ps7_0_100M_0' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_rst_ps7_0_100M_0/synth/axi_switch_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'axi_switch_rst_ps7_0_100M_0' (7#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_rst_ps7_0_100M_0/synth/axi_switch_rst_ps7_0_100M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1192.660 ; gain = 92.496 ; free physical = 426 ; free virtual = 3695
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1192.660 ; gain = 92.496 ; free physical = 427 ; free virtual = 3695
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1504.672 ; gain = 0.000 ; free physical = 160 ; free virtual = 3428
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 250 ; free virtual = 3519
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 250 ; free virtual = 3519
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 252 ; free virtual = 3520
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 244 ; free virtual = 3512
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 234 ; free virtual = 3503
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 103 ; free virtual = 3372
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 103 ; free virtual = 3372
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 129 ; free virtual = 3372
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 131 ; free virtual = 3374
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 131 ; free virtual = 3374
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 131 ; free virtual = 3374
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 131 ; free virtual = 3374
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 131 ; free virtual = 3374
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 131 ; free virtual = 3374

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1504.672 ; gain = 404.508 ; free physical = 131 ; free virtual = 3374
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1504.680 ; gain = 417.102 ; free physical = 157 ; free virtual = 3400
