#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd953a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd88d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0xd966f0 .functor NOT 1, L_0xdd5500, C4<0>, C4<0>, C4<0>;
L_0xdd5330 .functor XOR 298, L_0xdd4f80, L_0xdd51d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xdd5440 .functor XOR 298, L_0xdd5330, L_0xdd53a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xdd2920_0 .net *"_ivl_10", 297 0, L_0xdd5330;  1 drivers
v0xdd2a20_0 .net *"_ivl_12", 297 0, L_0xdd53a0;  1 drivers
v0xdd2b00_0 .net *"_ivl_14", 297 0, L_0xdd5440;  1 drivers
v0xdd2bc0_0 .net *"_ivl_4", 297 0, L_0xdd4ee0;  1 drivers
v0xdd2ca0_0 .net *"_ivl_6", 297 0, L_0xdd4f80;  1 drivers
v0xdd2dd0_0 .net *"_ivl_8", 297 0, L_0xdd51d0;  1 drivers
v0xdd2eb0_0 .var "clk", 0 0;
v0xdd2f50_0 .net "in", 99 0, v0xdd1800_0;  1 drivers
v0xdd2ff0_0 .net "out_any_dut", 99 1, L_0xdd4df0;  1 drivers
v0xdd3160_0 .net "out_any_ref", 99 1, L_0xdd3ee0;  1 drivers
v0xdd3220_0 .net "out_both_dut", 98 0, L_0xdd47f0;  1 drivers
v0xdd32f0_0 .net "out_both_ref", 98 0, L_0xdd3ad0;  1 drivers
RS_0x7f074101f648 .resolv tri, L_0xdd49a0, L_0xdd4a60;
v0xdd33c0_0 .net8 "out_different_dut", 99 0, RS_0x7f074101f648;  2 drivers
v0xdd3490_0 .net "out_different_ref", 99 0, L_0xdd4440;  1 drivers
v0xdd3560_0 .var/2u "stats1", 287 0;
v0xdd3620_0 .var/2u "strobe", 0 0;
v0xdd36e0_0 .net "tb_match", 0 0, L_0xdd5500;  1 drivers
v0xdd37b0_0 .net "tb_mismatch", 0 0, L_0xd966f0;  1 drivers
E_0xd9bc70/0 .event negedge, v0xdd1720_0;
E_0xd9bc70/1 .event posedge, v0xdd1720_0;
E_0xd9bc70 .event/or E_0xd9bc70/0, E_0xd9bc70/1;
L_0xdd4df0 .part L_0xdd4930, 0, 99;
L_0xdd4ee0 .concat [ 100 99 99 0], L_0xdd4440, L_0xdd3ee0, L_0xdd3ad0;
L_0xdd4f80 .concat [ 100 99 99 0], L_0xdd4440, L_0xdd3ee0, L_0xdd3ad0;
L_0xdd51d0 .concat [ 100 99 99 0], RS_0x7f074101f648, L_0xdd4df0, L_0xdd47f0;
L_0xdd53a0 .concat [ 100 99 99 0], L_0xdd4440, L_0xdd3ee0, L_0xdd3ad0;
L_0xdd5500 .cmp/eeq 298, L_0xdd4ee0, L_0xdd5440;
S_0xd88aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0xd88d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0xd96760 .functor AND 100, v0xdd1800_0, L_0xdd3940, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0xdd3e20 .functor OR 100, v0xdd1800_0, L_0xdd3ce0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xdd4440 .functor XOR 100, v0xdd1800_0, L_0xdd4300, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xda2960_0 .net *"_ivl_1", 98 0, L_0xdd38a0;  1 drivers
v0xdd0790_0 .net *"_ivl_11", 98 0, L_0xdd3c10;  1 drivers
v0xdd0870_0 .net *"_ivl_12", 99 0, L_0xdd3ce0;  1 drivers
L_0x7f0740fd6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xdd0930_0 .net *"_ivl_15", 0 0, L_0x7f0740fd6060;  1 drivers
v0xdd0a10_0 .net *"_ivl_16", 99 0, L_0xdd3e20;  1 drivers
v0xdd0b40_0 .net *"_ivl_2", 99 0, L_0xdd3940;  1 drivers
v0xdd0c20_0 .net *"_ivl_21", 0 0, L_0xdd4060;  1 drivers
v0xdd0d00_0 .net *"_ivl_23", 98 0, L_0xdd4210;  1 drivers
v0xdd0de0_0 .net *"_ivl_24", 99 0, L_0xdd4300;  1 drivers
L_0x7f0740fd6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xdd0f50_0 .net *"_ivl_5", 0 0, L_0x7f0740fd6018;  1 drivers
v0xdd1030_0 .net *"_ivl_6", 99 0, L_0xd96760;  1 drivers
v0xdd1110_0 .net "in", 99 0, v0xdd1800_0;  alias, 1 drivers
v0xdd11f0_0 .net "out_any", 99 1, L_0xdd3ee0;  alias, 1 drivers
v0xdd12d0_0 .net "out_both", 98 0, L_0xdd3ad0;  alias, 1 drivers
v0xdd13b0_0 .net "out_different", 99 0, L_0xdd4440;  alias, 1 drivers
L_0xdd38a0 .part v0xdd1800_0, 1, 99;
L_0xdd3940 .concat [ 99 1 0 0], L_0xdd38a0, L_0x7f0740fd6018;
L_0xdd3ad0 .part L_0xd96760, 0, 99;
L_0xdd3c10 .part v0xdd1800_0, 1, 99;
L_0xdd3ce0 .concat [ 99 1 0 0], L_0xdd3c10, L_0x7f0740fd6060;
L_0xdd3ee0 .part L_0xdd3e20, 0, 99;
L_0xdd4060 .part v0xdd1800_0, 0, 1;
L_0xdd4210 .part v0xdd1800_0, 1, 99;
L_0xdd4300 .concat [ 99 1 0 0], L_0xdd4210, L_0xdd4060;
S_0xdd1510 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0xd88d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0xdd1720_0 .net "clk", 0 0, v0xdd2eb0_0;  1 drivers
v0xdd1800_0 .var "in", 99 0;
v0xdd18c0_0 .net "tb_match", 0 0, L_0xdd5500;  alias, 1 drivers
E_0xd9b7f0 .event posedge, v0xdd1720_0;
E_0xd9c100 .event negedge, v0xdd1720_0;
S_0xdd19c0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0xd88d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0xdd4730 .functor AND 100, v0xdd1800_0, L_0xdd45f0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0xdd4930 .functor OR 100, v0xdd1800_0, L_0xdd45f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xdd49a0 .functor XOR 100, v0xdd1800_0, L_0xdd45f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xdd4cb0 .functor XOR 1, L_0xdd4b30, L_0xdd4bd0, C4<0>, C4<0>;
v0xdd1c30_0 .net *"_ivl_1", 98 0, L_0xdd4550;  1 drivers
v0xdd1cf0_0 .net *"_ivl_17", 0 0, L_0xdd4b30;  1 drivers
v0xdd1dd0_0 .net *"_ivl_19", 0 0, L_0xdd4bd0;  1 drivers
L_0x7f0740fd60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xdd1ec0_0 .net/2u *"_ivl_2", 0 0, L_0x7f0740fd60a8;  1 drivers
v0xdd1fa0_0 .net *"_ivl_20", 0 0, L_0xdd4cb0;  1 drivers
v0xdd20d0_0 .net *"_ivl_6", 99 0, L_0xdd4730;  1 drivers
v0xdd21b0_0 .net "in", 99 0, v0xdd1800_0;  alias, 1 drivers
v0xdd22c0_0 .net "in_shifted", 99 0, L_0xdd45f0;  1 drivers
v0xdd23a0_0 .net "out_any", 99 0, L_0xdd4930;  1 drivers
v0xdd2510_0 .net "out_both", 98 0, L_0xdd47f0;  alias, 1 drivers
v0xdd25f0_0 .net8 "out_different", 99 0, RS_0x7f074101f648;  alias, 2 drivers
L_0xdd4550 .part v0xdd1800_0, 0, 99;
L_0xdd45f0 .concat [ 1 99 0 0], L_0x7f0740fd60a8, L_0xdd4550;
L_0xdd47f0 .part L_0xdd4730, 0, 99;
L_0xdd4a60 .part/pv L_0xdd4cb0, 0, 1, 100;
L_0xdd4b30 .part v0xdd1800_0, 99, 1;
L_0xdd4bd0 .part L_0xdd45f0, 99, 1;
S_0xdd2750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0xd88d00;
 .timescale -12 -12;
E_0xd85a20 .event anyedge, v0xdd3620_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdd3620_0;
    %nor/r;
    %assign/vec4 v0xdd3620_0, 0;
    %wait E_0xd85a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdd1510;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0xdd1800_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd9c100;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0xdd1800_0, 0;
    %wait E_0xd9b7f0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0xdd1800_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xd88d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd2eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd3620_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xd88d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xdd2eb0_0;
    %inv;
    %store/vec4 v0xdd2eb0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xd88d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdd1720_0, v0xdd37b0_0, v0xdd2f50_0, v0xdd32f0_0, v0xdd3220_0, v0xdd3160_0, v0xdd2ff0_0, v0xdd3490_0, v0xdd33c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xd88d00;
T_5 ;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xd88d00;
T_6 ;
    %wait E_0xd9bc70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd3560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
    %load/vec4 v0xdd36e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd3560_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xdd32f0_0;
    %load/vec4 v0xdd32f0_0;
    %load/vec4 v0xdd3220_0;
    %xor;
    %load/vec4 v0xdd32f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
T_6.4 ;
    %load/vec4 v0xdd3160_0;
    %load/vec4 v0xdd3160_0;
    %load/vec4 v0xdd2ff0_0;
    %xor;
    %load/vec4 v0xdd3160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
T_6.10 ;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
T_6.8 ;
    %load/vec4 v0xdd3490_0;
    %load/vec4 v0xdd3490_0;
    %load/vec4 v0xdd33c0_0;
    %xor;
    %load/vec4 v0xdd3490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
T_6.14 ;
    %load/vec4 v0xdd3560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3560_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/gatesv100/iter0/response25/top_module.sv";
