0.6
2019.2
Nov  6 2019
21:57:16
C:/github/amba_bus/axi_master.v,1727848443,verilog,,C:/github/amba_bus/axi_slave.v,,axi_master,,,,,,,,
C:/github/amba_bus/axi_slave.v,1727863946,verilog,,C:/github/amba_bus/tb_AXI.v,,axi_slave,,,,,,,,
C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/github/amba_bus/tb_AXI.v,1727662378,verilog,,,,tb_AXI_Memory,,,,,,,,
