
*** Running vivado
    with args -log LVDS_to_AXIS_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LVDS_to_AXIS_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Aug 18 13:12:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source LVDS_to_AXIS_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.cache/ip 
Command: synth_design -top LVDS_to_AXIS_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.086 ; gain = 469.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_wrapper' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/hdl/LVDS_to_AXIS_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:13]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_axis_data_fifo_0_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_axis_data_fifo_0_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'LVDS_to_AXIS_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:81]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'LVDS_to_AXIS_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:81]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'LVDS_to_AXIS_axis_data_fifo_0_0' has 12 connections declared, but only 10 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:81]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_clk_wiz_0_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_clk_wiz_0_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_sdo_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_sdo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_sdo_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_sdo_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:100]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_ila_0_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_ila_0_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:111]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_ila_1_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_ila_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_ila_1_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_ila_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_lvds_input_0_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_lvds_input_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_lvds_input_0_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_lvds_input_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_lvds_output_0_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_lvds_output_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_lvds_output_0_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_lvds_output_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_lvds_master_0_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_lvds_master_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_lvds_master_0_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_lvds_master_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_l_clk_in_0' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_l_clk_in_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_l_clk_in_0' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/.Xil/Vivado-20840-LAPTOP-UKM8GMC3/realtime/LVDS_to_AXIS_l_clk_in_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_wrapper' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/hdl/LVDS_to_AXIS_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_0'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:81]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lvds_master_0'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:127]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:100]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'frame'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LVDS_to_AXIS_i'. This will prevent further optimization [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/hdl/LVDS_to_AXIS_wrapper.v:73]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:111]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'l_clk_in'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sdo'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/synth/LVDS_to_AXIS.v:140]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.148 ; gain = 579.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.148 ; gain = 579.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.148 ; gain = 579.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1250.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_axis_data_fifo_0_0/LVDS_to_AXIS_axis_data_fifo_0_0/LVDS_to_AXIS_axis_data_fifo_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_axis_data_fifo_0_0/LVDS_to_AXIS_axis_data_fifo_0_0/LVDS_to_AXIS_axis_data_fifo_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/axis_data_fifo_0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_master_0_0/LVDS_to_AXIS_lvds_master_0_0/LVDS_to_AXIS_lvds_master_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/lvds_master_0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_master_0_0/LVDS_to_AXIS_lvds_master_0_0/LVDS_to_AXIS_lvds_master_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/lvds_master_0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/l_clk_out'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/l_clk_out'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/l_clk_in'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/l_clk_in'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/sdo'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/sdo'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/frame'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/frame'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_ila_0_0/LVDS_to_AXIS_ila_0_0/LVDS_to_AXIS_ila_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/ila_0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_ila_0_0/LVDS_to_AXIS_ila_0_0/LVDS_to_AXIS_ila_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/ila_0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/clk_wiz_0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_ila_1_0/LVDS_to_AXIS_ila_1_0/LVDS_to_AXIS_ila_1_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/ila_1'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_ila_1_0/LVDS_to_AXIS_ila_1_0/LVDS_to_AXIS_ila_1_0_in_context.xdc] for cell 'LVDS_to_AXIS_i/ila_1'
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1253.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.051 ; gain = 581.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.051 ; gain = 581.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for l_clk_out_n. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for l_clk_out_n. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for l_clk_out_p. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for l_clk_out_p. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0/LVDS_to_AXIS_lvds_output_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for l_clk_in_n. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for l_clk_in_n. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for l_clk_in_p. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for l_clk_in_p. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0/LVDS_to_AXIS_lvds_input_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sdo_n. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdo_n. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdo_p. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdo_p. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0/LVDS_to_AXIS_l_clk_in_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for frame_n. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for frame_n. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for frame_p. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for frame_p. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0/LVDS_to_AXIS_sdo_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/lvds_master_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/l_clk_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/l_clk_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/sdo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/frame. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LVDS_to_AXIS_i/ila_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.051 ; gain = 581.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.051 ; gain = 581.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1267.289 ; gain = 596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.508 ; gain = 761.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.656 ; gain = 761.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1442.457 ; gain = 771.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.891 ; gain = 987.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.891 ; gain = 987.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.891 ; gain = 987.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.891 ; gain = 987.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.891 ; gain = 987.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.891 ; gain = 987.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |LVDS_to_AXIS_axis_data_fifo_0_0 |         1|
|2     |LVDS_to_AXIS_clk_wiz_0_0        |         1|
|3     |LVDS_to_AXIS_sdo_0              |         1|
|4     |LVDS_to_AXIS_ila_0_0            |         1|
|5     |LVDS_to_AXIS_ila_1_0            |         1|
|6     |LVDS_to_AXIS_lvds_input_0_0     |         1|
|7     |LVDS_to_AXIS_lvds_output_0_0    |         1|
|8     |LVDS_to_AXIS_lvds_master_0_0    |         1|
|9     |LVDS_to_AXIS_l_clk_in_0         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |LVDS_to_AXIS_axis_data_fifo_0 |     1|
|2     |LVDS_to_AXIS_clk_wiz_0        |     1|
|3     |LVDS_to_AXIS_ila_0            |     1|
|4     |LVDS_to_AXIS_ila_1            |     1|
|5     |LVDS_to_AXIS_l_clk_in         |     1|
|6     |LVDS_to_AXIS_lvds_input_0     |     1|
|7     |LVDS_to_AXIS_lvds_master_0    |     1|
|8     |LVDS_to_AXIS_lvds_output_0    |     1|
|9     |LVDS_to_AXIS_sdo              |     1|
|10    |LUT1                          |     1|
|11    |IBUF                          |     9|
|12    |OBUF                          |    69|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.891 ; gain = 987.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1658.891 ; gain = 984.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.891 ; gain = 987.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1661.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1664.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 91735862
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1664.574 ; gain = 1227.801
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1664.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.runs/synth_1/LVDS_to_AXIS_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file LVDS_to_AXIS_wrapper_utilization_synth.rpt -pb LVDS_to_AXIS_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 18 13:13:31 2025...
