Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 28 13:09:27 2025
| Host         : HazelTheCat running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   190 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           35 |
| No           | No                    | Yes                    |             426 |          113 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |             109 |           37 |
| Yes          | No                    | Yes                    |              53 |           24 |
| Yes          | Yes                   | No                     |              19 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                     |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | rom_r/uart/tx_i_1__0_n_0                               | rom_r/uart/send_note_reg[1]                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rom_l/uart/tx_i_1_n_0                                  | rom_l/uart/send_note_reg[0]                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/shift_reg[1]    |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | send_note_OBUF[1]                                      |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | send_note_OBUF[0]                                      |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_transmitter/txBit        |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/shift_reg[2]    |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/shift_reg[0]    |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | slow_counter/uart/txBit                                |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/shift_reg[7]    |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/shift_reg[5]    |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/shift_reg[6]    |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/shift_reg[4]    |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/shift_reg[3]    |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/DATA[7]_i_1_n_0 | uart_with_debouncer_inst/uart_receiver/READY0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | music_dual_system_inst/note1[3]_i_1_n_0                | music_dual_system_inst/rst                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_transmitter/bitIndex     |                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | slow_counter/uart/bitIndex                             |                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | music_dual_system_inst/note2[3]_i_1_n_0                | music_dual_system_inst/rst                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | rom_l/uart/tx_ready_reg_0                              |                                                             |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | light_left/pwm_percentage_blue[7]_i_1_n_0              | light_left/pwm_percentage_red[7]_i_1_n_0                    |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | light_left/pwm_percentage_red[7]_i_2_n_0               | light_left/pwm_percentage_red[7]_i_1_n_0                    |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | rom_r/uart/tx_ready_reg_0                              |                                                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                        | light_left/pwm_percentage_red[5]_i_1_n_0                    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | rom_l/uart/idx                                         | rom_l/uart/send_note_reg[0]                                 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | rom_r/uart/idx                                         | rom_r/uart/send_note_reg[1]                                 |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_transmitter/E[0]         | music_dual_system_inst/rst                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | rom_l/uart/data_buf[6]_i_1_n_0                         |                                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | rom_r/uart/data_buf[6]_i_1__0_n_0                      |                                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | score_adder/score20                                    | music_dual_system_inst/rst                                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | score_adder/score10                                    | music_dual_system_inst/rst                                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_transmitter/txData       |                                                             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/DATA[7]_i_1_n_0 |                                                             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | light_left/pwm_percentage_green[7]_i_1_n_0             | light_left/pwm_percentage_red[7]_i_1_n_0                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | slow_counter/uart/E[0]                                 |                                                             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | slow_counter/uart/FSM_onehot_txState_reg[0]_1[0]       | music_dual_system_inst/rst                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rom_r/send_buf[1][5]_i_1__0_n_0                        |                                                             |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | rom_l/send_buf[1][5]_i_1_n_0                           |                                                             |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | slow_counter/uart/txData                               |                                                             |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG |                                                        | uart_with_debouncer_inst/uart_transmitter/bitTmr[0]_i_1_n_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                        | slow_counter/uart/bitTmr[0]_i_1__0_n_0                      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | uart_with_debouncer_inst/uart_receiver/bit_timer       |                                                             |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG |                                                        | rom_r/uart/send_note_reg[1]                                 |                8 |             27 |         3.38 |
|  clk_IBUF_BUFG |                                                        | rom_l/uart/send_note_reg[0]                                 |                6 |             27 |         4.50 |
|  clk_IBUF_BUFG |                                                        |                                                             |               35 |             81 |         2.31 |
|  clk_IBUF_BUFG |                                                        | music_dual_system_inst/rst                                  |               99 |            372 |         3.76 |
+----------------+--------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


