// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

// This file is autogenerated by cml-utils 2023-08-31 08:35:25 +0200.
// Commit ID: 0ae094c5beb24bfb82787768bce4e6f969c0175c (dirty)

/* Chip region offsets */


/* Main target address offsets */
#define FA_VTSS_TO_AFI FA_VTSS_IO_OFFSET1(0x01240000)
#define FA_VTSS_TO_ANA_AC FA_VTSS_IO_OFFSET1(0x01900000)
#define FA_VTSS_TO_ANA_AC_OAM_MOD FA_VTSS_IO_OFFSET1(0x01070000)
#define FA_VTSS_TO_ANA_AC_POL FA_VTSS_IO_OFFSET1(0x01200000)
#define FA_VTSS_TO_ANA_AC_SDLB FA_VTSS_IO_OFFSET1(0x01500000)
#define FA_VTSS_TO_ANA_ACL FA_VTSS_IO_OFFSET1(0x01050000)
#define FA_VTSS_TO_ANA_CL FA_VTSS_IO_OFFSET1(0x01400000)
#define FA_VTSS_TO_ANA_L2 FA_VTSS_IO_OFFSET1(0x01800000)
#define FA_VTSS_TO_ANA_L3 FA_VTSS_IO_OFFSET1(0x01480000)
#define FA_VTSS_TO_ASM FA_VTSS_IO_OFFSET1(0x00600000)
#define FA_VTSS_TO_CHIP_TOP FA_VTSS_IO_OFFSET1(0x01020000)
#define VTSS_TO_CLKGEN ((FA_VTSS_IO_OFFSET1(0x01100000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_CPU FA_VTSS_IO_OFFSET2(0x00000000)
#define FA_VTSS_TO_DDR_PHY FA_VTSS_IO_OFFSET2(0x00108000)
#define FA_VTSS_TO_DDR_UMCTL2 FA_VTSS_IO_OFFSET2(0x00107000)
#define FA_VTSS_TO_DEV10G_0 FA_VTSS_IO_OFFSET1(0x00074000)
#define FA_VTSS_TO_DEV10G_1 FA_VTSS_IO_OFFSET1(0x0042c000)
#define FA_VTSS_TO_DEV10G_2 FA_VTSS_IO_OFFSET1(0x00080000)
#define FA_VTSS_TO_DEV10G_3 FA_VTSS_IO_OFFSET1(0x0008c000)
#define FA_VTSS_TO_DEV10G_4 FA_VTSS_IO_OFFSET1(0x00458000)
#define FA_VTSS_TO_DEV10G_5 FA_VTSS_IO_OFFSET1(0x00464000)
#define FA_VTSS_TO_DEV10G_6 FA_VTSS_IO_OFFSET1(0x00470000)
#define FA_VTSS_TO_DEV10G_7 FA_VTSS_IO_OFFSET1(0x0047c000)
#define FA_VTSS_TO_DEV10G_8 FA_VTSS_IO_OFFSET1(0x00488000)
#define FA_VTSS_TO_DEV10G_9 FA_VTSS_IO_OFFSET1(0x00494000)
#define VTSS_TO_DEV10G_10 ((FA_VTSS_IO_OFFSET1(0x004a0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV10G_11 ((FA_VTSS_IO_OFFSET1(0x004ac000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV25G_0 ((FA_VTSS_IO_OFFSET1(0x004b8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV25G_1 ((FA_VTSS_IO_OFFSET1(0x000f8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV25G_2 ((FA_VTSS_IO_OFFSET1(0x004c8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV25G_3 ((FA_VTSS_IO_OFFSET1(0x00108000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV25G_4 ((FA_VTSS_IO_OFFSET1(0x00118000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV25G_5 ((FA_VTSS_IO_OFFSET1(0x004d8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV25G_6 ((FA_VTSS_IO_OFFSET1(0x004e8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV25G_7 ((FA_VTSS_IO_OFFSET1(0x004f8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_DEV5G_0 FA_VTSS_IO_OFFSET1(0x00008000)
#define FA_VTSS_TO_DEV5G_1 FA_VTSS_IO_OFFSET1(0x00014000)
#define FA_VTSS_TO_DEV5G_2 FA_VTSS_IO_OFFSET1(0x00020000)
#define FA_VTSS_TO_DEV5G_3 FA_VTSS_IO_OFFSET1(0x00408000)
#define VTSS_TO_DEV5G_4 ((FA_VTSS_IO_OFFSET1(0x00414000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV5G_5 ((FA_VTSS_IO_OFFSET1(0x00420000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV5G_6 ((FA_VTSS_IO_OFFSET1(0x0002c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV5G_7 ((FA_VTSS_IO_OFFSET1(0x00038000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV5G_8 ((FA_VTSS_IO_OFFSET1(0x00044000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV5G_9 ((FA_VTSS_IO_OFFSET1(0x00050000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV5G_10 ((FA_VTSS_IO_OFFSET1(0x0005c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV5G_11 ((FA_VTSS_IO_OFFSET1(0x00068000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV5G_64 ((FA_VTSS_IO_OFFSET1(0x00128000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_DEV2G5_0 FA_VTSS_IO_OFFSET1(0x00004000)
#define FA_VTSS_TO_DEV2G5_1 FA_VTSS_IO_OFFSET1(0x00010000)
#define FA_VTSS_TO_DEV2G5_2 FA_VTSS_IO_OFFSET1(0x0001c000)
#define FA_VTSS_TO_DEV2G5_3 FA_VTSS_IO_OFFSET1(0x00404000)
#define FA_VTSS_TO_DEV2G5_4 FA_VTSS_IO_OFFSET1(0x00410000)
#define FA_VTSS_TO_DEV2G5_5 FA_VTSS_IO_OFFSET1(0x0041c000)
#define FA_VTSS_TO_DEV2G5_6 FA_VTSS_IO_OFFSET1(0x00028000)
#define FA_VTSS_TO_DEV2G5_7 FA_VTSS_IO_OFFSET1(0x00034000)
#define FA_VTSS_TO_DEV2G5_8 FA_VTSS_IO_OFFSET1(0x00040000)
#define FA_VTSS_TO_DEV2G5_9 FA_VTSS_IO_OFFSET1(0x0004c000)
#define FA_VTSS_TO_DEV2G5_10 FA_VTSS_IO_OFFSET1(0x00058000)
#define FA_VTSS_TO_DEV2G5_11 FA_VTSS_IO_OFFSET1(0x00064000)
#define FA_VTSS_TO_DEV2G5_12 FA_VTSS_IO_OFFSET1(0x00070000)
#define FA_VTSS_TO_DEV2G5_13 FA_VTSS_IO_OFFSET1(0x00428000)
#define FA_VTSS_TO_DEV2G5_14 FA_VTSS_IO_OFFSET1(0x0007c000)
#define FA_VTSS_TO_DEV2G5_15 FA_VTSS_IO_OFFSET1(0x00088000)
#define FA_VTSS_TO_DEV2G5_16 FA_VTSS_IO_OFFSET1(0x00094000)
#define FA_VTSS_TO_DEV2G5_17 FA_VTSS_IO_OFFSET1(0x00098000)
#define FA_VTSS_TO_DEV2G5_18 FA_VTSS_IO_OFFSET1(0x0009c000)
#define FA_VTSS_TO_DEV2G5_19 FA_VTSS_IO_OFFSET1(0x000a0000)
#define FA_VTSS_TO_DEV2G5_20 FA_VTSS_IO_OFFSET1(0x000a4000)
#define FA_VTSS_TO_DEV2G5_21 FA_VTSS_IO_OFFSET1(0x000a8000)
#define FA_VTSS_TO_DEV2G5_22 FA_VTSS_IO_OFFSET1(0x000ac000)
#define FA_VTSS_TO_DEV2G5_23 FA_VTSS_IO_OFFSET1(0x000b0000)
#define FA_VTSS_TO_DEV2G5_24 FA_VTSS_IO_OFFSET1(0x00434000)
#define FA_VTSS_TO_DEV2G5_25 FA_VTSS_IO_OFFSET1(0x00438000)
#define FA_VTSS_TO_DEV2G5_26 FA_VTSS_IO_OFFSET1(0x0043c000)
#define FA_VTSS_TO_DEV2G5_27 FA_VTSS_IO_OFFSET1(0x00440000)
#define VTSS_TO_DEV2G5_28 ((FA_VTSS_IO_OFFSET1(0x00444000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_29 ((FA_VTSS_IO_OFFSET1(0x00448000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_30 ((FA_VTSS_IO_OFFSET1(0x0044c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_31 ((FA_VTSS_IO_OFFSET1(0x00450000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_32 ((FA_VTSS_IO_OFFSET1(0x000b4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_33 ((FA_VTSS_IO_OFFSET1(0x000b8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_34 ((FA_VTSS_IO_OFFSET1(0x000bc000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_35 ((FA_VTSS_IO_OFFSET1(0x000c0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_36 ((FA_VTSS_IO_OFFSET1(0x000c4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_37 ((FA_VTSS_IO_OFFSET1(0x000c8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_38 ((FA_VTSS_IO_OFFSET1(0x000cc000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_39 ((FA_VTSS_IO_OFFSET1(0x000d0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_40 ((FA_VTSS_IO_OFFSET1(0x000d4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_41 ((FA_VTSS_IO_OFFSET1(0x000d8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_42 ((FA_VTSS_IO_OFFSET1(0x000dc000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_43 ((FA_VTSS_IO_OFFSET1(0x000e0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_44 ((FA_VTSS_IO_OFFSET1(0x000e4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_45 ((FA_VTSS_IO_OFFSET1(0x000e8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_46 ((FA_VTSS_IO_OFFSET1(0x000ec000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_47 ((FA_VTSS_IO_OFFSET1(0x000f0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_48 ((FA_VTSS_IO_OFFSET1(0x00454000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_49 ((FA_VTSS_IO_OFFSET1(0x00460000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_50 ((FA_VTSS_IO_OFFSET1(0x0046c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_51 ((FA_VTSS_IO_OFFSET1(0x00478000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_52 ((FA_VTSS_IO_OFFSET1(0x00484000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_53 ((FA_VTSS_IO_OFFSET1(0x00490000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_54 ((FA_VTSS_IO_OFFSET1(0x0049c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_55 ((FA_VTSS_IO_OFFSET1(0x004a8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_56 ((FA_VTSS_IO_OFFSET1(0x004b4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_57 ((FA_VTSS_IO_OFFSET1(0x000f4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_58 ((FA_VTSS_IO_OFFSET1(0x004c4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_59 ((FA_VTSS_IO_OFFSET1(0x00104000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_60 ((FA_VTSS_IO_OFFSET1(0x00114000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_61 ((FA_VTSS_IO_OFFSET1(0x004d4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_62 ((FA_VTSS_IO_OFFSET1(0x004e4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_63 ((FA_VTSS_IO_OFFSET1(0x004f4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEV2G5_64 ((FA_VTSS_IO_OFFSET1(0x00124000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_DEVCPU_GCB FA_VTSS_IO_OFFSET1(0x01010000)
#define FA_VTSS_TO_DEVCPU_ORG0 FA_VTSS_IO_OFFSET1(0x00000000)
#define FA_VTSS_TO_DEVCPU_ORG1 FA_VTSS_IO_OFFSET1(0x00400000)
#define FA_VTSS_TO_DEVCPU_ORG2 FA_VTSS_IO_OFFSET1(0x00800000)
#define VTSS_TO_DEVCPU_ORG3 ((FA_VTSS_IO_OFFSET1(0x00c00000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEVCPU_ORG4 ((FA_VTSS_IO_OFFSET1(0x01000000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_DEVCPU_PTP FA_VTSS_IO_OFFSET1(0x01040000)
#define FA_VTSS_TO_DEVCPU_QS FA_VTSS_IO_OFFSET1(0x01030000)
#define FA_VTSS_TO_DSM FA_VTSS_IO_OFFSET1(0x00504000)
#define FA_VTSS_TO_EACL FA_VTSS_IO_OFFSET1(0x012c0000)
#define FA_VTSS_TO_FDMA FA_VTSS_IO_OFFSET2(0x00080000)
#define FA_VTSS_TO_HSCH FA_VTSS_IO_OFFSET1(0x01580000)
#define FA_VTSS_TO_HSIO_WRAP FA_VTSS_IO_OFFSET1(0x00508000)
#define VTSS_TO_LCPLL28_1 ((FA_VTSS_IO_OFFSET1(0x010f0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_LRN FA_VTSS_IO_OFFSET1(0x01060000)
#define VTSS_TO_MSHC ((FA_VTSS_IO_OFFSET2(0x00800000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCIE_DM_EP ((FA_VTSS_IO_OFFSET2(0x00400000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCIE_DM_RC ((FA_VTSS_IO_OFFSET2(0x00400000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_PCIE_PHY_WRAP FA_VTSS_IO_OFFSET1(0x00dd8000)
#define FA_VTSS_TO_PCS10G_BR_0 FA_VTSS_IO_OFFSET1(0x00078000)
#define FA_VTSS_TO_PCS10G_BR_1 FA_VTSS_IO_OFFSET1(0x00430000)
#define FA_VTSS_TO_PCS10G_BR_2 FA_VTSS_IO_OFFSET1(0x00084000)
#define FA_VTSS_TO_PCS10G_BR_3 FA_VTSS_IO_OFFSET1(0x00090000)
#define FA_VTSS_TO_PCS10G_BR_4 FA_VTSS_IO_OFFSET1(0x0045c000)
#define FA_VTSS_TO_PCS10G_BR_5 FA_VTSS_IO_OFFSET1(0x00468000)
#define FA_VTSS_TO_PCS10G_BR_6 FA_VTSS_IO_OFFSET1(0x00474000)
#define FA_VTSS_TO_PCS10G_BR_7 FA_VTSS_IO_OFFSET1(0x00480000)
#define FA_VTSS_TO_PCS10G_BR_8 FA_VTSS_IO_OFFSET1(0x0048c000)
#define FA_VTSS_TO_PCS10G_BR_9 FA_VTSS_IO_OFFSET1(0x00498000)
#define VTSS_TO_PCS10G_BR_10 ((FA_VTSS_IO_OFFSET1(0x004a4000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS10G_BR_11 ((FA_VTSS_IO_OFFSET1(0x004b0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_BR_0 ((FA_VTSS_IO_OFFSET1(0x004bc000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_BR_1 ((FA_VTSS_IO_OFFSET1(0x000fc000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_BR_2 ((FA_VTSS_IO_OFFSET1(0x004cc000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_BR_3 ((FA_VTSS_IO_OFFSET1(0x0010c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_BR_4 ((FA_VTSS_IO_OFFSET1(0x0011c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_BR_5 ((FA_VTSS_IO_OFFSET1(0x004dc000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_BR_6 ((FA_VTSS_IO_OFFSET1(0x004ec000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_BR_7 ((FA_VTSS_IO_OFFSET1(0x004fc000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_PCS5G_BR_0 FA_VTSS_IO_OFFSET1(0x0000c000)
#define FA_VTSS_TO_PCS5G_BR_1 FA_VTSS_IO_OFFSET1(0x00018000)
#define FA_VTSS_TO_PCS5G_BR_2 FA_VTSS_IO_OFFSET1(0x00024000)
#define FA_VTSS_TO_PCS5G_BR_3 FA_VTSS_IO_OFFSET1(0x0040c000)
#define VTSS_TO_PCS5G_BR_4 ((FA_VTSS_IO_OFFSET1(0x00418000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS5G_BR_5 ((FA_VTSS_IO_OFFSET1(0x00424000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS5G_BR_6 ((FA_VTSS_IO_OFFSET1(0x00030000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS5G_BR_7 ((FA_VTSS_IO_OFFSET1(0x0003c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS5G_BR_8 ((FA_VTSS_IO_OFFSET1(0x00048000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS5G_BR_9 ((FA_VTSS_IO_OFFSET1(0x00054000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS5G_BR_10 ((FA_VTSS_IO_OFFSET1(0x00060000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS5G_BR_11 ((FA_VTSS_IO_OFFSET1(0x0006c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS5G_BR_64 ((FA_VTSS_IO_OFFSET1(0x0012c000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_RSFEC_0 ((FA_VTSS_IO_OFFSET1(0x004c0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_RSFEC_1 ((FA_VTSS_IO_OFFSET1(0x00100000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_RSFEC_2 ((FA_VTSS_IO_OFFSET1(0x004d0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_RSFEC_3 ((FA_VTSS_IO_OFFSET1(0x00110000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_RSFEC_4 ((FA_VTSS_IO_OFFSET1(0x00120000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_RSFEC_5 ((FA_VTSS_IO_OFFSET1(0x004e0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_RSFEC_6 ((FA_VTSS_IO_OFFSET1(0x004f0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_PCS25G_RSFEC_7 ((FA_VTSS_IO_OFFSET1(0x00500000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_PORT_CONF FA_VTSS_IO_OFFSET1(0x00130000)
#define FA_VTSS_TO_QFWD FA_VTSS_IO_OFFSET1(0x010b0000)
#define FA_VTSS_TO_QRES FA_VTSS_IO_OFFSET1(0x01280000)
#define FA_VTSS_TO_QSYS FA_VTSS_IO_OFFSET1(0x010a0000)
#define FA_VTSS_TO_REW FA_VTSS_IO_OFFSET1(0x01600000)
#define FA_VTSS_TO_SD_CMU_0 FA_VTSS_IO_OFFSET1(0x00808000)
#define FA_VTSS_TO_SD_CMU_1 FA_VTSS_IO_OFFSET1(0x00810000)
#define FA_VTSS_TO_SD_CMU_2 FA_VTSS_IO_OFFSET1(0x00818000)
#define FA_VTSS_TO_SD_CMU_3 FA_VTSS_IO_OFFSET1(0x00820000)
#define FA_VTSS_TO_SD_CMU_4 FA_VTSS_IO_OFFSET1(0x00828000)
#define FA_VTSS_TO_SD_CMU_5 FA_VTSS_IO_OFFSET1(0x00830000)
#define VTSS_TO_SD_CMU_6 ((FA_VTSS_IO_OFFSET1(0x00838000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_7 ((FA_VTSS_IO_OFFSET1(0x00840000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_8 ((FA_VTSS_IO_OFFSET1(0x00848000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_9 ((FA_VTSS_IO_OFFSET1(0x00c08000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_10 ((FA_VTSS_IO_OFFSET1(0x00c10000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_11 ((FA_VTSS_IO_OFFSET1(0x00c18000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_12 ((FA_VTSS_IO_OFFSET1(0x00c20000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_13 ((FA_VTSS_IO_OFFSET1(0x00c28000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_SD_CMU_CFG_0 FA_VTSS_IO_OFFSET1(0x00850000)
#define FA_VTSS_TO_SD_CMU_CFG_1 FA_VTSS_IO_OFFSET1(0x00858000)
#define FA_VTSS_TO_SD_CMU_CFG_2 FA_VTSS_IO_OFFSET1(0x00860000)
#define FA_VTSS_TO_SD_CMU_CFG_3 FA_VTSS_IO_OFFSET1(0x00868000)
#define FA_VTSS_TO_SD_CMU_CFG_4 FA_VTSS_IO_OFFSET1(0x00870000)
#define FA_VTSS_TO_SD_CMU_CFG_5 FA_VTSS_IO_OFFSET1(0x00878000)
#define VTSS_TO_SD_CMU_CFG_6 ((FA_VTSS_IO_OFFSET1(0x00880000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_CFG_7 ((FA_VTSS_IO_OFFSET1(0x00888000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_CFG_10 ((FA_VTSS_IO_OFFSET1(0x00c38000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_CFG_11 ((FA_VTSS_IO_OFFSET1(0x00c40000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_CFG_12 ((FA_VTSS_IO_OFFSET1(0x00c48000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_CFG_13 ((FA_VTSS_IO_OFFSET1(0x00c50000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_CFG_8 ((FA_VTSS_IO_OFFSET1(0x00890000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_CMU_CFG_9 ((FA_VTSS_IO_OFFSET1(0x00c30000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_0 ((FA_VTSS_IO_OFFSET1(0x00898000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_1 ((FA_VTSS_IO_OFFSET1(0x008a0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_2 ((FA_VTSS_IO_OFFSET1(0x008a8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_3 ((FA_VTSS_IO_OFFSET1(0x008b0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_4 ((FA_VTSS_IO_OFFSET1(0x008b8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_5 ((FA_VTSS_IO_OFFSET1(0x008c0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_6 ((FA_VTSS_IO_OFFSET1(0x008c8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_7 ((FA_VTSS_IO_OFFSET1(0x008d0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_8 ((FA_VTSS_IO_OFFSET1(0x008d8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_9 ((FA_VTSS_IO_OFFSET1(0x008e0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_10 ((FA_VTSS_IO_OFFSET1(0x008e8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_11 ((FA_VTSS_IO_OFFSET1(0x008f0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD6G_LANE_12 ((FA_VTSS_IO_OFFSET1(0x008f8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_SD10G_LANE_0 FA_VTSS_IO_OFFSET1(0x00900000)
#define FA_VTSS_TO_SD10G_LANE_1 FA_VTSS_IO_OFFSET1(0x00908000)
#define FA_VTSS_TO_SD10G_LANE_2 FA_VTSS_IO_OFFSET1(0x00910000)
#define FA_VTSS_TO_SD10G_LANE_3 FA_VTSS_IO_OFFSET1(0x00918000)
#define FA_VTSS_TO_SD10G_LANE_4 FA_VTSS_IO_OFFSET1(0x00c58000)
#define FA_VTSS_TO_SD10G_LANE_5 FA_VTSS_IO_OFFSET1(0x00c60000)
#define FA_VTSS_TO_SD10G_LANE_6 FA_VTSS_IO_OFFSET1(0x00c68000)
#define FA_VTSS_TO_SD10G_LANE_7 FA_VTSS_IO_OFFSET1(0x00c70000)
#define FA_VTSS_TO_SD10G_LANE_8 FA_VTSS_IO_OFFSET1(0x00c78000)
#define FA_VTSS_TO_SD10G_LANE_9 FA_VTSS_IO_OFFSET1(0x00c80000)
#define VTSS_TO_SD10G_LANE_10 ((FA_VTSS_IO_OFFSET1(0x00c88000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_LANE_11 ((FA_VTSS_IO_OFFSET1(0x00c90000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_SD10G_KR_0 FA_VTSS_IO_OFFSET1(0x00988000)
#define FA_VTSS_TO_SD10G_KR_1 FA_VTSS_IO_OFFSET1(0x00990000)
#define FA_VTSS_TO_SD10G_KR_2 FA_VTSS_IO_OFFSET1(0x00998000)
#define FA_VTSS_TO_SD10G_KR_3 FA_VTSS_IO_OFFSET1(0x009a0000)
#define FA_VTSS_TO_SD10G_KR_4 FA_VTSS_IO_OFFSET1(0x00cd8000)
#define FA_VTSS_TO_SD10G_KR_5 FA_VTSS_IO_OFFSET1(0x00ce0000)
#define FA_VTSS_TO_SD10G_KR_6 FA_VTSS_IO_OFFSET1(0x00ce8000)
#define FA_VTSS_TO_SD10G_KR_7 FA_VTSS_IO_OFFSET1(0x00cf0000)
#define FA_VTSS_TO_SD10G_KR_8 FA_VTSS_IO_OFFSET1(0x00cf8000)
#define FA_VTSS_TO_SD10G_KR_9 FA_VTSS_IO_OFFSET1(0x00d00000)
#define VTSS_TO_SD10G_KR_10 ((FA_VTSS_IO_OFFSET1(0x00d08000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_11 ((FA_VTSS_IO_OFFSET1(0x00d10000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_12 ((FA_VTSS_IO_OFFSET1(0x00d18000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_13 ((FA_VTSS_IO_OFFSET1(0x00d20000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_14 ((FA_VTSS_IO_OFFSET1(0x00d28000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_15 ((FA_VTSS_IO_OFFSET1(0x00d30000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_16 ((FA_VTSS_IO_OFFSET1(0x00d38000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_17 ((FA_VTSS_IO_OFFSET1(0x00d40000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_18 ((FA_VTSS_IO_OFFSET1(0x00d48000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD10G_KR_19 ((FA_VTSS_IO_OFFSET1(0x00d50000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_SD_LANE_0 FA_VTSS_IO_OFFSET1(0x009a8000)
#define FA_VTSS_TO_SD_LANE_1 FA_VTSS_IO_OFFSET1(0x009b0000)
#define FA_VTSS_TO_SD_LANE_2 FA_VTSS_IO_OFFSET1(0x009b8000)
#define FA_VTSS_TO_SD_LANE_3 FA_VTSS_IO_OFFSET1(0x009c0000)
#define FA_VTSS_TO_SD_LANE_4 FA_VTSS_IO_OFFSET1(0x009c8000)
#define FA_VTSS_TO_SD_LANE_5 FA_VTSS_IO_OFFSET1(0x009d0000)
#define FA_VTSS_TO_SD_LANE_6 FA_VTSS_IO_OFFSET1(0x009d8000)
#define FA_VTSS_TO_SD_LANE_7 FA_VTSS_IO_OFFSET1(0x009e0000)
#define FA_VTSS_TO_SD_LANE_8 FA_VTSS_IO_OFFSET1(0x009e8000)
#define FA_VTSS_TO_SD_LANE_9 FA_VTSS_IO_OFFSET1(0x009f0000)
#define VTSS_TO_SD_LANE_10 ((FA_VTSS_IO_OFFSET1(0x009f8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_11 ((FA_VTSS_IO_OFFSET1(0x00a00000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_12 ((FA_VTSS_IO_OFFSET1(0x00a08000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_13 ((FA_VTSS_IO_OFFSET1(0x00a10000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_14 ((FA_VTSS_IO_OFFSET1(0x00a18000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_15 ((FA_VTSS_IO_OFFSET1(0x00a20000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_16 ((FA_VTSS_IO_OFFSET1(0x00a28000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_17 ((FA_VTSS_IO_OFFSET1(0x00d58000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_18 ((FA_VTSS_IO_OFFSET1(0x00d60000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_19 ((FA_VTSS_IO_OFFSET1(0x00d68000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_20 ((FA_VTSS_IO_OFFSET1(0x00d70000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_21 ((FA_VTSS_IO_OFFSET1(0x00d78000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_22 ((FA_VTSS_IO_OFFSET1(0x00d80000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_23 ((FA_VTSS_IO_OFFSET1(0x00d88000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_24 ((FA_VTSS_IO_OFFSET1(0x00d90000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD25G_LANE_0 ((FA_VTSS_IO_OFFSET1(0x00c98000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD25G_LANE_1 ((FA_VTSS_IO_OFFSET1(0x00ca0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD25G_LANE_2 ((FA_VTSS_IO_OFFSET1(0x00ca8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD25G_LANE_3 ((FA_VTSS_IO_OFFSET1(0x00cb0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD25G_LANE_4 ((FA_VTSS_IO_OFFSET1(0x00cb8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD25G_LANE_5 ((FA_VTSS_IO_OFFSET1(0x00cc0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD25G_LANE_6 ((FA_VTSS_IO_OFFSET1(0x00cc8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD25G_LANE_7 ((FA_VTSS_IO_OFFSET1(0x00cd0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_25 ((FA_VTSS_IO_OFFSET1(0x00d98000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_26 ((FA_VTSS_IO_OFFSET1(0x00da0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_27 ((FA_VTSS_IO_OFFSET1(0x00da8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_28 ((FA_VTSS_IO_OFFSET1(0x00db0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_29 ((FA_VTSS_IO_OFFSET1(0x00db8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_30 ((FA_VTSS_IO_OFFSET1(0x00dc0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_31 ((FA_VTSS_IO_OFFSET1(0x00dc8000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SD_LANE_32 ((FA_VTSS_IO_OFFSET1(0x00dd0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SDPCIE_PHY ((FA_VTSS_IO_OFFSET2(0x0010b000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SDPCIE_PMA ((FA_VTSS_IO_OFFSET1(0x00de0000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SIMC ((FA_VTSS_IO_OFFSET2(0x00104000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SUBCPU_SIMC ((FA_VTSS_IO_OFFSET3(0x00010800) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SUBCPU_SIMC2 ((FA_VTSS_IO_OFFSET3(0x00011400) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SUBCPU ((FA_VTSS_IO_OFFSET3(0x00030000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SUBCPU_TIMERS ((FA_VTSS_IO_OFFSET3(0x00010c00) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_TIMERS FA_VTSS_IO_OFFSET2(0x00105000)
#define VTSS_TO_SUBCPU_TWI ((FA_VTSS_IO_OFFSET3(0x00010400) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_TWI ((FA_VTSS_IO_OFFSET2(0x00101000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_TWI2 ((FA_VTSS_IO_OFFSET2(0x00103000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SUBCPU_UART ((FA_VTSS_IO_OFFSET3(0x00010000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_UART ((FA_VTSS_IO_OFFSET2(0x00100000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_UART2 ((FA_VTSS_IO_OFFSET2(0x00102000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_SUBCPU_WDT ((FA_VTSS_IO_OFFSET3(0x00011000) - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define FA_VTSS_TO_TRNG FA_VTSS_IO_OFFSET2(0x0010c000)
#define FA_VTSS_TO_VCAP_ES0 FA_VTSS_IO_OFFSET1(0x010e0000)
#define FA_VTSS_TO_VCAP_ES2 FA_VTSS_IO_OFFSET1(0x010d0000)
#define FA_VTSS_TO_VCAP_IP6PFX FA_VTSS_IO_OFFSET1(0x01090000)
#define FA_VTSS_TO_VCAP_SUPER FA_VTSS_IO_OFFSET1(0x01080000)
#define FA_VTSS_TO_VOP FA_VTSS_IO_OFFSET1(0x01a00000)
#define FA_VTSS_TO_VOP_L3 FA_VTSS_IO_OFFSET1(0x01b00000)
#define FA_VTSS_TO_VOP_MPLS FA_VTSS_IO_OFFSET1(0x01680000)
#define FA_VTSS_TO_XQS FA_VTSS_IO_OFFSET1(0x010c0000)

/* Group target address offsets */
#define FA_GRP_AFI_MISC 49548
#define FA_GRP_AFI_FRM_TBL 32768
#define FA_GRP_AFI_FRM_TBL_CNT 4096
#define FA_GRP_AFI_DTI_TBL 49152
#define FA_GRP_AFI_DTI_TBL_CNT 32
#define FA_GRP_AFI_DTI_MISC 49556
#define FA_GRP_AFI_DTI_MISC_CNT 32
#define FA_GRP_AFI_TTI_TBL_CNT 4096
#define FA_GRP_AFI_TTI_TICKS 49652
#define FA_GRP_AFI_TTI_MISC 49663
#define FA_GRP_AFI_PORT_TBL 49408
#define FA_GRP_AFI_PORT_TBL_CNT 70
#define FA_GRP_ANA_AC_RAM_CTRL 209777
#define FA_GRP_ANA_AC_COREMEM 209778
#define FA_GRP_ANA_AC_PS_COMMON 223618
#define FA_GRP_ANA_AC_MIRROR_PROBE 223424
#define FA_GRP_ANA_AC_AGGR 212928
#define FA_GRP_ANA_AC_SRC 212480
#define FA_GRP_ANA_AC_SRC_SZ 4
#define FA_GRP_ANA_AC_SRC_CNT 102
#define FA_GRP_ANA_AC_SFLOW 223488
#define FA_GRP_ANA_AC_SFLOW_CNT 65
#define FA_GRP_ANA_AC_UPSID 209792
#define FA_GRP_ANA_AC_GLAG 212064
#define FA_GRP_ANA_AC_PGID 196608
#define FA_GRP_ANA_AC_PGID_CNT 3290
#define FA_GRP_ANA_AC_CSD 131072
#define FA_GRP_ANA_AC_LAG_RST 212096
#define FA_GRP_ANA_AC_LAG_RST_CNT 32
#define FA_GRP_ANA_AC_PS_STICKY 209782
#define FA_GRP_ANA_AC_PS_STICKY_MASK 223706
#define FA_GRP_ANA_AC_FRER_GEN 212992
#define FA_GRP_ANA_AC_FRER_GEN_CNT 4096
#define FA_GRP_ANA_AC_FRER_GEN_STATE_ACC 209783
#define FA_GRP_ANA_AC_FRER_GEN_STATE 209776
#define FA_GRP_ANA_AC_TSN_SF 209784
#define FA_GRP_ANA_AC_TSN_SF_CFG 209920
#define FA_GRP_ANA_AC_TSN_SF_CFG_CNT 1024
#define FA_GRP_ANA_AC_TSN_SF_STATUS 209768
#define FA_GRP_ANA_AC_SG_ACCESS 209785
#define FA_GRP_ANA_AC_SG_CONFIG 212896
#define FA_GRP_ANA_AC_SG_STATUS 209772
#define FA_GRP_ANA_AC_SG_STATUS_STICKY 209788
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_PORT 212888
#define FA_GRP_ANA_AC_STAT_CNT_CFG_PORT 210944
#define FA_GRP_ANA_AC_STAT_CNT_CFG_PORT_CNT 70
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_ACL 223448
#define FA_GRP_ANA_AC_STAT_CNT_CFG_ACL 212224
#define FA_GRP_ANA_AC_STAT_CNT_CFG_ACL_CNT 64
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_QUEUE 223454
#define FA_GRP_ANA_AC_STAT_CNT_CFG_QUEUE 221184
#define FA_GRP_ANA_AC_STAT_CNT_CFG_QUEUE_CNT 560
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX 223460
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX_SZ 18
#define FA_GRP_ANA_AC_STAT_CNT_CFG_ISDX 0
#define FA_GRP_ANA_AC_STAT_CNT_CFG_ISDX_CNT 8192
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_BDLB 223478
#define FA_GRP_ANA_AC_STAT_CNT_CFG_BDLB 217088
#define FA_GRP_ANA_AC_STAT_CNT_CFG_BDLB_CNT 1024
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_BUM 223770
#define FA_GRP_ANA_AC_STAT_CNT_CFG_BUM 147456
#define FA_GRP_ANA_AC_STAT_CNT_CFG_BUM_CNT 1024
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_IRLEG 223788
#define FA_GRP_ANA_AC_STAT_CNT_CFG_IRLEG 163840
#define FA_GRP_ANA_AC_STAT_CNT_CFG_IRLEG_CNT 1024
#define FA_GRP_ANA_AC_STAT_GLOBAL_CFG_ERLEG 223812
#define FA_GRP_ANA_AC_STAT_CNT_CFG_ERLEG 180224
#define FA_GRP_ANA_AC_STAT_CNT_CFG_ERLEG_CNT 1024
#define FA_GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT 0
#define FA_GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT_CNT 8192
#define FA_GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT 12288
#define FA_GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT_CNT 520
#define FA_GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT 8192
#define FA_GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT_CNT 265
#define FA_GRP_ANA_AC_OAM_MOD_PDU_MOD_CFG 10312
#define FA_GRP_ANA_AC_POL_POL_ALL_CFG 18992
#define FA_GRP_ANA_AC_POL_POL_PORT_CFG 16384
#define FA_GRP_ANA_AC_POL_POL_PORT_CTRL 18432
#define FA_GRP_ANA_AC_POL_POL_PORT_CTRL_CNT 70
#define FA_GRP_ANA_AC_POL_PORT_PT_CTRL 19282
#define FA_GRP_ANA_AC_POL_PORT_PT_CTRL_CNT 96
#define FA_GRP_ANA_AC_POL_COMMON_BDLB 19762
#define FA_GRP_ANA_AC_POL_BDLB 0
#define FA_GRP_ANA_AC_POL_BDLB_CNT 1024
#define FA_GRP_ANA_AC_POL_COMMON_BUM_SLB 19764
#define FA_GRP_ANA_AC_POL_BUM_SLB 8192
#define FA_GRP_ANA_AC_POL_BUM_SLB_CNT 1024
#define FA_GRP_ANA_AC_SDLB_MISC 73856
#define FA_GRP_ANA_AC_SDLB_LBGRP_TBL 73867
#define FA_GRP_ANA_AC_SDLB_LBGRP_TBL_CNT 10
#define FA_GRP_ANA_AC_SDLB_LBSET_TBL_CNT 4616
#define FA_GRP_ANA_ACL_COMMON 8192
#define FA_GRP_ANA_ACL_PORT 8340
#define FA_GRP_ANA_ACL_PORT_CNT 70
#define FA_GRP_ANA_ACL_KEY_SEL 8550
#define FA_GRP_ANA_ACL_KEY_SEL_CNT 134
#define FA_GRP_ANA_ACL_CNT_A_CNT 4096
#define FA_GRP_ANA_ACL_CNT_B 4096
#define FA_GRP_ANA_ACL_CNT_B_CNT 4096
#define FA_GRP_ANA_ACL_PTP_MASTER_CFG 9086
#define FA_GRP_ANA_ACL_STICKY 9102
#define FA_GRP_ANA_CL_PORT 32768
#define FA_GRP_ANA_CL_PORT_CNT 70
#define FA_GRP_ANA_CL_COMMON 41728
#define FA_GRP_ANA_CL_MPLS_PROFILE 41917
#define FA_GRP_ANA_CL_MIP_TBL 49152
#define FA_GRP_ANA_CL_MIP_TBL_CNT 1024
#define FA_GRP_ANA_CL_L2CP_TBL 65536
#define FA_GRP_ANA_CL_L2CP_TBL_CNT 4128
#define FA_GRP_ANA_CL_MAP_TBL 57344
#define FA_GRP_ANA_CL_MAP_TBL_CNT 512
#define FA_GRP_ANA_CL_IPT 0
#define FA_GRP_ANA_CL_IPT_CNT 4096
#define FA_GRP_ANA_CL_PPT 41935
#define FA_GRP_ANA_CL_VMID 43008
#define FA_GRP_ANA_CL_VMID_CNT 511
#define FA_GRP_ANA_CL_CSC 16384
#define FA_GRP_ANA_CL_STICKY 41951
#define FA_GRP_ANA_CL_STICKY_MASK 41963
#define FA_GRP_ANA_L2_COMMON 141506
#define FA_GRP_ANA_L2_COMMON_SZ 175
#define FA_GRP_ANA_L2_LRN_LIMIT_CNT 5120
#define FA_GRP_ANA_L2_ISDX_LIMIT_CNT 1536
#define FA_GRP_ANA_L2_PORT_LIMIT 141312
#define FA_GRP_ANA_L2_PORT_LIMIT_CNT 97
#define FA_GRP_ANA_L2_ISDX_CNT 4096
#define FA_GRP_ANA_L2_STICKY 141681
#define FA_GRP_ANA_L2_STICKY_MASK 141682
#define FA_GRP_ANA_L3_COMMON 123408
#define FA_GRP_ANA_L3_VLAN_CNT 5120
#define FA_GRP_ANA_L3_MSTP 122880
#define FA_GRP_ANA_L3_VMID 114688
#define FA_GRP_ANA_L3_VMID_CNT 511
#define FA_GRP_ANA_L3_ARP_PTR_REMAP 123456
#define FA_GRP_ANA_L3_ARP 81920
#define FA_GRP_ANA_L3_ARP_CNT 2048
#define FA_GRP_ANA_L3_L3MC 98304
#define FA_GRP_ANA_L3_L3MC_CNT 2048
#define FA_GRP_ANA_L3_LPM_REMAP_STICKY 122864
#define FA_GRP_ANA_L3_VLAN_ARP_L3MC_STICKY 122865
#define FA_GRP_ANA_L3_L3_STICKY_MASK 123537
#define FA_GRP_ASM_DEV_STATISTICS_CNT 65
#define FA_GRP_ASM_CFG 8320
#define FA_GRP_ASM_CFG_SZ 272
#define FA_GRP_ASM_DBG 8592
#define FA_GRP_ASM_PORT_STATUS 8612
#define FA_GRP_ASM_PORT_STATUS_SZ 67
#define FA_GRP_ASM_PFC 10240
#define FA_GRP_ASM_PFC_CNT 67
#define FA_GRP_ASM_PFC_TIMER_CFG 8679
#define FA_GRP_ASM_LBK_WM_CFG 8686
#define FA_GRP_ASM_LBK_MISC_CFG 8689
#define FA_GRP_ASM_LBK_STAT 8698
#define FA_GRP_ASM_RAM_CTRL 8708
#define FA_GRP_ASM_COREMEM 8709
#define FA_GRP_CHIP_TOP_OTP_MEM 0
#define FA_GRP_CPU_CPU_REGS_SZ 51
#define FA_GRP_CPU_VCORE_ACC 64
#define FA_GRP_CPU_MSIX_ACC 65
#define FA_GRP_CPU_EXT_IF_ACC_STAT 66
#define FA_GRP_CPU_INTR 105
#define FA_GRP_CPU_INTR_SZ 71
#define FA_GRP_CPU_DDRCTRL 176
#define FA_GRP_CPU_DDRCTRL_SZ 5
#define FA_GRP_DEV10G_PHASE_DETECTOR_CTRL_SZ 2
#define FA_GRP_DEV1G_PHASE_DETECTOR_CTRL_SZ 2
#define FA_GRP_DEV1G_MM_CONFIG 54
#define FA_GRP_DEV1G_MM_STATISTICS 56
#define FA_GRP_DEV1G_DEV1G_INTR_CFG_STATUS 57
#define FA_GRP_DEV1G_DEV2G5U_INTR_CFG_STATUS 60
#define FA_GRP_DEVCPU_GCB_CHIP_REGS_SZ 106
#define FA_GRP_DEVCPU_GCB_SI_REGS 106
#define FA_GRP_DEVCPU_GCB_SW_REGS 113
#define FA_GRP_DEVCPU_GCB_VCORE_ACCESS 114
#define FA_GRP_DEVCPU_GCB_VCORE_ACCESS_SZ 6
#define FA_GRP_DEVCPU_GCB_GPIO 120
#define FA_GRP_DEVCPU_GCB_GPIO_SZ 52
#define FA_GRP_DEVCPU_GCB_MIIM 172
#define FA_GRP_DEVCPU_GCB_MIIM_CNT 4
#define FA_GRP_DEVCPU_GCB_MIIM_READ_SCAN 208
#define FA_GRP_DEVCPU_GCB_MIIM_READ_SCAN_SZ 4
#define FA_GRP_DEVCPU_GCB_ROSC 212
#define FA_GRP_DEVCPU_GCB_ROSC_SZ 7
#define FA_GRP_DEVCPU_GCB_SIO_CTRL 219
#define FA_GRP_DEVCPU_GCB_SIO_CTRL_CNT 3
#define FA_GRP_DEVCPU_GCB_FAN_CTRL 429
#define FA_GRP_DEVCPU_GCB_MEMITGR 432
#define FA_GRP_DEVCPU_GCB_ETHERACCESS 438
#define FA_GRP_DEVCPU_ORG_ORG_SZ 14
#define FA_GRP_DEVCPU_PTP_PTP_CFG 80
#define FA_GRP_DEVCPU_PTP_PTP_TOD_DOMAINS 84
#define FA_GRP_DEVCPU_PTP_PTP_PINS_CNT 5
#define FA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL 105
#define FA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_SZ 2
#define FA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_CNT 5
#define FA_GRP_EACL_COMMON 29620
#define FA_GRP_EACL_INTERFACE_MAP 24576
#define FA_GRP_EACL_INTERFACE_MAP_CNT 5040
#define FA_GRP_EACL_ES2_KEY_SELECT_PROFILE 37376
#define FA_GRP_EACL_ES2_KEY_SELECT_PROFILE_CNT 138
#define FA_GRP_EACL_CNT_TBL 30720
#define FA_GRP_EACL_CNT_TBL_CNT 2048
#define FA_GRP_EACL_POL_CFG 37652
#define FA_GRP_EACL_ES2_STICKY 29674
#define FA_GRP_EACL_DBG_STICKY 29676
#define FA_GRP_EACL_FRER_MAP_CNT 4096
#define FA_GRP_EACL_FRER_CFG 29677
#define FA_GRP_EACL_FRER_CFG_COMPOUND 36864
#define FA_GRP_EACL_FRER_CFG_COMPOUND_CNT 512
#define FA_GRP_EACL_FRER_CFG_MEMBER 29696
#define FA_GRP_EACL_FRER_CFG_MEMBER_CNT 1024
#define FA_GRP_EACL_FRER_STA_COMPOUND 29616
#define FA_GRP_EACL_FRER_STA_MEMBER 29618
#define FA_GRP_EACL_FRER_CNT_COMPOUND 32768
#define FA_GRP_EACL_FRER_CNT_COMPOUND_CNT 512
#define FA_GRP_EACL_FRER_CNT_MEMBER 16384
#define FA_GRP_EACL_FRER_CNT_MEMBER_CNT 1024
#define FA_GRP_EACL_STAT_GLOBAL_CFG_EACL 29678
#define FA_GRP_EACL_STAT_CNT_CFG_EACL 37888
#define FA_GRP_EACL_STAT_CNT_CFG_EACL_CNT 64
#define FA_GRP_EACL_RAM_CTRL 29684
#define FA_GRP_EACL_COREMEM 29685
#define FA_GRP_FDMA_FDMA_SZ 107
#define FA_GRP_HSCH_HSCH_L0_CFG 40960
#define FA_GRP_HSCH_HSCH_L0_CFG_CNT 5040
#define FA_GRP_HSCH_HSCH_L1_CFG 40640
#define FA_GRP_HSCH_HSCH_L1_CFG_CNT 64
#define FA_GRP_HSCH_HSCH_CFG_CNT 5040
#define FA_GRP_HSCH_HSCH_STATUS 65536
#define FA_GRP_HSCH_HSCH_STATUS_CNT 5040
#define FA_GRP_HSCH_QSHP_CFG 40448
#define FA_GRP_HSCH_QSHP_CFG_CNT 72
#define FA_GRP_HSCH_QSHP_ALLOC_CFG 49152
#define FA_GRP_HSCH_QSHP_ALLOC_CFG_CNT 5040
#define FA_GRP_HSCH_QSHP_STATUS 40320
#define FA_GRP_HSCH_QSHP_STATUS_CNT 72
#define FA_GRP_HSCH_HSCH_INP_STATE 40392
#define FA_GRP_HSCH_HSCH_INP_STATE_CNT 3
#define FA_GRP_HSCH_HSCH_DWRR 40704
#define FA_GRP_HSCH_HSCH_DWRR_CNT 72
#define FA_GRP_HSCH_HSCH_MISC 40776
#define FA_GRP_HSCH_HSCH_LEAK_LISTS 40416
#define FA_GRP_HSCH_SYSTEM 46000
#define FA_GRP_HSCH_MMGT 40592
#define FA_GRP_HSCH_TAS_CONFIG 40596
#define FA_GRP_HSCH_TAS_CONFIG_SZ 3
#define FA_GRP_HSCH_TAS_PROFILE_CFG 47104
#define FA_GRP_HSCH_TAS_PROFILE_CFG_SZ 16
#define FA_GRP_HSCH_TAS_PROFILE_CFG_CNT 100
#define FA_GRP_HSCH_TAS_LIST_CFG 40400
#define FA_GRP_HSCH_TAS_GCL_CFG 40396
#define FA_GRP_HSCH_TAS_GCL_CFG_SZ 2
#define FA_GRP_HSCH_HSCH_TAS_STATE 40395
#define FA_GRP_HSIOWRAP_SYNC_ETH_CFG 0
#define FA_GRP_HSIOWRAP_GPIO_CFG 4
#define FA_GRP_HSIOWRAP_GPIO_CFG_SZ 64
#define FA_GRP_PORT_CONF_USXGMII_CFG 30
#define FA_GRP_PORT_CONF_USXGMII_CFG_CNT 32
#define FA_GRP_PORT_CONF_USXGMII_STAT 126
#define FA_GRP_PORT_CONF_USXGMII_STAT_CNT 32
#define FA_GRP_QSYS_PAUSE_CFG_SZ 282
#define FA_GRP_QSYS_MMGT_PORT 418
#define FA_GRP_QSYS_SOFDATA_POOL 430
#define FA_GRP_QSYS_CALCFG 576
#define FA_GRP_QSYS_RAM_CTRL 586
#define FA_GRP_QSYS_COREMEM 587
#define FA_GRP_REW_COMMON 96816
#define FA_GRP_REW_MAP_RES_A 49152
#define FA_GRP_REW_MAP_RES_A_CNT 4096
#define FA_GRP_REW_MAP_RES_B 57344
#define FA_GRP_REW_MAP_RES_B_CNT 4096
#define FA_GRP_REW_PORT 90112
#define FA_GRP_REW_PORT_CNT 70
#define FA_GRP_REW_MIP_TBL 65536
#define FA_GRP_REW_MIP_TBL_CNT 1024
#define FA_GRP_REW_MAC_TBL 94720
#define FA_GRP_REW_ISDX_TBL 32768
#define FA_GRP_REW_ISDX_TBL_CNT 4096
#define FA_GRP_REW_ENCAP_CNT 1024
#define FA_GRP_REW_ENCAP_IP4 73728
#define FA_GRP_REW_ENCAP_IP4_CNT 1024
#define FA_GRP_REW_VMID 97280
#define FA_GRP_REW_VMID_CNT 511
#define FA_GRP_REW_PTP_SEQ_NO 95232
#define FA_GRP_REW_VOE_SRV_LM_CNT 81920
#define FA_GRP_REW_VOE_SRV_LM_CNT_CNT 8192
#define FA_GRP_REW_VOE_PORT_LM_CNT 98304
#define FA_GRP_REW_VOE_PORT_LM_CNT_CNT 520
#define FA_GRP_REW_OAM_PDU_MOD_CONT 96256
#define FA_GRP_REW_OAM_PDU_MOD_CONT_CNT 70
#define FA_GRP_REW_PDU_MOD_CFG 94602
#define FA_GRP_REW_RAM_CTRL 94674
#define FA_GRP_REW_COREMEM 94675
#define FA_GRP_VOP_COMMON 69696
#define FA_GRP_VOP_COMMON_SZ 98
#define FA_GRP_VOP_VOE_CONF_REG 92160
#define FA_GRP_VOP_VOE_CONF_REG_CNT 1089
#define FA_GRP_VOP_VOE_CONF_CNT 1089
#define FA_GRP_VOP_VOE_STAT 131072
#define FA_GRP_VOP_VOE_STAT_CNT 1089
#define FA_GRP_VOP_VOE_STAT_REG 94208
#define FA_GRP_VOP_VOE_STAT_REG_CNT 1089
#define FA_GRP_VOP_VOE_CCM_LM 81920
#define FA_GRP_VOP_VOE_CCM_LM_CNT 1089
#define FA_GRP_VOP_VOE_CONTEXT_ANA 73728
#define FA_GRP_VOP_VOE_CONTEXT_ANA_CNT 265
#define FA_GRP_VOP_VOE_CONTEXT_REW 86016
#define FA_GRP_VOP_VOE_CONTEXT_REW_CNT 135
#define FA_GRP_VOP_VOE_CRC_ERR 96256
#define FA_GRP_VOP_VOE_CRC_ERR_CNT 1089
#define FA_GRP_VOP_ANA_COSID_MAP_CONF 71680
#define FA_GRP_VOP_ANA_COSID_MAP_CONF_CNT 1024
#define FA_GRP_VOP_REW_COSID_MAP_CONF 79872
#define FA_GRP_VOP_REW_COSID_MAP_CONF_CNT 1024
#define FA_GRP_VOP_PORT_COSID_MAP_CONF 70144
#define FA_GRP_VOP_PORT_COSID_MAP_CONF_CNT 65
#define FA_GRP_VOP_SAM_COSID_SEQ_CNT 90112
#define FA_GRP_VOP_RAM_CTRL 69794
#define FA_GRP_VOP_COREMEM 69795
#define FA_GRP_VOP_L3_VOE_CONF_L3_CNT 1089
#define FA_GRP_VOP_L3_VOE_STAT_L3 131072
#define FA_GRP_VOP_L3_VOE_STAT_L3_CNT 1089
#define FA_GRP_VOP_MPLS_VOE_CONF_MPLS 65536
#define FA_GRP_VOP_MPLS_VOE_CONF_MPLS_CNT 1089
#define FA_GRP_VOP_MPLS_VOE_STAT_MPLS_CNT 1089
#define FA_GRP_XQS_SYSTEM 1692
#define FA_GRP_XQS_QMAP_VPORT_TBL_SZ 128
#define FA_GRP_XQS_QMAP_SE_TBL 1680
#define FA_GRP_XQS_QMAP_QOS_TBL 1664
#define FA_GRP_XQS_QLIMIT_QUEUE 1688
#define FA_GRP_XQS_QLIMIT_SE 1536
#define FA_GRP_XQS_QLIMIT_CFG 1910
#define FA_GRP_XQS_QLIMIT_SHR 1984
#define FA_GRP_XQS_QLIMIT_MON 2032

/* Unstable register addresses */
#define FA_REG_ANA_AC_PS_COMMON_OWN_UPSID_CNT 3
#define FA_REG_ANA_AC_PS_COMMON_VSTAX_CTRL_CNT 65
#define FA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG 6
#define FA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_CNT 6
#define FA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK 12
#define FA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_CNT 6
#define FA_REG_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT 6
#define FA_REG_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_CNT 65
#define FA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_CNT 64
#define FA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_CNT 64
#define FA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_CNT 64
#define FA_REG_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_CNT 70
#define FA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_CNT 280
#define FA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_CNT 280
#define FA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_CNT 280
#define FA_REG_ANA_ACL_VCAP_S2_CFG_CNT 70
#define FA_REG_ANA_ACL_OWN_UPSID_CNT 3
#define FA_REG_ANA_CL_OWN_UPSID_CNT 3
#define FA_REG_ANA_CL_PP_CFG_CNT 16
#define FA_REG_ANA_L2_PORT_DLB_CFG_CNT 65
#define FA_REG_ANA_L2_PORT_ISDX_LIMIT_CFG_CNT 65
#define FA_REG_ANA_L2_OWN_UPSID_CNT 3
#define FA_REG_ASM_MAC_ADDR_HIGH_CFG_CNT 67
#define FA_REG_ASM_MAC_ADDR_LOW_CFG_CNT 67
#define FA_REG_ASM_PORT_CFG_CNT 67
#define FA_REG_ASM_PAUSE_CFG_CNT 67
#define FA_REG_ASM_ERR_STICKY_CNT 9
#define FA_REG_ASM_CELLBUF_STAT_CNT 9
#define FA_REG_ASM_PORT_STICKY_CNT 67
#define FA_REG_ASM_LBK_AGING_DIS_CNT 5
#define FA_REG_ASM_LBK_OVFLW_STICKY_CNT 5
#define FA_REG_ASM_LBK_AGING_STICKY_CNT 5
#define FA_REG_CPU_RESET 32
#define FA_REG_CPU_RESET_PROT_STAT 33
#define FA_REG_CPU_GENERAL_CTRL 34
#define FA_REG_CPU_GENERAL_STAT 35
#define FA_REG_CPU_ENDIANNESS 36
#define FA_REG_CPU_PROC_CTRL 44
#define FA_REG_CPU_CPU0_RVBAR_LSB 46
#define FA_REG_CPU_CPU0_RVBAR_MSB 47
#define FA_REG_CPU_PROC_STAT 50
#define FA_REG_CPU_INTR_TRIGGER 2
#define FA_REG_CPU_INTR_TRIGGER1 4
#define FA_REG_CPU_INTR_FORCE 6
#define FA_REG_CPU_INTR_FORCE1 7
#define FA_REG_CPU_INTR_STICKY 8
#define FA_REG_CPU_INTR_STICKY1 9
#define FA_REG_CPU_INTR_BYPASS 10
#define FA_REG_CPU_INTR_BYPASS1 11
#define FA_REG_CPU_INTR_ENA 12
#define FA_REG_CPU_INTR_ENA1 13
#define FA_REG_CPU_INTR_ENA_CLR 14
#define FA_REG_CPU_INTR_ENA_CLR1 15
#define FA_REG_CPU_INTR_ENA_SET 16
#define FA_REG_CPU_INTR_ENA_SET1 17
#define FA_REG_CPU_INTR_IDENT 18
#define FA_REG_CPU_INTR_IDENT1 19
#define FA_REG_CPU_DST_INTR_MAP 20
#define FA_REG_CPU_DST_INTR_MAP_CNT 2
#define FA_REG_CPU_DST_INTR_MAP1 22
#define FA_REG_CPU_DST_INTR_MAP1_CNT 2
#define FA_REG_CPU_DST_INTR_IDENT 24
#define FA_REG_CPU_DST_INTR_IDENT_CNT 2
#define FA_REG_CPU_DST_INTR_IDENT1 26
#define FA_REG_CPU_DST_INTR_IDENT1_CNT 2
#define FA_REG_CPU_EXT_SRC_INTR_POL 28
#define FA_REG_CPU_EXT_DST_INTR_POL 29
#define FA_REG_CPU_EXT_DST_INTR_DRV 30
#define FA_REG_CPU_DEV_INTR_POL 31
#define FA_REG_CPU_DEV_INTR_RAW 34
#define FA_REG_CPU_DEV_INTR_TRIGGER 37
#define FA_REG_CPU_DEV_INTR_STICKY 43
#define FA_REG_CPU_DEV_INTR_BYPASS 46
#define FA_REG_CPU_DEV_INTR_ENA 49
#define FA_REG_CPU_DEV_INTR_IDENT 52
#define FA_REG_DEVCPU_GCB_GPR 1
#define FA_REG_DEVCPU_GCB_SOFT_RST 2
#define FA_REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG 6
#define FA_REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_CNT 65
#define FA_REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG 71
#define FA_REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_CNT 33
#define FA_REG_DEVCPU_GCB_VA_DATA 3
#define FA_REG_DEVCPU_GCB_VA_DATA_INCR 4
#define FA_REG_DEVCPU_GCB_VA_DATA_INERT 5
#define FA_REG_DEVCPU_GCB_GPIO_OUT_CLR 2
#define FA_REG_DEVCPU_GCB_GPIO_OUT_CLR1 3
#define FA_REG_DEVCPU_GCB_GPIO_OUT 4
#define FA_REG_DEVCPU_GCB_GPIO_OUT1 5
#define FA_REG_DEVCPU_GCB_GPIO_IN 6
#define FA_REG_DEVCPU_GCB_GPIO_IN1 7
#define FA_REG_DEVCPU_GCB_GPIO_OE 8
#define FA_REG_DEVCPU_GCB_GPIO_OE1 9
#define FA_REG_DEVCPU_GCB_GPIO_INTR 10
#define FA_REG_DEVCPU_GCB_GPIO_INTR1 11
#define FA_REG_DEVCPU_GCB_GPIO_INTR_ENA 12
#define FA_REG_DEVCPU_GCB_GPIO_INTR_ENA1 13
#define FA_REG_DEVCPU_GCB_GPIO_INTR_IDENT 14
#define FA_REG_DEVCPU_GCB_GPIO_INTR_IDENT1 15
#define FA_REG_DEVCPU_GCB_GPIO_ALT 16
#define FA_REG_DEVCPU_GCB_GPIO_ALT_CNT 2
#define FA_REG_DEVCPU_GCB_GPIO_ALT1 18
#define FA_REG_DEVCPU_GCB_GPIO_ALT1_CNT 2
#define FA_REG_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_CNT 4
#define FA_REG_DEVCPU_GCB_ROSC_CFG_CNT 5
#define FA_REG_DEVCPU_GCB_ROSC_MEASURE_CFG 5
#define FA_REG_DEVCPU_GCB_ROSC_FREQ_CNT 6
#define FA_REG_DSM_BUF_CFG_CNT 67
#define FA_REG_DSM_RATE_CTRL_CNT 67
#define FA_REG_DSM_IPG_SHRINK_CFG_CNT 67
#define FA_REG_DSM_CLR_BUF_CNT 5
#define FA_REG_DSM_SCH_STOP_WM_CFG_CNT 67
#define FA_REG_DSM_TX_START_WM_CFG_CNT 67
#define FA_REG_DSM_DEV_TX_STOP_WM_CFG_CNT 67
#define FA_REG_DSM_RX_PAUSE_CFG_CNT 67
#define FA_REG_DSM_ETH_FC_CFG_CNT 67
#define FA_REG_DSM_ETH_PFC_CFG_CNT 67
#define FA_REG_DSM_MAC_CFG_CNT 67
#define FA_REG_DSM_MAC_ADDR_BASE_HIGH_CFG_CNT 65
#define FA_REG_DSM_MAC_ADDR_BASE_LOW_CFG_CNT 65
#define FA_REG_DSM_TAXI_CAL_CFG_CNT 9
#define FA_REG_DSM_PREEMPT_CFG_CNT 67
#define FA_REG_DSM_AGED_FRMS_CNT 135
#define FA_REG_DSM_BUF_OFLW_STICKY_CNT 5
#define FA_REG_DSM_BUF_UFLW_STICKY_CNT 5
#define FA_REG_DSM_BUF_MAX_FILL_CNT 135
#define FA_REG_DSM_TX_RATE_LIMIT_MODE_CNT 67
#define FA_REG_DSM_TX_IPG_STRETCH_RATIO_CFG_CNT 67
#define FA_REG_DSM_TX_FRAME_RATE_START_CFG_CNT 67
#define FA_REG_DSM_TX_RATE_LIMIT_STICKY_CNT 3
#define FA_REG_EACL_POL_EACL_RATE_CFG_CNT 64
#define FA_REG_EACL_POL_EACL_THRES_CFG_CNT 64
#define FA_REG_EACL_POL_EACL_CTRL_CNT 64
#define FA_REG_HSCH_HSCH_MISC_PORT_CFG_CNT 70
#define FA_REG_HSCH_PFC_CFG_CNT 65
#define FA_REG_HSCH_HSCH_LARGE_ENA_CNT 20
#define FA_REG_HSCH_PORT_MODE_CNT 70
#define FA_REG_HSIOWRAP_GPIO_CFG_CNT 64
#define FA_REG_QFWD_SWITCH_PORT_MODE_CNT 70
#define FA_REG_QRES_WRED_GROUP_CNT 70
#define FA_REG_QSYS_EEE_CFG_CNT 65
#define FA_REG_QSYS_IQUEUE_CFG_CNT 65
#define FA_REG_QSYS_PAUSE_CFG_CNT 70
#define FA_REG_QSYS_ATOP_CNT 70
#define FA_REG_QSYS_FWD_PRESSURE_CNT 70
#define FA_REG_QSYS_PFC_CFG_CNT 70
#define FA_REG_QSYS_SOFDATA_STAT_CNT 70
#define FA_REG_QSYS_SOFDATA_CFG_CNT 70
#define FA_REG_QSYS_CAL_AUTO_CNT 7
#define FA_REG_REW_OWN_UPSID_CNT 3
#define FA_REG_REW_IFH_CTRL_CNT 65
#define FA_REG_REW_PORT_CTRL_CNT 70
#define FA_REG_REW_RTAG_ETAG_CTRL_CNT 70
#define FA_REG_VOP_LOC_PERIOD_CFG_CNT 7
#define FA_REG_VOP_HMO_PERIOD_CFG 52
#define FA_REG_VOP_HMO_FORCE_SLOT_CFG 54
#define FA_REG_VOP_HMO_TIMER_CFG 56
#define FA_REG_VOP_LOC_SCAN_STICKY 57
#define FA_REG_VOP_MASTER_INTR_CTRL 58
#define FA_REG_VOP_VOE32_INTR 59
#define FA_REG_VOP_VOE32_INTR_CNT 2
#define FA_REG_VOP_INTR 61
#define FA_REG_VOP_INTR_CNT 35
#define FA_REG_VOP_COMMON_MEP_MC_MAC_LSB 96
#define FA_REG_VOP_COMMON_MEP_MC_MAC_MSB 97
#define FA_REG_XQS_FWD_DROP_EVENTS_CNT 70
#define FA_REG_XQS_FWD_CT_CFG_CNT 65
#define FA_REG_XQS_QMAP_PORT_MODE_CNT 70
#define FA_REG_XQS_QMAP_VPORT_TBL_CNT 70
#define FA_REG_XQS_QLIMIT_SE_USE_CNT 9
#define FA_REG_XQS_QLIMIT_PORT_CFG_CNT 70

/* Unstable register fields */
#define FA_FLD_P_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA 5
#define FA_FLD_P_ANA_L2_MISC_CFG_CT_DIS 26
#define FA_FLD_P_ANA_L2_MISC_CFG_RSDX_DIS 25
#define FA_FLD_P_CPU_RESET_VCORE_RST 9
#define FA_FLD_P_CPU_RESET_CPU_CORE_0_WARM_RST 8
#define FA_FLD_P_CPU_RESET_PROC_DBG_RST 6
#define FA_FLD_P_CPU_RESET_CPU_L2_RST 5
#define FA_FLD_P_CPU_RESET_MEM_RST 4
#define FA_FLD_P_CPU_RESET_WDT_FORCE_RST 3
#define FA_FLD_P_CPU_RESET_CPU_CORE_0_COLD_RST 2
#define FA_FLD_P_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE 10
#define FA_FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA 9
#define FA_FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT 8
#define FA_FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT 5
#define FA_FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT 4
#define FA_FLD_P_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA 11
#define FA_FLD_P_CPU_GENERAL_CTRL_IF_SI_OWNER 6
#define FA_FLD_W_CPU_GENERAL_CTRL_IF_SI_OWNER 2
#define FA_FLD_P_CPU_GENERAL_CTRL_VCORE_CPU_DIS 0
#define FA_FLD_P_CPU_GENERAL_STAT_REG_IF_ERR 6
#define FA_FLD_P_CPU_PROC_CTRL_AARCH64_MODE_ENA 12
#define FA_FLD_P_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS 11
#define FA_FLD_P_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS 10
#define FA_FLD_P_CPU_PROC_CTRL_BE_EXCEP_MODE 9
#define FA_FLD_P_CPU_PROC_CTRL_VINITHI 8
#define FA_FLD_P_CPU_PROC_CTRL_CFGTE 7
#define FA_FLD_P_CPU_PROC_CTRL_CP15S_DISABLE 6
#define FA_FLD_P_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE 5
#define FA_FLD_P_CPU_PROC_CTRL_L2_FLUSH_REQ 1
#define FA_FLD_P_CPU_PROC_STAT_DAP_JTAG_SW_MODE 2
#define FA_FLD_P_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA 4
#define FA_FLD_P_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA 3
#define FA_FLD_P_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA 2
#define FA_FLD_P_CPU_DDRCTRL_RST_DDRPHY_APB_RST 4
#define FA_FLD_P_CPU_DDRCTRL_RST_DDRPHY_CTL_RST 3
#define FA_FLD_P_CPU_DDRCTRL_RST_DDR_APB_RST 2
#define FA_FLD_P_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT 3
#define FA_FLD_P_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK 3
#define FA_FLD_P_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT 3
#define FA_FLD_P_DEV10G_PHAD_CTRL_PHAD_ENA 7
#define FA_FLD_P_DEV10G_PHAD_CTRL_PHAD_FAILED 6
#define FA_FLD_P_DEV1G_PHAD_CTRL_PHAD_ENA 7
#define FA_FLD_P_DEV1G_PHAD_CTRL_PHAD_FAILED 6
#define FA_FLD_P_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US 17
#define FA_FLD_W_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US 13
#define FA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION 26
#define FA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC 24
#define FA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL 23
#define FA_FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA 7
#define FA_FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED 6
#define FA_FLD_P_FDMA_FDMA_CH_STATUS_CH_FILL_LVL 4
#define FA_FLD_W_FDMA_FDMA_CH_STATUS_CH_FILL_LVL 6
#define FA_FLD_P_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE 7
#define FA_FLD_P_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY 6
#define FA_FLD_P_FDMA_FDMA_CH_CFG_CH_INJ_PORT 5
#define FA_FLD_P_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN 9


// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

// This file is autogenerated by cml-utils 2023-08-31 08:35:27 +0200.
// Commit ID: 0ae094c5beb24bfb82787768bce4e6f969c0175c (dirty)

/* Chip region offsets */


/* Main target address offsets */
#define LA_VTSS_TO_AES LA_VTSS_IO_OFFSET2(0x0004c000)
#define LA_VTSS_TO_AESB_ASC LA_VTSS_IO_OFFSET2(0x00050000)
#define LA_VTSS_TO_CPU LA_VTSS_IO_OFFSET2(0x000c0000)
#define LA_VTSS_TO_DDR_PHY LA_VTSS_IO_OFFSET2(0x00084000)
#define LA_VTSS_TO_DDR_UMCTL2 LA_VTSS_IO_OFFSET2(0x00080000)
#define LA_VTSS_TO_FDMA LA_VTSS_IO_OFFSET2(0x000c0400)
#define LA_VTSS_TO_FLEXCOM_0 LA_VTSS_IO_OFFSET2(0x00040000)
#define LA_VTSS_TO_FLEXCOM_1 LA_VTSS_IO_OFFSET2(0x00044000)
#define LA_VTSS_TO_FLEXCOM_2 LA_VTSS_IO_OFFSET2(0x00060000)
#define LA_VTSS_TO_FLEXCOM_3 LA_VTSS_IO_OFFSET2(0x00064000)
#define LA_VTSS_TO_CPU_SYSCNT LA_VTSS_IO_OFFSET2(0x08000000)
#define LA_VTSS_TO_CPU_SYSCNT_RO LA_VTSS_IO_OFFSET2(0x08000000)
#define LA_VTSS_TO_GIC400 LA_VTSS_IO_OFFSET2(0x08c10000)
#define LA_VTSS_TO_GPV LA_VTSS_IO_OFFSET2(0x08b00000)
#define LA_VTSS_TO_HICM LA_VTSS_IO_OFFSET2(0x00810000)
#define LA_VTSS_TO_HMATRIX2 LA_VTSS_IO_OFFSET2(0x00800000)
#define LA_VTSS_TO_MCAN_0 LA_VTSS_IO_OFFSET2(0x0081c000)
#define LA_VTSS_TO_MCAN_1 LA_VTSS_IO_OFFSET2(0x00820000)
#define LA_VTSS_TO_MCAN_TIMER LA_VTSS_IO_OFFSET2(0x00824000)
#define LA_VTSS_TO_UVOV LA_VTSS_IO_OFFSET2(0x00094000)
#define LA_VTSS_TO_OTP LA_VTSS_IO_OFFSET2(0x00021000)
#define LA_VTSS_TO_PCIE_CFG LA_VTSS_IO_OFFSET2(0x000d0000)
#define LA_VTSS_TO_PCIE_DBI LA_VTSS_IO_OFFSET2(0x00400000)
#define LA_VTSS_TO_PCIE_PHY_PCS LA_VTSS_IO_OFFSET2(0x00088000)
#define LA_VTSS_TO_PCIE_PHY_PMA LA_VTSS_IO_OFFSET1(0x00100000)
#define LA_VTSS_TO_PCIE_PHY_WRAP LA_VTSS_IO_OFFSET1(0x000f0000)
#define LA_VTSS_TO_PKE LA_VTSS_IO_OFFSET1(0x00080000)
#define LA_VTSS_TO_QSPI_0 LA_VTSS_IO_OFFSET2(0x00804000)
#define LA_VTSS_TO_QSPI_2 LA_VTSS_IO_OFFSET2(0x00834000)
#define LA_VTSS_TO_SDMMC_0 LA_VTSS_IO_OFFSET2(0x00830000)
#define LA_VTSS_TO_SDMMC_1 LA_VTSS_IO_OFFSET2(0x00838000)
#define LA_VTSS_TO_SHA LA_VTSS_IO_OFFSET2(0x0006c000)
#define LA_VTSS_TO_SJTAG LA_VTSS_IO_OFFSET2(0x00020000)
#define LA_VTSS_TO_TIMERS LA_VTSS_IO_OFFSET2(0x0008c000)
#define LA_VTSS_TO_TRNG LA_VTSS_IO_OFFSET2(0x00048000)
#define VTSS_TO_TZAESBNS ((LA_VTSS_IO_OFFSET2(0x00814000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_TZAESBS ((LA_VTSS_IO_OFFSET2(0x00818000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define LA_VTSS_TO_TZC_MAIN_HSS LA_VTSS_IO_OFFSET2(0x00098000)
#define LA_VTSS_TO_TZC_CSS LA_VTSS_IO_OFFSET2(0x00099000)
#define LA_VTSS_TO_TZPM LA_VTSS_IO_OFFSET2(0x00000000)
#define LA_VTSS_TO_USB3 LA_VTSS_IO_OFFSET2(0x00300000)
#define LA_VTSS_TO_WDT LA_VTSS_IO_OFFSET2(0x00090000)
#define LA_VTSS_TO_XDMAC LA_VTSS_IO_OFFSET2(0x00068000)
#define LA_VTSS_TO_AFI LA_VTSS_IO_OFFSET1(0x00240000)
#define LA_VTSS_TO_ANA_AC LA_VTSS_IO_OFFSET1(0x00900000)
#define LA_VTSS_TO_ANA_AC_OAM_MOD LA_VTSS_IO_OFFSET1(0x00070000)
#define LA_VTSS_TO_ANA_AC_POL LA_VTSS_IO_OFFSET1(0x00200000)
#define LA_VTSS_TO_ANA_AC_SDLB LA_VTSS_IO_OFFSET1(0x00500000)
#define LA_VTSS_TO_ANA_ACL LA_VTSS_IO_OFFSET1(0x00050000)
#define LA_VTSS_TO_ANA_CL LA_VTSS_IO_OFFSET1(0x00400000)
#define LA_VTSS_TO_ANA_L2 LA_VTSS_IO_OFFSET1(0x00800000)
#define LA_VTSS_TO_ANA_L3 LA_VTSS_IO_OFFSET1(0x00480000)
#define LA_VTSS_TO_ASM LA_VTSS_IO_OFFSET1(0x01200000)
#define LA_VTSS_TO_CHIP_TOP LA_VTSS_IO_OFFSET1(0x00020000)
#define LA_VTSS_TO_DEV2G5_1 LA_VTSS_IO_OFFSET1(0x01010000)
#define LA_VTSS_TO_DEV2G5_2 LA_VTSS_IO_OFFSET1(0x01014000)
#define LA_VTSS_TO_DEV2G5_3 LA_VTSS_IO_OFFSET1(0x01018000)
#define LA_VTSS_TO_DEV2G5_5 LA_VTSS_IO_OFFSET1(0x01028000)
#define LA_VTSS_TO_DEV2G5_6 LA_VTSS_IO_OFFSET1(0x0102c000)
#define LA_VTSS_TO_DEV2G5_7 LA_VTSS_IO_OFFSET1(0x01030000)
#define LA_VTSS_TO_DEV2G5_10 LA_VTSS_IO_OFFSET1(0x0104c000)
#define LA_VTSS_TO_DEV2G5_11 LA_VTSS_IO_OFFSET1(0x01050000)
#define LA_VTSS_TO_DEV2G5_14 LA_VTSS_IO_OFFSET1(0x0106c000)
#define LA_VTSS_TO_DEV2G5_15 LA_VTSS_IO_OFFSET1(0x01070000)
#define LA_VTSS_TO_DEV2G5_18 LA_VTSS_IO_OFFSET1(0x0108c000)
#define LA_VTSS_TO_DEV2G5_19 LA_VTSS_IO_OFFSET1(0x01090000)
#define LA_VTSS_TO_DEV2G5_22 LA_VTSS_IO_OFFSET1(0x010ac000)
#define LA_VTSS_TO_DEV2G5_23 LA_VTSS_IO_OFFSET1(0x010b0000)
#define LA_VTSS_TO_DEV2G5_9 LA_VTSS_IO_OFFSET1(0x01040000)
#define LA_VTSS_TO_DEV2G5_13 LA_VTSS_IO_OFFSET1(0x01060000)
#define LA_VTSS_TO_DEV2G5_17 LA_VTSS_IO_OFFSET1(0x01080000)
#define LA_VTSS_TO_DEV2G5_21 LA_VTSS_IO_OFFSET1(0x010a0000)
#define LA_VTSS_TO_DEV2G5_0 LA_VTSS_IO_OFFSET1(0x01004000)
#define LA_VTSS_TO_DEV2G5_4 LA_VTSS_IO_OFFSET1(0x0101c000)
#define LA_VTSS_TO_DEV2G5_8 LA_VTSS_IO_OFFSET1(0x01034000)
#define LA_VTSS_TO_DEV2G5_12 LA_VTSS_IO_OFFSET1(0x01054000)
#define LA_VTSS_TO_DEV2G5_16 LA_VTSS_IO_OFFSET1(0x01074000)
#define LA_VTSS_TO_DEV2G5_20 LA_VTSS_IO_OFFSET1(0x01094000)
#define LA_VTSS_TO_DEV2G5_24 LA_VTSS_IO_OFFSET1(0x010b4000)
#define LA_VTSS_TO_DEV2G5_25 LA_VTSS_IO_OFFSET1(0x010c0000)
#define LA_VTSS_TO_DEV2G5_26 LA_VTSS_IO_OFFSET1(0x010cc000)
#define LA_VTSS_TO_DEV2G5_27 LA_VTSS_IO_OFFSET1(0x010d8000)
#define VTSS_TO_DEVRGMII_0 ((LA_VTSS_IO_OFFSET1(0x010e4000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_DEVRGMII_1 ((LA_VTSS_IO_OFFSET1(0x010e8000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define LA_VTSS_TO_DEV5G_0 LA_VTSS_IO_OFFSET1(0x01044000)
#define LA_VTSS_TO_DEV5G_1 LA_VTSS_IO_OFFSET1(0x01064000)
#define LA_VTSS_TO_DEV5G_2 LA_VTSS_IO_OFFSET1(0x01084000)
#define LA_VTSS_TO_DEV5G_3 LA_VTSS_IO_OFFSET1(0x010a4000)
#define LA_VTSS_TO_DEV10G_0 LA_VTSS_IO_OFFSET1(0x01008000)
#define LA_VTSS_TO_DEV10G_1 LA_VTSS_IO_OFFSET1(0x01020000)
#define LA_VTSS_TO_DEV10G_2 LA_VTSS_IO_OFFSET1(0x01038000)
#define LA_VTSS_TO_DEV10G_3 LA_VTSS_IO_OFFSET1(0x01058000)
#define LA_VTSS_TO_DEV10G_4 LA_VTSS_IO_OFFSET1(0x01078000)
#define LA_VTSS_TO_DEV10G_5 LA_VTSS_IO_OFFSET1(0x01098000)
#define LA_VTSS_TO_DEV10G_6 LA_VTSS_IO_OFFSET1(0x010b8000)
#define LA_VTSS_TO_DEV10G_7 LA_VTSS_IO_OFFSET1(0x010c4000)
#define LA_VTSS_TO_DEV10G_8 LA_VTSS_IO_OFFSET1(0x010d0000)
#define LA_VTSS_TO_DEV10G_9 LA_VTSS_IO_OFFSET1(0x010dc000)
#define LA_VTSS_TO_PCS5G_BR_0 LA_VTSS_IO_OFFSET1(0x01048000)
#define LA_VTSS_TO_PCS5G_BR_1 LA_VTSS_IO_OFFSET1(0x01068000)
#define LA_VTSS_TO_PCS5G_BR_2 LA_VTSS_IO_OFFSET1(0x01088000)
#define LA_VTSS_TO_PCS5G_BR_3 LA_VTSS_IO_OFFSET1(0x010a8000)
#define LA_VTSS_TO_PCS10G_BR_0 LA_VTSS_IO_OFFSET1(0x0100c000)
#define LA_VTSS_TO_PCS10G_BR_1 LA_VTSS_IO_OFFSET1(0x01024000)
#define LA_VTSS_TO_PCS10G_BR_2 LA_VTSS_IO_OFFSET1(0x0103c000)
#define LA_VTSS_TO_PCS10G_BR_3 LA_VTSS_IO_OFFSET1(0x0105c000)
#define LA_VTSS_TO_PCS10G_BR_4 LA_VTSS_IO_OFFSET1(0x0107c000)
#define LA_VTSS_TO_PCS10G_BR_5 LA_VTSS_IO_OFFSET1(0x0109c000)
#define LA_VTSS_TO_PCS10G_BR_6 LA_VTSS_IO_OFFSET1(0x010bc000)
#define LA_VTSS_TO_PCS10G_BR_7 LA_VTSS_IO_OFFSET1(0x010c8000)
#define LA_VTSS_TO_PCS10G_BR_8 LA_VTSS_IO_OFFSET1(0x010d4000)
#define LA_VTSS_TO_PCS10G_BR_9 LA_VTSS_IO_OFFSET1(0x010e0000)
#define LA_VTSS_TO_DEVCPU_GCB LA_VTSS_IO_OFFSET1(0x00010000)
#define LA_VTSS_TO_DEVCPU_ORG0 LA_VTSS_IO_OFFSET1(0x00000000)
#define LA_VTSS_TO_DEVCPU_ORG1 LA_VTSS_IO_OFFSET1(0x01000000)
#define LA_VTSS_TO_DEVCPU_ORG2 LA_VTSS_IO_OFFSET1(0x01400000)
#define LA_VTSS_TO_DEVCPU_PTP LA_VTSS_IO_OFFSET1(0x00040000)
#define LA_VTSS_TO_DEVCPU_QS LA_VTSS_IO_OFFSET1(0x00030000)
#define LA_VTSS_TO_DSM LA_VTSS_IO_OFFSET1(0x010ec000)
#define LA_VTSS_TO_EACL LA_VTSS_IO_OFFSET1(0x002c0000)
#define LA_VTSS_TO_HSCH LA_VTSS_IO_OFFSET1(0x00580000)
#define LA_VTSS_TO_HSIO_WRAP LA_VTSS_IO_OFFSET1(0x01408000)
#define LA_VTSS_TO_LRN LA_VTSS_IO_OFFSET1(0x00060000)
#define LA_VTSS_TO_PORT_CONF LA_VTSS_IO_OFFSET1(0x010f0000)
#define LA_VTSS_TO_QFWD LA_VTSS_IO_OFFSET1(0x000b0000)
#define LA_VTSS_TO_QRES LA_VTSS_IO_OFFSET1(0x00280000)
#define LA_VTSS_TO_QSYS LA_VTSS_IO_OFFSET1(0x000a0000)
#define LA_VTSS_TO_REW LA_VTSS_IO_OFFSET1(0x00600000)
#define VTSS_TO_RB_0 ((LA_VTSS_IO_OFFSET1(0x010f4000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_RB_1 ((LA_VTSS_IO_OFFSET1(0x010f8000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_RB_2 ((LA_VTSS_IO_OFFSET1(0x010fc000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_RB_3 ((LA_VTSS_IO_OFFSET1(0x01100000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_RB_4 ((LA_VTSS_IO_OFFSET1(0x01104000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define LA_VTSS_TO_SD_CMU_0 LA_VTSS_IO_OFFSET1(0x01410000)
#define LA_VTSS_TO_SD_CMU_1 LA_VTSS_IO_OFFSET1(0x01418000)
#define LA_VTSS_TO_SD_CMU_2 LA_VTSS_IO_OFFSET1(0x01420000)
#define LA_VTSS_TO_SD_CMU_3 LA_VTSS_IO_OFFSET1(0x01428000)
#define LA_VTSS_TO_SD_CMU_4 LA_VTSS_IO_OFFSET1(0x01430000)
#define LA_VTSS_TO_SD_CMU_5 LA_VTSS_IO_OFFSET1(0x01438000)
#define LA_VTSS_TO_SD_CMU_CFG_0 LA_VTSS_IO_OFFSET1(0x01440000)
#define LA_VTSS_TO_SD_CMU_CFG_1 LA_VTSS_IO_OFFSET1(0x01448000)
#define LA_VTSS_TO_SD_CMU_CFG_2 LA_VTSS_IO_OFFSET1(0x01450000)
#define LA_VTSS_TO_SD_CMU_CFG_3 LA_VTSS_IO_OFFSET1(0x01458000)
#define LA_VTSS_TO_SD_CMU_CFG_4 LA_VTSS_IO_OFFSET1(0x01460000)
#define LA_VTSS_TO_SD_CMU_CFG_5 LA_VTSS_IO_OFFSET1(0x01468000)
#define LA_VTSS_TO_SD10G_LANE_0 LA_VTSS_IO_OFFSET1(0x01470000)
#define LA_VTSS_TO_SD10G_LANE_1 LA_VTSS_IO_OFFSET1(0x01478000)
#define LA_VTSS_TO_SD10G_LANE_2 LA_VTSS_IO_OFFSET1(0x01480000)
#define LA_VTSS_TO_SD10G_LANE_3 LA_VTSS_IO_OFFSET1(0x01488000)
#define LA_VTSS_TO_SD10G_LANE_4 LA_VTSS_IO_OFFSET1(0x01490000)
#define LA_VTSS_TO_SD10G_LANE_5 LA_VTSS_IO_OFFSET1(0x01498000)
#define LA_VTSS_TO_SD10G_LANE_6 LA_VTSS_IO_OFFSET1(0x014a0000)
#define LA_VTSS_TO_SD10G_LANE_7 LA_VTSS_IO_OFFSET1(0x014a8000)
#define LA_VTSS_TO_SD10G_LANE_8 LA_VTSS_IO_OFFSET1(0x014b0000)
#define LA_VTSS_TO_SD10G_LANE_9 LA_VTSS_IO_OFFSET1(0x014b8000)
#define LA_VTSS_TO_SD10G_KR_0 LA_VTSS_IO_OFFSET1(0x014c0000)
#define LA_VTSS_TO_SD10G_KR_1 LA_VTSS_IO_OFFSET1(0x014c8000)
#define LA_VTSS_TO_SD10G_KR_2 LA_VTSS_IO_OFFSET1(0x014d0000)
#define LA_VTSS_TO_SD10G_KR_3 LA_VTSS_IO_OFFSET1(0x014d8000)
#define LA_VTSS_TO_SD10G_KR_4 LA_VTSS_IO_OFFSET1(0x014e0000)
#define LA_VTSS_TO_SD10G_KR_5 LA_VTSS_IO_OFFSET1(0x014e8000)
#define LA_VTSS_TO_SD10G_KR_6 LA_VTSS_IO_OFFSET1(0x014f0000)
#define LA_VTSS_TO_SD10G_KR_7 LA_VTSS_IO_OFFSET1(0x014f8000)
#define LA_VTSS_TO_SD10G_KR_8 LA_VTSS_IO_OFFSET1(0x01500000)
#define LA_VTSS_TO_SD10G_KR_9 LA_VTSS_IO_OFFSET1(0x01508000)
#define LA_VTSS_TO_SD_LANE_0 LA_VTSS_IO_OFFSET1(0x01510000)
#define LA_VTSS_TO_SD_LANE_1 LA_VTSS_IO_OFFSET1(0x01518000)
#define LA_VTSS_TO_SD_LANE_2 LA_VTSS_IO_OFFSET1(0x01520000)
#define LA_VTSS_TO_SD_LANE_3 LA_VTSS_IO_OFFSET1(0x01528000)
#define LA_VTSS_TO_SD_LANE_4 LA_VTSS_IO_OFFSET1(0x01530000)
#define LA_VTSS_TO_SD_LANE_5 LA_VTSS_IO_OFFSET1(0x01538000)
#define LA_VTSS_TO_SD_LANE_6 LA_VTSS_IO_OFFSET1(0x01540000)
#define LA_VTSS_TO_SD_LANE_7 LA_VTSS_IO_OFFSET1(0x01548000)
#define LA_VTSS_TO_SD_LANE_8 LA_VTSS_IO_OFFSET1(0x01550000)
#define LA_VTSS_TO_SD_LANE_9 LA_VTSS_IO_OFFSET1(0x01558000)
#define LA_VTSS_TO_VCAP_ES0 LA_VTSS_IO_OFFSET1(0x000e0000)
#define LA_VTSS_TO_VCAP_ES2 LA_VTSS_IO_OFFSET1(0x000d0000)
#define LA_VTSS_TO_VCAP_IP6PFX LA_VTSS_IO_OFFSET1(0x00090000)
#define LA_VTSS_TO_VCAP_SUPER LA_VTSS_IO_OFFSET1(0x00080000)
#define LA_VTSS_TO_VOP LA_VTSS_IO_OFFSET1(0x00a00000)
#define LA_VTSS_TO_VOP_L3 LA_VTSS_IO_OFFSET1(0x00b00000)
#define VTSS_TO_VOP_MRP ((LA_VTSS_IO_OFFSET1(0x00700000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define VTSS_TO_VOP_DLR ((LA_VTSS_IO_OFFSET1(0x00780000) - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2)
#define LA_VTSS_TO_VOP_MPLS LA_VTSS_IO_OFFSET1(0x00680000)
#define LA_VTSS_TO_XQS LA_VTSS_IO_OFFSET1(0x000c0000)

/* Group target address offsets */
#define LA_GRP_AES_AES_REGS 0
#define LA_GRP_AESB_ASC_AESB_ASC_REGS 0
#define LA_GRP_CPU_CPU_REGS_SZ 45
#define LA_GRP_CPU_VCORE_ACC 71
#define LA_GRP_CPU_MSIX_ACC 72
#define LA_GRP_CPU_EXT_IF_ACC_STAT 73
#define LA_GRP_CPU_INTR 74
#define LA_GRP_CPU_INTR_SZ 113
#define LA_GRP_CPU_DDRCTRL 187
#define LA_GRP_CPU_DDRCTRL_SZ 7
#define LA_GRP_FDMA_FDMA_SZ 112
#define LA_GRP_CPU_SYSCNT_CXTSGEN_REGISTERS 0
#define LA_GRP_CPU_SYSCNT_RO_CXTSGEN_READ_REGISTERS 1024
#define LA_GRP_GIC400_DISTRIBUTOR 1024
#define LA_GRP_GIC400_CPUIF 2048
#define LA_GRP_GIC400_VCPUIFHYP 4096
#define LA_GRP_GIC400_VCPUIFHYPALIAS0 5120
#define LA_GRP_GIC400_VCPUIFHYPALIAS1 5248
#define LA_GRP_GIC400_VCPUIFHYPALIAS2 5376
#define LA_GRP_GIC400_VCPUIFHYPALIAS3 5504
#define LA_GRP_GIC400_VCPUIFHYPALIAS4 5632
#define LA_GRP_GIC400_VCPUIFHYPALIAS5 5760
#define LA_GRP_GIC400_VCPUIFHYPALIAS6 5888
#define LA_GRP_GIC400_VCPUIFHYPALIAS7 6016
#define LA_GRP_GIC400_VCPUIFVM 6144
#define LA_GRP_GPV_ADDRESSBLOCK_DEFAULT_0XE8B00000_CA53 0
#define LA_GRP_HICM_HICM_REGS 0
#define LA_GRP_HMATRIX2_HMATRIX2_REGS 0
#define LA_GRP_MCAN_TIMER_TIMER_REG_CHANNEL 0
#define LA_GRP_MCAN_TIMER_TIMER_REG_CFG 48
#define LA_GRP_UVOV_UVOV_REGS 0
#define LA_GRP_UVOV_UVOV_CFG 3
#define LA_GRP_OTP_OTP_REGS 0
#define LA_GRP_PCIE_CFG_PCIE 0
#define LA_GRP_PCIE_CFG_MESSAGES 9
#define LA_GRP_PCIE_CFG_INTR 14
#define LA_GRP_PCIE_DBI_PF0_TYPE0_HDR 0
#define LA_GRP_PCIE_DBI_PF0_TYPE0_HDR_DBI2 262144
#define LA_GRP_PCIE_DBI_PF0_SPCIE_CAP 82
#define LA_GRP_PCIE_DBI_PF0_PM_CAP 16
#define LA_GRP_PCIE_DBI_PF0_PCIE_CAP 28
#define LA_GRP_PCIE_DBI_PF0_AER_CAP 64
#define LA_GRP_PCIE_DBI_PF0_MSIX_CAP 44
#define LA_GRP_PCIE_DBI_PF0_ATU_CAP 786432
#define LA_GRP_PCIE_DBI_PF0_PORT_LOGIC 448
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_0 0
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_1 3
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_2 16
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_3 24
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_4 32
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_5 35
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_6 44
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_7 72
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_8 104
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_9 108
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_10 112
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_11 116
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_12 120
#define LA_GRP_PCIE_PHY_PCS_PHY_LINK_GRP_13 124
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_0 128
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_1 136
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_2 144
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_3 148
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_4 150
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_5 156
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_6 176
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_7 180
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_8 188
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_9 192
#define LA_GRP_PCIE_PHY_PCS_PHY_LANE_GRP_10 252
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_0 0
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_1 5
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_2 23
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_3 26
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_4 31
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_5 48
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_6 64
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_7 224
#define LA_GRP_PCIE_PHY_PMA_PMA_CMU_GRP_8 255
#define LA_GRP_PCIE_PHY_PMA_PMA_LANE_GRP_0 256
#define LA_GRP_PCIE_PHY_PMA_PMA_LANE_GRP_1 496
#define LA_GRP_PCIE_PHY_WRAP_PCIE_PHY_CFG 0
#define LA_GRP_PCIE_PHY_WRAP_PCIE_EXTCFG_CFG 1
#define LA_GRP_PKE_PKE_REGS 0
#define LA_GRP_SHA_SHA_REGS 0
#define LA_GRP_SJTAG_SJTAG_REGS 0
#define LA_GRP_TRNG_TRNG_REGS 0
#define LA_GRP_TZAESB_TZAESB_REGS 0
#define LA_GRP_TZC_MAIN_HSS_APB 0
#define LA_GRP_TZC_CSS_APB 0
#define LA_GRP_TZPM_TZPM_REGS 0
#define LA_GRP_USB3_DWC_USB3_BLOCK_GBL 12352
#define LA_GRP_USB3_DWC_USB3_BLOCK_DEV 12736
#define LA_GRP_USB3_DWC_USB3_BLOCK_LINK 13312
#define LA_GRP_USB3_DWC_USB3_BLOCK_DEBUG 13824
#define LA_GRP_USB3_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS 0
#define LA_GRP_USB3_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS 8
#define LA_GRP_USB3_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET 264
#define LA_GRP_USB3_DWC_USB3_BLOCK_HOST_CNTRL_RUNTIME_REGS 272
#define LA_GRP_USB3_DWC_USB3_BLOCK_INTERRUPTER_REGS 280
#define LA_GRP_USB3_DWC_USB3_BLOCK_DOORBELL_REGISTER 288
#define LA_GRP_USB3_DWC_USB3_BLOCK_HC_EXTENDED_CAPABILITY_REGISTER 544
#define LA_GRP_USB3_DWC_USB3_BLOCK_XHCI_SUPT_USB20_PRT_CAP 548
#define LA_GRP_USB3_DWC_USB3_BLOCK_XHCI_SUPT_USB30_PRT_CAP 552
#define LA_GRP_XDMAC_XDMAC_REG 0
#define LA_GRP_AFI_MISC 6342
#define LA_GRP_AFI_FRM_TBL 4096
#define LA_GRP_AFI_FRM_TBL_CNT 512
#define LA_GRP_AFI_DTI_TBL 6144
#define LA_GRP_AFI_DTI_TBL_CNT 16
#define LA_GRP_AFI_DTI_MISC 6350
#define LA_GRP_AFI_DTI_MISC_CNT 16
#define LA_GRP_AFI_TTI_TBL_CNT 512
#define LA_GRP_AFI_TTI_TICKS 6398
#define LA_GRP_AFI_TTI_MISC 6409
#define LA_GRP_AFI_PORT_TBL 6272
#define LA_GRP_AFI_PORT_TBL_CNT 35
#define LA_GRP_ANA_AC_RAM_CTRL 50500
#define LA_GRP_ANA_AC_COREMEM 50501
#define LA_GRP_ANA_AC_PS_COMMON 50720
#define LA_GRP_ANA_AC_MIRROR_PROBE 50808
#define LA_GRP_ANA_AC_AGGR 50560
#define LA_GRP_ANA_AC_SRC 50432
#define LA_GRP_ANA_AC_SRC_SZ 1
#define LA_GRP_ANA_AC_SRC_CNT 67
#define LA_GRP_ANA_AC_SFLOW 50624
#define LA_GRP_ANA_AC_SFLOW_CNT 30
#define LA_GRP_ANA_AC_UPSID 36992
#define LA_GRP_ANA_AC_GLAG 50272
#define LA_GRP_ANA_AC_PGID 32768
#define LA_GRP_ANA_AC_PGID_CNT 1054
#define LA_GRP_ANA_AC_CSD 0
#define LA_GRP_ANA_AC_LAG_RST 50528
#define LA_GRP_ANA_AC_LAG_RST_CNT 8
#define LA_GRP_ANA_AC_PS_STICKY 50505
#define LA_GRP_ANA_AC_PS_STICKY_MASK 50832
#define LA_GRP_ANA_AC_FRER_GEN 37888
#define LA_GRP_ANA_AC_FRER_GEN_CNT 1024
#define LA_GRP_ANA_AC_FRER_GEN_STATE_ACC 50506
#define LA_GRP_ANA_AC_FRER_GEN_STATE 50499
#define LA_GRP_ANA_AC_TSN_SF 50507
#define LA_GRP_ANA_AC_TSN_SF_CFG 37120
#define LA_GRP_ANA_AC_TSN_SF_CFG_CNT 256
#define LA_GRP_ANA_AC_TSN_SF_STATUS 36984
#define LA_GRP_ANA_AC_SG_ACCESS 50508
#define LA_GRP_ANA_AC_SG_CONFIG 50688
#define LA_GRP_ANA_AC_SG_STATUS 36988
#define LA_GRP_ANA_AC_SG_STATUS_STICKY 50511
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_PORT 50512
#define LA_GRP_ANA_AC_STAT_CNT_CFG_PORT 51200
#define LA_GRP_ANA_AC_STAT_CNT_CFG_PORT_CNT 35
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_ACL 50517
#define LA_GRP_ANA_AC_STAT_CNT_CFG_ACL 50304
#define LA_GRP_ANA_AC_STAT_CNT_CFG_ACL_CNT 32
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_QUEUE 50896
#define LA_GRP_ANA_AC_STAT_CNT_CFG_QUEUE 49152
#define LA_GRP_ANA_AC_STAT_CNT_CFG_QUEUE_CNT 280
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX 50902
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX_SZ 21
#define LA_GRP_ANA_AC_STAT_CNT_CFG_ISDX 16384
#define LA_GRP_ANA_AC_STAT_CNT_CFG_ISDX_CNT 1024
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_BDLB 50923
#define LA_GRP_ANA_AC_STAT_CNT_CFG_BDLB 37376
#define LA_GRP_ANA_AC_STAT_CNT_CFG_BDLB_CNT 128
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_BUM 50929
#define LA_GRP_ANA_AC_STAT_CNT_CFG_BUM 38912
#define LA_GRP_ANA_AC_STAT_CNT_CFG_BUM_CNT 128
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_IRLEG 50947
#define LA_GRP_ANA_AC_STAT_CNT_CFG_IRLEG 40960
#define LA_GRP_ANA_AC_STAT_CNT_CFG_IRLEG_CNT 256
#define LA_GRP_ANA_AC_STAT_GLOBAL_CFG_ERLEG 50971
#define LA_GRP_ANA_AC_STAT_CNT_CFG_ERLEG 45056
#define LA_GRP_ANA_AC_STAT_CNT_CFG_ERLEG_CNT 256
#define LA_GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT 2048
#define LA_GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT_CNT 256
#define LA_GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT 1024
#define LA_GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT_CNT 240
#define LA_GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT 0
#define LA_GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT_CNT 125
#define LA_GRP_ANA_AC_OAM_MOD_PDU_MOD_CFG 2304
#define LA_GRP_ANA_AC_POL_POL_ALL_CFG 4376
#define LA_GRP_ANA_AC_POL_POL_PORT_CFG 0
#define LA_GRP_ANA_AC_POL_POL_PORT_CTRL 4096
#define LA_GRP_ANA_AC_POL_POL_PORT_CTRL_CNT 35
#define LA_GRP_ANA_AC_POL_PORT_PT_CTRL 4666
#define LA_GRP_ANA_AC_POL_PORT_PT_CTRL_CNT 40
#define LA_GRP_ANA_AC_POL_COMMON_BDLB 4866
#define LA_GRP_ANA_AC_POL_BDLB 2048
#define LA_GRP_ANA_AC_POL_BDLB_CNT 128
#define LA_GRP_ANA_AC_POL_COMMON_BUM_SLB 4868
#define LA_GRP_ANA_AC_POL_BUM_SLB 3072
#define LA_GRP_ANA_AC_POL_BUM_SLB_CNT 128
#define LA_GRP_ANA_AC_SDLB_MISC 7936
#define LA_GRP_ANA_AC_SDLB_LBGRP_TBL 7947
#define LA_GRP_ANA_AC_SDLB_LBGRP_TBL_CNT 5
#define LA_GRP_ANA_AC_SDLB_LBSET_TBL_CNT 496
#define LA_GRP_ANA_ACL_COMMON 2048
#define LA_GRP_ANA_ACL_PORT 2196
#define LA_GRP_ANA_ACL_PORT_CNT 35
#define LA_GRP_ANA_ACL_KEY_SEL 2301
#define LA_GRP_ANA_ACL_KEY_SEL_CNT 99
#define LA_GRP_ANA_ACL_CNT_A_CNT 1024
#define LA_GRP_ANA_ACL_CNT_B 1024
#define LA_GRP_ANA_ACL_CNT_B_CNT 1024
#define LA_GRP_ANA_ACL_PTP_MASTER_CFG 2697
#define LA_GRP_ANA_ACL_STICKY 2713
#define LA_GRP_ANA_CL_PORT 16384
#define LA_GRP_ANA_CL_PORT_CNT 35
#define LA_GRP_ANA_CL_COMMON 21760
#define LA_GRP_ANA_CL_MPLS_PROFILE 20864
#define LA_GRP_ANA_CL_MIP_TBL 21504
#define LA_GRP_ANA_CL_MIP_TBL_CNT 32
#define LA_GRP_ANA_CL_L2CP_TBL 28672
#define LA_GRP_ANA_CL_L2CP_TBL_CNT 1472
#define LA_GRP_ANA_CL_MAP_TBL 22528
#define LA_GRP_ANA_CL_MAP_TBL_CNT 128
#define LA_GRP_ANA_CL_IPT 24576
#define LA_GRP_ANA_CL_IPT_CNT 1024
#define LA_GRP_ANA_CL_PPT 20882
#define LA_GRP_ANA_CL_VMID 20992
#define LA_GRP_ANA_CL_VMID_CNT 127
#define LA_GRP_ANA_CL_CSC 0
#define LA_GRP_ANA_CL_STICKY 20898
#define LA_GRP_ANA_CL_STICKY_MASK 20910
#define LA_GRP_ANA_L2_COMMON 140482
#define LA_GRP_ANA_L2_COMMON_SZ 178
#define LA_GRP_ANA_L2_LRN_LIMIT_CNT 4608
#define LA_GRP_ANA_L2_ISDX_LIMIT_CNT 256
#define LA_GRP_ANA_L2_PORT_LIMIT 140288
#define LA_GRP_ANA_L2_PORT_LIMIT_CNT 62
#define LA_GRP_ANA_L2_ISDX_CNT 1024
#define LA_GRP_ANA_L2_STICKY 140660
#define LA_GRP_ANA_L2_STICKY_MASK 140661
#define LA_GRP_ANA_L3_COMMON 92688
#define LA_GRP_ANA_L3_VLAN_CNT 4608
#define LA_GRP_ANA_L3_MSTP 92160
#define LA_GRP_ANA_L3_VMID 90112
#define LA_GRP_ANA_L3_VMID_CNT 127
#define LA_GRP_ANA_L3_ARP_PTR_REMAP 92736
#define LA_GRP_ANA_L3_ARP 73728
#define LA_GRP_ANA_L3_ARP_CNT 1024
#define LA_GRP_ANA_L3_L3MC 81920
#define LA_GRP_ANA_L3_L3MC_CNT 1024
#define LA_GRP_ANA_L3_LPM_REMAP_STICKY 92144
#define LA_GRP_ANA_L3_VLAN_ARP_L3MC_STICKY 92145
#define LA_GRP_ANA_L3_L3_STICKY_MASK 92800
#define LA_GRP_ASM_DEV_STATISTICS_CNT 30
#define LA_GRP_ASM_CFG 4576
#define LA_GRP_ASM_CFG_SZ 273
#define LA_GRP_ASM_DBG 3840
#define LA_GRP_ASM_PORT_STATUS 3860
#define LA_GRP_ASM_PORT_STATUS_SZ 32
#define LA_GRP_ASM_PFC 4096
#define LA_GRP_ASM_PFC_CNT 30
#define LA_GRP_ASM_PFC_TIMER_CFG 3892
#define LA_GRP_ASM_LBK_WM_CFG 3899
#define LA_GRP_ASM_LBK_MISC_CFG 3902
#define LA_GRP_ASM_LBK_STAT 3911
#define LA_GRP_ASM_RAM_CTRL 3921
#define LA_GRP_ASM_COREMEM 3922
#define LA_GRP_CHIP_TOP_OTP_MEM 24
#define LA_GRP_DEV1G_PHASE_DETECTOR_CTRL_SZ 3
#define LA_GRP_DEV1G_MM_CONFIG 56
#define LA_GRP_DEV1G_MM_STATISTICS 58
#define LA_GRP_DEV1G_DEV1G_INTR_CFG_STATUS 59
#define LA_GRP_DEV1G_DEV2G5U_INTR_CFG_STATUS 62
#define LA_GRP_DEV10G_PHASE_DETECTOR_CTRL_SZ 3
#define LA_GRP_DEVCPU_GCB_CHIP_REGS_SZ 45
#define LA_GRP_DEVCPU_GCB_SI_REGS 45
#define LA_GRP_DEVCPU_GCB_SW_REGS 47
#define LA_GRP_DEVCPU_GCB_VCORE_ACCESS 48
#define LA_GRP_DEVCPU_GCB_VCORE_ACCESS_SZ 5
#define LA_GRP_DEVCPU_GCB_GPIO 53
#define LA_GRP_DEVCPU_GCB_GPIO_SZ 53
#define LA_GRP_DEVCPU_GCB_MIIM 106
#define LA_GRP_DEVCPU_GCB_MIIM_CNT 2
#define LA_GRP_DEVCPU_GCB_MIIM_READ_SCAN 124
#define LA_GRP_DEVCPU_GCB_MIIM_READ_SCAN_SZ 2
#define LA_GRP_DEVCPU_GCB_ROSC 134
#define LA_GRP_DEVCPU_GCB_ROSC_SZ 6
#define LA_GRP_DEVCPU_GCB_SIO_CTRL 140
#define LA_GRP_DEVCPU_GCB_SIO_CTRL_CNT 1
#define LA_GRP_DEVCPU_GCB_FAN_CTRL 210
#define LA_GRP_DEVCPU_GCB_MEMITGR 213
#define LA_GRP_DEVCPU_GCB_ETHERACCESS 219
#define LA_GRP_DEVCPU_ORG_ORG_SZ 18
#define LA_GRP_DEVCPU_PTP_PTP_CFG 128
#define LA_GRP_DEVCPU_PTP_PTP_TOD_DOMAINS 132
#define LA_GRP_DEVCPU_PTP_PTP_PINS_CNT 8
#define LA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL 157
#define LA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_SZ 3
#define LA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_CNT 8
#define LA_GRP_EACL_COMMON 9352
#define LA_GRP_EACL_INTERFACE_MAP 6144
#define LA_GRP_EACL_INTERFACE_MAP_CNT 1120
#define LA_GRP_EACL_ES2_KEY_SELECT_PROFILE 9216
#define LA_GRP_EACL_ES2_KEY_SELECT_PROFILE_CNT 68
#define LA_GRP_EACL_CNT_TBL 7680
#define LA_GRP_EACL_CNT_TBL_CNT 512
#define LA_GRP_EACL_POL_CFG 9600
#define LA_GRP_EACL_ES2_STICKY 7268
#define LA_GRP_EACL_DBG_STICKY 7270
#define LA_GRP_EACL_FRER_MAP_CNT 1024
#define LA_GRP_EACL_FRER_CFG 7271
#define LA_GRP_EACL_FRER_CFG_COMPOUND 7296
#define LA_GRP_EACL_FRER_CFG_COMPOUND_CNT 128
#define LA_GRP_EACL_FRER_CFG_MEMBER 7424
#define LA_GRP_EACL_FRER_CFG_MEMBER_CNT 256
#define LA_GRP_EACL_FRER_STA_COMPOUND 7264
#define LA_GRP_EACL_FRER_STA_MEMBER 7266
#define LA_GRP_EACL_FRER_CNT_COMPOUND 8192
#define LA_GRP_EACL_FRER_CNT_COMPOUND_CNT 128
#define LA_GRP_EACL_FRER_CNT_MEMBER 4096
#define LA_GRP_EACL_FRER_CNT_MEMBER_CNT 256
#define LA_GRP_EACL_STAT_GLOBAL_CFG_EACL 7272
#define LA_GRP_EACL_STAT_CNT_CFG_EACL 9472
#define LA_GRP_EACL_STAT_CNT_CFG_EACL_CNT 32
#define LA_GRP_EACL_RAM_CTRL 7278
#define LA_GRP_EACL_COREMEM 7279
#define LA_GRP_HSCH_HSCH_L0_CFG 10240
#define LA_GRP_HSCH_HSCH_L0_CFG_CNT 1120
#define LA_GRP_HSCH_HSCH_L1_CFG 9024
#define LA_GRP_HSCH_HSCH_L1_CFG_CNT 35
#define LA_GRP_HSCH_HSCH_CFG_CNT 1120
#define LA_GRP_HSCH_HSCH_STATUS 16384
#define LA_GRP_HSCH_HSCH_STATUS_CNT 1120
#define LA_GRP_HSCH_QSHP_CFG 8960
#define LA_GRP_HSCH_QSHP_CFG_CNT 32
#define LA_GRP_HSCH_QSHP_ALLOC_CFG 12288
#define LA_GRP_HSCH_QSHP_ALLOC_CFG_CNT 1120
#define LA_GRP_HSCH_QSHP_STATUS 9088
#define LA_GRP_HSCH_QSHP_STATUS_CNT 32
#define LA_GRP_HSCH_HSCH_INP_STATE 9059
#define LA_GRP_HSCH_HSCH_INP_STATE_CNT 1
#define LA_GRP_HSCH_HSCH_DWRR 9120
#define LA_GRP_HSCH_HSCH_DWRR_CNT 32
#define LA_GRP_HSCH_HSCH_MISC 9152
#define LA_GRP_HSCH_HSCH_LEAK_LISTS 9314
#define LA_GRP_HSCH_SYSTEM 9346
#define LA_GRP_HSCH_MMGT 9065
#define LA_GRP_HSCH_TAS_CONFIG 9424
#define LA_GRP_HSCH_TAS_CONFIG_SZ 4
#define LA_GRP_HSCH_TAS_PROFILE_CFG 9428
#define LA_GRP_HSCH_TAS_PROFILE_CFG_SZ 17
#define LA_GRP_HSCH_TAS_PROFILE_CFG_CNT 30
#define LA_GRP_HSCH_TAS_LIST_CFG 9072
#define LA_GRP_HSCH_TAS_GCL_CFG 9060
#define LA_GRP_HSCH_TAS_GCL_CFG_SZ 4
#define LA_GRP_HSCH_HSCH_TAS_STATE 9064
#define LA_GRP_HSIOWRAP_GPIO_CFG 0
#define LA_GRP_HSIOWRAP_GPIO_CFG_SZ 25
#define LA_GRP_HSIOWRAP_SYNC_ETH_CFG 25
#define LA_GRP_PORT_CONF_USXGMII_CFG 18
#define LA_GRP_PORT_CONF_USXGMII_CFG_CNT 10
#define LA_GRP_PORT_CONF_USXGMII_STAT 48
#define LA_GRP_PORT_CONF_USXGMII_STAT_CNT 10
#define LA_GRP_QSYS_PAUSE_CFG_SZ 247
#define LA_GRP_QSYS_MMGT_PORT 383
#define LA_GRP_QSYS_SOFDATA_POOL 395
#define LA_GRP_QSYS_CALCFG 541
#define LA_GRP_QSYS_RAM_CTRL 551
#define LA_GRP_QSYS_COREMEM 552
#define LA_GRP_REW_COMMON 24576
#define LA_GRP_REW_MAP_RES_A 16384
#define LA_GRP_REW_MAP_RES_A_CNT 1024
#define LA_GRP_REW_MAP_RES_B 18432
#define LA_GRP_REW_MAP_RES_B_CNT 1024
#define LA_GRP_REW_PORT 12288
#define LA_GRP_REW_PORT_CNT 35
#define LA_GRP_REW_MIP_TBL 14592
#define LA_GRP_REW_MIP_TBL_CNT 32
#define LA_GRP_REW_MAC_TBL 14848
#define LA_GRP_REW_ISDX_TBL 8192
#define LA_GRP_REW_ISDX_TBL_CNT 1024
#define LA_GRP_REW_ENCAP_CNT 256
#define LA_GRP_REW_ENCAP_IP4 20480
#define LA_GRP_REW_ENCAP_IP4_CNT 256
#define LA_GRP_REW_VMID 24192
#define LA_GRP_REW_VMID_CNT 127
#define LA_GRP_REW_PTP_SEQ_NO 15360
#define LA_GRP_REW_VOE_SRV_LM_CNT 24320
#define LA_GRP_REW_VOE_SRV_LM_CNT_CNT 256
#define LA_GRP_REW_VOE_PORT_LM_CNT 22528
#define LA_GRP_REW_VOE_PORT_LM_CNT_CNT 240
#define LA_GRP_REW_OAM_PDU_MOD_CONT 23552
#define LA_GRP_REW_OAM_PDU_MOD_CONT_CNT 65
#define LA_GRP_REW_PDU_MOD_CFG 24072
#define LA_GRP_REW_RAM_CTRL 23498
#define LA_GRP_REW_COREMEM 23499
#define LA_GRP_VOP_COMMON 13694
#define LA_GRP_VOP_COMMON_SZ 123
#define LA_GRP_VOP_VOE_CONF_REG 13504
#define LA_GRP_VOP_VOE_CONF_REG_CNT 62
#define LA_GRP_VOP_VOE_CONF_CNT 62
#define LA_GRP_VOP_VOE_STAT 4096
#define LA_GRP_VOP_VOE_STAT_CNT 62
#define LA_GRP_VOP_VOE_STAT_REG 13568
#define LA_GRP_VOP_VOE_STAT_REG_CNT 62
#define LA_GRP_VOP_VOE_CCM_LM 3968
#define LA_GRP_VOP_VOE_CCM_LM_CNT 62
#define LA_GRP_VOP_VOE_CONTEXT_ANA 10240
#define LA_GRP_VOP_VOE_CONTEXT_ANA_CNT 125
#define LA_GRP_VOP_VOE_CONTEXT_REW 12288
#define LA_GRP_VOP_VOE_CONTEXT_REW_CNT 65
#define LA_GRP_VOP_VOE_CRC_ERR 13632
#define LA_GRP_VOP_VOE_CRC_ERR_CNT 62
#define LA_GRP_VOP_ANA_COSID_MAP_CONF 13376
#define LA_GRP_VOP_ANA_COSID_MAP_CONF_CNT 32
#define LA_GRP_VOP_REW_COSID_MAP_CONF 13440
#define LA_GRP_VOP_REW_COSID_MAP_CONF_CNT 32
#define LA_GRP_VOP_PORT_COSID_MAP_CONF 8064
#define LA_GRP_VOP_PORT_COSID_MAP_CONF_CNT 30
#define LA_GRP_VOP_SAM_COSID_SEQ_CNT 8192
#define LA_GRP_VOP_RAM_CTRL 4092
#define LA_GRP_VOP_COREMEM 8184
#define LA_GRP_VOP_L3_VOE_CONF_L3_CNT 62
#define LA_GRP_VOP_L3_VOE_STAT_L3 4096
#define LA_GRP_VOP_L3_VOE_STAT_L3_CNT 62
#define LA_GRP_VOP_MPLS_VOE_CONF_MPLS 2048
#define LA_GRP_VOP_MPLS_VOE_CONF_MPLS_CNT 62
#define LA_GRP_VOP_MPLS_VOE_STAT_MPLS_CNT 62
#define LA_GRP_XQS_SYSTEM 1436
#define LA_GRP_XQS_QMAP_VPORT_TBL_SZ 64
#define LA_GRP_XQS_QMAP_SE_TBL 1424
#define LA_GRP_XQS_QMAP_QOS_TBL 1408
#define LA_GRP_XQS_QLIMIT_QUEUE 1432
#define LA_GRP_XQS_QLIMIT_SE 1280
#define LA_GRP_XQS_QLIMIT_CFG 1654
#define LA_GRP_XQS_QLIMIT_SHR 1728
#define LA_GRP_XQS_QLIMIT_MON 1776

/* Unstable register addresses */
#define LA_REG_CPU_RESET 33
#define LA_REG_CPU_RESET_PROT_STAT 34
#define LA_REG_CPU_GENERAL_CTRL 35
#define LA_REG_CPU_GENERAL_STAT 36
#define LA_REG_CPU_ENDIANNESS 39
#define LA_REG_CPU_PROC_CTRL 40
#define LA_REG_CPU_PROC_STAT 41
#define LA_REG_CPU_CPU0_RVBAR_LSB 42
#define LA_REG_CPU_CPU0_RVBAR_MSB 43
#define LA_REG_CPU_INTR_TRIGGER 4
#define LA_REG_CPU_INTR_TRIGGER1 6
#define LA_REG_CPU_INTR_FORCE 12
#define LA_REG_CPU_INTR_FORCE1 13
#define LA_REG_CPU_INTR_STICKY 16
#define LA_REG_CPU_INTR_STICKY1 17
#define LA_REG_CPU_INTR_BYPASS 20
#define LA_REG_CPU_INTR_BYPASS1 21
#define LA_REG_CPU_INTR_ENA 24
#define LA_REG_CPU_INTR_ENA1 25
#define LA_REG_CPU_INTR_ENA_CLR 28
#define LA_REG_CPU_INTR_ENA_CLR1 29
#define LA_REG_CPU_INTR_ENA_SET 32
#define LA_REG_CPU_INTR_ENA_SET1 33
#define LA_REG_CPU_INTR_IDENT 36
#define LA_REG_CPU_INTR_IDENT1 37
#define LA_REG_CPU_DST_INTR_MAP 40
#define LA_REG_CPU_DST_INTR_MAP_CNT 7
#define LA_REG_CPU_DST_INTR_MAP1 47
#define LA_REG_CPU_DST_INTR_MAP1_CNT 7
#define LA_REG_CPU_DST_INTR_IDENT 68
#define LA_REG_CPU_DST_INTR_IDENT_CNT 7
#define LA_REG_CPU_DST_INTR_IDENT1 75
#define LA_REG_CPU_DST_INTR_IDENT1_CNT 7
#define LA_REG_CPU_EXT_SRC_INTR_POL 96
#define LA_REG_CPU_EXT_DST_INTR_POL 97
#define LA_REG_CPU_EXT_DST_INTR_DRV 98
#define LA_REG_CPU_DEV_INTR_POL 99
#define LA_REG_CPU_DEV_INTR_RAW 100
#define LA_REG_CPU_DEV_INTR_TRIGGER 101
#define LA_REG_CPU_DEV_INTR_STICKY 103
#define LA_REG_CPU_DEV_INTR_BYPASS 104
#define LA_REG_CPU_DEV_INTR_ENA 105
#define LA_REG_CPU_DEV_INTR_IDENT 106
#define LA_REG_ANA_AC_PS_COMMON_OWN_UPSID_CNT 1
#define LA_REG_ANA_AC_PS_COMMON_VSTAX_CTRL_CNT 30
#define LA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG 7
#define LA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_CNT 7
#define LA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK 14
#define LA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_CNT 7
#define LA_REG_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT 7
#define LA_REG_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_CNT 30
#define LA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_CNT 32
#define LA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_CNT 32
#define LA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_CNT 32
#define LA_REG_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_CNT 35
#define LA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_CNT 140
#define LA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_CNT 140
#define LA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_CNT 140
#define LA_REG_ANA_ACL_VCAP_S2_CFG_CNT 35
#define LA_REG_ANA_ACL_OWN_UPSID_CNT 1
#define LA_REG_ANA_CL_OWN_UPSID_CNT 1
#define LA_REG_ANA_CL_PP_CFG_CNT 1
#define LA_REG_ANA_L2_PORT_DLB_CFG_CNT 30
#define LA_REG_ANA_L2_PORT_ISDX_LIMIT_CFG_CNT 30
#define LA_REG_ANA_L2_OWN_UPSID_CNT 1
#define LA_REG_ASM_MAC_ADDR_HIGH_CFG_CNT 32
#define LA_REG_ASM_MAC_ADDR_LOW_CFG_CNT 32
#define LA_REG_ASM_PORT_CFG_CNT 32
#define LA_REG_ASM_PAUSE_CFG_CNT 32
#define LA_REG_ASM_ERR_STICKY_CNT 6
#define LA_REG_ASM_CELLBUF_STAT_CNT 6
#define LA_REG_ASM_PORT_STICKY_CNT 32
#define LA_REG_ASM_LBK_AGING_DIS_CNT 3
#define LA_REG_ASM_LBK_OVFLW_STICKY_CNT 3
#define LA_REG_ASM_LBK_AGING_STICKY_CNT 3
#define LA_REG_DEVCPU_GCB_GPR 2
#define LA_REG_DEVCPU_GCB_SOFT_RST 3
#define LA_REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG 5
#define LA_REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_CNT 30
#define LA_REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG 35
#define LA_REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_CNT 10
#define LA_REG_DEVCPU_GCB_VA_DATA 2
#define LA_REG_DEVCPU_GCB_VA_DATA_INCR 3
#define LA_REG_DEVCPU_GCB_VA_DATA_INERT 4
#define LA_REG_DEVCPU_GCB_GPIO_OUT_CLR 3
#define LA_REG_DEVCPU_GCB_GPIO_OUT_CLR1 4
#define LA_REG_DEVCPU_GCB_GPIO_OUT 6
#define LA_REG_DEVCPU_GCB_GPIO_OUT1 7
#define LA_REG_DEVCPU_GCB_GPIO_IN 9
#define LA_REG_DEVCPU_GCB_GPIO_IN1 10
#define LA_REG_DEVCPU_GCB_GPIO_OE 12
#define LA_REG_DEVCPU_GCB_GPIO_OE1 13
#define LA_REG_DEVCPU_GCB_GPIO_INTR 15
#define LA_REG_DEVCPU_GCB_GPIO_INTR1 16
#define LA_REG_DEVCPU_GCB_GPIO_INTR_ENA 18
#define LA_REG_DEVCPU_GCB_GPIO_INTR_ENA1 19
#define LA_REG_DEVCPU_GCB_GPIO_INTR_IDENT 21
#define LA_REG_DEVCPU_GCB_GPIO_INTR_IDENT1 22
#define LA_REG_DEVCPU_GCB_GPIO_ALT 24
#define LA_REG_DEVCPU_GCB_GPIO_ALT_CNT 3
#define LA_REG_DEVCPU_GCB_GPIO_ALT1 27
#define LA_REG_DEVCPU_GCB_GPIO_ALT1_CNT 3
#define LA_REG_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_CNT 2
#define LA_REG_DEVCPU_GCB_ROSC_CFG_CNT 4
#define LA_REG_DEVCPU_GCB_ROSC_MEASURE_CFG 4
#define LA_REG_DEVCPU_GCB_ROSC_FREQ_CNT 5
#define LA_REG_DSM_BUF_CFG_CNT 32
#define LA_REG_DSM_RATE_CTRL_CNT 32
#define LA_REG_DSM_IPG_SHRINK_CFG_CNT 32
#define LA_REG_DSM_CLR_BUF_CNT 3
#define LA_REG_DSM_SCH_STOP_WM_CFG_CNT 32
#define LA_REG_DSM_TX_START_WM_CFG_CNT 32
#define LA_REG_DSM_DEV_TX_STOP_WM_CFG_CNT 32
#define LA_REG_DSM_RX_PAUSE_CFG_CNT 32
#define LA_REG_DSM_ETH_FC_CFG_CNT 32
#define LA_REG_DSM_ETH_PFC_CFG_CNT 32
#define LA_REG_DSM_MAC_CFG_CNT 32
#define LA_REG_DSM_MAC_ADDR_BASE_HIGH_CFG_CNT 30
#define LA_REG_DSM_MAC_ADDR_BASE_LOW_CFG_CNT 30
#define LA_REG_DSM_TAXI_CAL_CFG_CNT 6
#define LA_REG_DSM_PREEMPT_CFG_CNT 32
#define LA_REG_DSM_AGED_FRMS_CNT 65
#define LA_REG_DSM_BUF_OFLW_STICKY_CNT 3
#define LA_REG_DSM_BUF_UFLW_STICKY_CNT 3
#define LA_REG_DSM_BUF_MAX_FILL_CNT 65
#define LA_REG_DSM_TX_RATE_LIMIT_MODE_CNT 32
#define LA_REG_DSM_TX_IPG_STRETCH_RATIO_CFG_CNT 32
#define LA_REG_DSM_TX_FRAME_RATE_START_CFG_CNT 32
#define LA_REG_DSM_TX_RATE_LIMIT_STICKY_CNT 1
#define LA_REG_EACL_POL_EACL_RATE_CFG_CNT 32
#define LA_REG_EACL_POL_EACL_THRES_CFG_CNT 32
#define LA_REG_EACL_POL_EACL_CTRL_CNT 32
#define LA_REG_HSCH_HSCH_MISC_PORT_CFG_CNT 35
#define LA_REG_HSCH_PFC_CFG_CNT 30
#define LA_REG_HSCH_HSCH_LARGE_ENA_CNT 8
#define LA_REG_HSCH_PORT_MODE_CNT 35
#define LA_REG_HSIOWRAP_GPIO_CFG_CNT 25
#define LA_REG_QFWD_SWITCH_PORT_MODE_CNT 35
#define LA_REG_QRES_WRED_GROUP_CNT 35
#define LA_REG_QSYS_EEE_CFG_CNT 30
#define LA_REG_QSYS_IQUEUE_CFG_CNT 30
#define LA_REG_QSYS_PAUSE_CFG_CNT 35
#define LA_REG_QSYS_ATOP_CNT 35
#define LA_REG_QSYS_FWD_PRESSURE_CNT 35
#define LA_REG_QSYS_PFC_CFG_CNT 35
#define LA_REG_QSYS_SOFDATA_STAT_CNT 35
#define LA_REG_QSYS_SOFDATA_CFG_CNT 35
#define LA_REG_QSYS_CAL_AUTO_CNT 4
#define LA_REG_REW_OWN_UPSID_CNT 1
#define LA_REG_REW_IFH_CTRL_CNT 30
#define LA_REG_REW_PORT_CTRL_CNT 35
#define LA_REG_REW_RTAG_ETAG_CTRL_CNT 35
#define LA_REG_VOP_LOC_PERIOD_CFG_CNT 27
#define LA_REG_VOP_HMO_PERIOD_CFG 72
#define LA_REG_VOP_HMO_FORCE_SLOT_CFG 74
#define LA_REG_VOP_HMO_TIMER_CFG 76
#define LA_REG_VOP_LOC_SCAN_STICKY 77
#define LA_REG_VOP_MASTER_INTR_CTRL 78
#define LA_REG_VOP_VOE32_INTR 79
#define LA_REG_VOP_VOE32_INTR_CNT 1
#define LA_REG_VOP_INTR 81
#define LA_REG_VOP_INTR_CNT 2
#define LA_REG_VOP_COMMON_MEP_MC_MAC_LSB 116
#define LA_REG_VOP_COMMON_MEP_MC_MAC_MSB 117
#define LA_REG_XQS_FWD_DROP_EVENTS_CNT 35
#define LA_REG_XQS_FWD_CT_CFG_CNT 30
#define LA_REG_XQS_QMAP_PORT_MODE_CNT 35
#define LA_REG_XQS_QMAP_VPORT_TBL_CNT 35
#define LA_REG_XQS_QLIMIT_SE_USE_CNT 4
#define LA_REG_XQS_QLIMIT_PORT_CFG_CNT 35

/* Unstable register fields */
#define LA_FLD_P_CPU_RESET_VCORE_RST 7
#define LA_FLD_P_CPU_RESET_CPU_CORE_0_WARM_RST 6
#define LA_FLD_P_CPU_RESET_PROC_DBG_RST 5
#define LA_FLD_P_CPU_RESET_CPU_L2_RST 3
#define LA_FLD_P_CPU_RESET_MEM_RST 2
#define LA_FLD_P_CPU_RESET_WDT_FORCE_RST 1
#define LA_FLD_P_CPU_RESET_CPU_CORE_0_COLD_RST 0
#define LA_FLD_P_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE 5
#define LA_FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA 4
#define LA_FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT 3
#define LA_FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT 2
#define LA_FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT 1
#define LA_FLD_P_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA 2
#define LA_FLD_P_CPU_GENERAL_CTRL_VCORE_CPU_DIS 1
#define LA_FLD_P_CPU_GENERAL_CTRL_IF_SI_OWNER 0
#define LA_FLD_W_CPU_GENERAL_CTRL_IF_SI_OWNER 1
#define LA_FLD_P_CPU_GENERAL_STAT_REG_IF_ERR 7
#define LA_FLD_P_CPU_PROC_CTRL_L2_FLUSH_REQ 8
#define LA_FLD_P_CPU_PROC_CTRL_AARCH64_MODE_ENA 7
#define LA_FLD_P_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS 6
#define LA_FLD_P_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS 5
#define LA_FLD_P_CPU_PROC_CTRL_BE_EXCEP_MODE 4
#define LA_FLD_P_CPU_PROC_CTRL_VINITHI 3
#define LA_FLD_P_CPU_PROC_CTRL_CFGTE 2
#define LA_FLD_P_CPU_PROC_CTRL_CP15S_DISABLE 1
#define LA_FLD_P_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE 0
#define LA_FLD_P_CPU_PROC_STAT_DAP_JTAG_SW_MODE 3
#define LA_FLD_P_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA 4
#define LA_FLD_P_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA 5
#define LA_FLD_P_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA 6
#define LA_FLD_P_CPU_DDRCTRL_RST_DDR_APB_RST 4
#define LA_FLD_P_CPU_DDRCTRL_RST_DDRPHY_CTL_RST 5
#define LA_FLD_P_CPU_DDRCTRL_RST_DDRPHY_APB_RST 7
#define LA_FLD_P_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT 4
#define LA_FLD_P_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK 4
#define LA_FLD_P_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT 4
#define LA_FLD_P_FDMA_FDMA_CH_STATUS_CH_FILL_LVL 2
#define LA_FLD_W_FDMA_FDMA_CH_STATUS_CH_FILL_LVL 4
#define LA_FLD_P_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE 5
#define LA_FLD_P_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY 4
#define LA_FLD_P_FDMA_FDMA_CH_CFG_CH_INJ_PORT 3
#define LA_FLD_P_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA 6
#define LA_FLD_P_ANA_L2_MISC_CFG_CT_DIS 27
#define LA_FLD_P_ANA_L2_MISC_CFG_RSDX_DIS 26
#define LA_FLD_P_DEV1G_PHAD_CTRL_PHAD_ENA 5
#define LA_FLD_P_DEV1G_PHAD_CTRL_PHAD_FAILED 3
#define LA_FLD_P_DEV10G_PHAD_CTRL_PHAD_ENA 5
#define LA_FLD_P_DEV10G_PHAD_CTRL_PHAD_FAILED 3
#define LA_FLD_P_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US 16
#define LA_FLD_W_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US 12
#define LA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION 27
#define LA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC 25
#define LA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL 24
#define LA_FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA 5
#define LA_FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED 3
#define LA_FLD_P_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN 29


