{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556678449988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556678449988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 11:40:49 2019 " "Processing started: Wed May 01 11:40:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556678449988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556678449988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eitbit_shift_regiDFF -c eitbit_shift_regiDFF " "Command: quartus_map --read_settings_files=on --write_settings_files=off eitbit_shift_regiDFF -c eitbit_shift_regiDFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556678449988 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556678450410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behav " "Found design unit 1: D_FF-behav" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556678450801 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556678450801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556678450801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eitbit_shift_regidff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eitbit_shift_regidff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eitbit_shift_regiDFF-behav " "Found design unit 1: eitbit_shift_regiDFF-behav" {  } { { "eitbit_shift_regiDFF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/eitbit_shift_regiDFF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556678450816 ""} { "Info" "ISGN_ENTITY_NAME" "1 eitbit_shift_regiDFF " "Found entity 1: eitbit_shift_regiDFF" {  } { { "eitbit_shift_regiDFF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/eitbit_shift_regiDFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556678450816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556678450816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eitbit_shift_regiDFF " "Elaborating entity \"eitbit_shift_regiDFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556678450847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:shif0 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:shif0\"" {  } { { "eitbit_shift_regiDFF.vhd" "shif0" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/eitbit_shift_regiDFF.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556678450863 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:shif0\|temp D_FF:shif0\|temp~_emulated D_FF:shif0\|temp~1 " "Register \"D_FF:shif0\|temp\" is converted into an equivalent circuit using register \"D_FF:shif0\|temp~_emulated\" and latch \"D_FF:shif0\|temp~1\"" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556678451191 "|eitbit_shift_regiDFF|D_FF:shif0|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:shif1\|temp D_FF:shif1\|temp~_emulated D_FF:shif0\|temp~1 " "Register \"D_FF:shif1\|temp\" is converted into an equivalent circuit using register \"D_FF:shif1\|temp~_emulated\" and latch \"D_FF:shif0\|temp~1\"" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556678451191 "|eitbit_shift_regiDFF|D_FF:shif1|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:shif2\|temp D_FF:shif2\|temp~_emulated D_FF:shif0\|temp~1 " "Register \"D_FF:shif2\|temp\" is converted into an equivalent circuit using register \"D_FF:shif2\|temp~_emulated\" and latch \"D_FF:shif0\|temp~1\"" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556678451191 "|eitbit_shift_regiDFF|D_FF:shif2|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:shif3\|temp D_FF:shif3\|temp~_emulated D_FF:shif0\|temp~1 " "Register \"D_FF:shif3\|temp\" is converted into an equivalent circuit using register \"D_FF:shif3\|temp~_emulated\" and latch \"D_FF:shif0\|temp~1\"" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556678451191 "|eitbit_shift_regiDFF|D_FF:shif3|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:shif4\|temp D_FF:shif4\|temp~_emulated D_FF:shif0\|temp~1 " "Register \"D_FF:shif4\|temp\" is converted into an equivalent circuit using register \"D_FF:shif4\|temp~_emulated\" and latch \"D_FF:shif0\|temp~1\"" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556678451191 "|eitbit_shift_regiDFF|D_FF:shif4|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:shif5\|temp D_FF:shif5\|temp~_emulated D_FF:shif0\|temp~1 " "Register \"D_FF:shif5\|temp\" is converted into an equivalent circuit using register \"D_FF:shif5\|temp~_emulated\" and latch \"D_FF:shif0\|temp~1\"" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556678451191 "|eitbit_shift_regiDFF|D_FF:shif5|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:shif6\|temp D_FF:shif6\|temp~_emulated D_FF:shif0\|temp~1 " "Register \"D_FF:shif6\|temp\" is converted into an equivalent circuit using register \"D_FF:shif6\|temp~_emulated\" and latch \"D_FF:shif0\|temp~1\"" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556678451191 "|eitbit_shift_regiDFF|D_FF:shif6|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:shif7\|temp D_FF:shif7\|temp~_emulated D_FF:shif0\|temp~1 " "Register \"D_FF:shif7\|temp\" is converted into an equivalent circuit using register \"D_FF:shif7\|temp~_emulated\" and latch \"D_FF:shif0\|temp~1\"" {  } { { "D_FF.vhd" "" { Text "D:/VHDL/5_01_ex038_eitbit_shift_regi(DFF)/eitbit_shift_regi(DFF)_sw/D_FF.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556678451191 "|eitbit_shift_regiDFF|D_FF:shif7|temp"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1556678451191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556678451363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556678451363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556678451425 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556678451425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556678451425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556678451425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556678451457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 11:40:51 2019 " "Processing ended: Wed May 01 11:40:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556678451457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556678451457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556678451457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556678451457 ""}
