{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742762548182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742762548183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 16:42:28 2025 " "Processing started: Sun Mar 23 16:42:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742762548183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762548183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2CDriver -c FPGA_I2CDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2CDriver -c FPGA_I2CDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762548183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742762548530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742762548530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742762554445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554445 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sda_ena i2c_master.v(38) " "Verilog HDL Implicit Net warning at i2c_master.v(38): created implicit net for \"sda_ena\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742762554445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_master " "Elaborating entity \"i2c_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742762554495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_ena i2c_master.v(38) " "Verilog HDL or VHDL warning at i2c_master.v(38): object \"sda_ena\" assigned a value but never read" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742762554496 "|i2c_master"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sda_ena_n i2c_master.v(28) " "Verilog HDL warning at i2c_master.v(28): object sda_ena_n used but never assigned" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742762554496 "|i2c_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "scl_ena i2c_master.v(68) " "Verilog HDL Always Construct warning at i2c_master.v(68): inferring latch(es) for variable \"scl_ena\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742762554497 "|i2c_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack_error i2c_master.v(68) " "Verilog HDL Always Construct warning at i2c_master.v(68): inferring latch(es) for variable \"ack_error\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742762554497 "|i2c_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_rd i2c_master.v(68) " "Verilog HDL Always Construct warning at i2c_master.v(68): inferring latch(es) for variable \"data_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742762554497 "|i2c_master"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sda_ena_n 0 i2c_master.v(28) " "Net \"sda_ena_n\" at i2c_master.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rd\[0\] i2c_master.v(68) " "Inferred latch for \"data_rd\[0\]\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rd\[1\] i2c_master.v(68) " "Inferred latch for \"data_rd\[1\]\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rd\[2\] i2c_master.v(68) " "Inferred latch for \"data_rd\[2\]\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rd\[3\] i2c_master.v(68) " "Inferred latch for \"data_rd\[3\]\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rd\[4\] i2c_master.v(68) " "Inferred latch for \"data_rd\[4\]\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rd\[5\] i2c_master.v(68) " "Inferred latch for \"data_rd\[5\]\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rd\[6\] i2c_master.v(68) " "Inferred latch for \"data_rd\[6\]\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rd\[7\] i2c_master.v(68) " "Inferred latch for \"data_rd\[7\]\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack_error i2c_master.v(68) " "Inferred latch for \"ack_error\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scl_ena i2c_master.v(68) " "Inferred latch for \"scl_ena\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762554498 "|i2c_master"}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sda GND pin " "The pin \"sda\" is fed by GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1742762554755 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1742762554755 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[0\] GND " "Pin \"data_rd\[0\]\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|data_rd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[1\] GND " "Pin \"data_rd\[1\]\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|data_rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[2\] GND " "Pin \"data_rd\[2\]\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|data_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[3\] GND " "Pin \"data_rd\[3\]\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|data_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[4\] GND " "Pin \"data_rd\[4\]\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|data_rd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[5\] GND " "Pin \"data_rd\[5\]\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|data_rd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[6\] GND " "Pin \"data_rd\[6\]\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|data_rd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[7\] GND " "Pin \"data_rd\[7\]\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|data_rd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ack_error GND " "Pin \"ack_error\" is stuck at GND" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742762554769 "|i2c_master|ack_error"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742762554769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742762554815 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742762554921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742762554995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742762554995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[0\] " "No output dependent on input pin \"data_wr\[0\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|data_wr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[1\] " "No output dependent on input pin \"data_wr\[1\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|data_wr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[2\] " "No output dependent on input pin \"data_wr\[2\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|data_wr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[3\] " "No output dependent on input pin \"data_wr\[3\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|data_wr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[4\] " "No output dependent on input pin \"data_wr\[4\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|data_wr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[5\] " "No output dependent on input pin \"data_wr\[5\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|data_wr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[6\] " "No output dependent on input pin \"data_wr\[6\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|data_wr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[7\] " "No output dependent on input pin \"data_wr\[7\]\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742762555016 "|i2c_master|data_wr[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742762555016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742762555016 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742762555016 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1742762555016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742762555016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742762555016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742762555030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 16:42:35 2025 " "Processing ended: Sun Mar 23 16:42:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742762555030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742762555030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742762555030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742762555030 ""}
