
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_axi_wrapper_0_0/design_1_axi_wrapper_0_0.dcp' for cell 'design_1_i/axi_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 483.340 ; gain = 272.945
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 494.090 ; gain = 10.750
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d29cf07e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1233b9c65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.561 . Memory (MB): peak = 970.625 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 1e57d8ad9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.935 . Memory (MB): peak = 970.625 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 333 unconnected nets.
INFO: [Opt 31-11] Eliminated 326 unconnected cells.
Phase 3 Sweep | Checksum: 2574a23c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 970.625 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 23e30cd8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 970.625 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 970.625 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23e30cd8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 970.625 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23e30cd8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 970.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 970.625 ; gain = 487.285
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 970.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 970.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 970.625 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: da8d4f73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 14e7d14a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 14e7d14a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 991.309 ; gain = 20.684
Phase 1 Placer Initialization | Checksum: 14e7d14a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1925c8ae1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1925c8ae1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17bca9625

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 200a77d1e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 200a77d1e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f05cca6f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 104be05f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: df06f6fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: df06f6fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 991.309 ; gain = 20.684
Phase 3 Detail Placement | Checksum: df06f6fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.246. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16927a452

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 991.309 ; gain = 20.684
Phase 4.1 Post Commit Optimization | Checksum: 16927a452

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16927a452

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16927a452

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 991.309 ; gain = 20.684

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1577312f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 991.309 ; gain = 20.684
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1577312f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 991.309 ; gain = 20.684
Ending Placer Task | Checksum: fd2b2340

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 991.309 ; gain = 20.684
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 991.309 ; gain = 20.684
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.854 . Memory (MB): peak = 991.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 991.309 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 991.309 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 991.309 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4085bd6f ConstDB: 0 ShapeSum: bca565d1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12f2a2a36

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12f2a2a36

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12f2a2a36

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12f2a2a36

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1070.195 ; gain = 78.887
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a61793eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1070.195 ; gain = 78.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.211 | TNS=0.000  | WHS=-0.190 | THS=-12.917|

Phase 2 Router Initialization | Checksum: 189e72bc1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2621e54af

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1cb3f7a2a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22679793d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11058cf73

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 167f49f38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887
Phase 4 Rip-up And Reroute | Checksum: 167f49f38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 167f49f38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167f49f38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887
Phase 5 Delay and Skew Optimization | Checksum: 167f49f38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8d62e932

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.166  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1283c69a3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887
Phase 6 Post Hold Fix | Checksum: 1283c69a3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.582489 %
  Global Horizontal Routing Utilization  = 0.821232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16e00d0bb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16e00d0bb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 219a6d208

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.195 ; gain = 78.887

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.166  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 219a6d208

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.195 ; gain = 78.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.195 ; gain = 78.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1070.195 ; gain = 78.887
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.796 . Memory (MB): peak = 1070.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.195 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1426.852 ; gain = 334.016
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 13:42:34 2022...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 210.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/.Xil/Vivado-24536-DESKTOP-BQ730G3/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/.Xil/Vivado-24536-DESKTOP-BQ730G3/dcp/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 473.164 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.704 . Memory (MB): peak = 473.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 473.164 ; gain = 262.887
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 834.727 ; gain = 361.563
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 13:47:02 2022...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 210.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/.Xil/Vivado-25632-DESKTOP-BQ730G3/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [D:/23221111/Data S2/Semester 2/System on Chip/Project/tutorial 1/tutorial 1.runs/impl_1/.Xil/Vivado-25632-DESKTOP-BQ730G3/dcp/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 472.676 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 472.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 472.676 ; gain = 262.527
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 834.293 ; gain = 361.617
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 13:54:45 2022...
