0.7
2020.2
Oct 14 2022
05:07:14
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb3.sv,1681704697,systemVerilog,,,,test_tb3,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb4.sv,1681765258,systemVerilog,,,,test_tb4,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv,1681765502,systemVerilog,,/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/nfsr_test.sv,,nfsr,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv,1681662928,systemVerilog,,/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main.sv,,custom_uart_tx,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main.sv,1681666620,systemVerilog,,/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv,,main,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/nfsr_test.sv,1681765791,systemVerilog,,/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb3.sv,,nfsr_test,,uvm,,,,,,
/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/test_tb2.sv,1681607730,systemVerilog,,,,test_tb2,,uvm,,,,,,
