memory-map:
  name: reg1
  description: register rwro async test
  comment: A simple register
  bus: wb-32-be
  x-wbgen:
    hdl_entity: reg1
  children:
  - reg:
      name: R1
      description: Register 1
      comment: Register 1 has two fields
      width: 32
      access: rw
      address: 0x0
      children:
      - field:
          name: reset
          description: Reset bit
          comment: 1 to reset
          range: 2-0
          x-wbgen:
            access_bus: READ_WRITE
            access_dev: READ_ONLY
            clock: clk1
            type: SLV
