Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/tanyifan/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 7cfd47e1963542779af7e786a88e4a5b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv" Line 23. Module mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv" Line 44. Module datapath has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 23. Module flopr(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 38. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 47. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 38. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 54. Module mux2(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 54. Module mux2(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 54. Module mux2(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 64. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 54. Module mux2(W=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 54. Module mux2(W=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 54. Module mux2(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 54. Module mux2(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 91. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" Line 54. Module mux2(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/alu.sv" Line 23. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv" Line 83. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv" Line 104. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv" Line 134. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv" Line 161. Module shiftdec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv" Line 181. Module jrdoc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsmem.sv" Line 22. Module imem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsmem.sv" Line 30. Module dmem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopr(W=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(W=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(W=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.shiftdec
Compiling module xil_defaultlib.jrdoc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 108. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 118. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
