{
  "memspec": {
    "memarchitecturespec": {
      "nbrOfColumns": 1024,
      "nbrOfRows": 65536,
      "width": 8,
      "burstLength": 8,
      "dataRate": 2,
      "nbrOfBankGroups": 2,
      "nbrOfBanks": 16,
      "nbrOfRanks": 1,
      "nbrOfDevices": 1
    },
    "memoryId": "ddr4",
    "memoryType": "DDR4",
    "mempowerspec": {
      "idd0": 56.25e-3,
      "idd2n": 33.75e-3,
      "idd2p": 17.0e-3,
      "idd3n": 39.5e-3,
      "idd3p": 22.5e-3,
      "idd4r": 157.5e-3,
      "idd4w": 135.0e-3,
      "idd5B": 118.0e-3,
      "idd6n": 20.25e-3,
      "vdd": 1.2
    },
    "memtimingspec": {
      "refreshMode": 1,
      "AL": 0,
      "RAS": 10,
      "RP": 10,
      "RFC1": 25,
      "RTP": 5,
      "RCD": 13,
      "WL": 5,
      "WR": 5,
      "clk": 1300e6
    },
    "bankwisespec":{
      "factRho":0.5
    },
    "prepostamble":{
      "read_zeroes": 2.5,
      "write_zeroes": 2.5,
      "read_ones": 2.5,
      "write_ones": 2.5,
      "read_zeroes_to_ones": 2,
      "write_zeroes_to_ones": 2,
      "read_ones_to_zeroes": 2,
      "write_ones_to_zeroes": 2,
      "readMinTccd": 3,
      "writeMinTccd": 3
    }
  }
}


