<html><head><title>Release Notes</title><link rel="stylesheet" type="text/css" href="../styles/main.css"><script language=JavaScript src="../javascript/main.js"></script></head><body class="FramedContentPage" onLoad="NDOnLoad()"><script language=JavaScript><!--
if (browserType) {document.write("<div class=" + browserType + ">");if (browserVer) {document.write("<div class=" + browserVer + ">"); }}// --></script>

<!--  Generated by Natural Docs, version Development Release 01-12-2008 (1.35 base) -->
<!--  http://www.naturaldocs.org  -->

<!-- saved from url=(0026)http://www.naturaldocs.org --> 








 <!--TOP - START OF CONTENT-->
<div id=Content>


 <!--CONTENT index=0 -->
<div class="CSection"><div class=CTopic id=MainTopic><h1 class=CTitle><a name="Release_Notes" href="../../../release-notes.txt">Release Notes</a></h1><div class=CBody>

<!--START_ND_SUMMARY index=0-->
<div class=Summary><div class=STitle>Summary</div><div class=SBorder><table border=0 cellspacing=0 cellpadding=0 class=STable>
  <!-- index=0 -->

<tr class="SMain"><td colspan=2 class=SEntry><a href="#Release_Notes" >Release Notes</a></td></tr>
<tr class=SMain><td colspan=2 class=SWideDescription></td></tr>
  <!-- index=1 -->

<tr class="SGeneric SIndent1"><td class=SEntry><a href="#uvm_register-2.0_May_7,2010" >uvm_register-2.<span class=HB> </span>0 May 7, 2010</a></td><td class=SDescription>*** New Features</td></tr>
  <!-- index=2 -->

<tr class="SGeneric SIndent1 SMarked"><td class=SEntry><a href="#uvm_register-2.0beta2_March_2,2010" >uvm_register-2.<span class=HB> </span>0beta2 March 2, 2010</a></td><td class=SDescription>uvm_broadcast_register.svh uvm_indirect_register.svh</td></tr>
  <!-- index=3 -->

<tr class="SGeneric SIndent1"><td class=SEntry><a href="#uvm_register-1.0" >uvm_register-1.0</a></td><td class=SDescription>Formalizes the existing, field tested final beta8.</td></tr>
  <!-- index=4 -->

<tr class="SGeneric SIndent1 SMarked"><td class=SEntry><a href="#uvm_register-1.0_Beta_8_June_29,2009" >uvm_register-1.<span class=HB> </span>0 Beta 8 June 29, 2009</a></td><td class=SDescription></td></tr>
  <!-- index=5 -->

<tr class="SGeneric SIndent1 SMarked"><td class=SEntry><a href="#uvm_register-1.0_Beta_7_March_26,2009" >uvm_register-1.<span class=HB> </span>0 Beta 7 March 26, 2009</a></td><td class=SDescription>Adds support for backdoor access, an id register implementation and a modal register implementation.</td></tr>
  <!-- index=6 -->

<tr class="SGeneric SIndent1"><td class=SEntry><a href="#uvm_register-1.0_Beta_6_January_16,2009" >uvm_register-1.<span class=HB> </span>0 Beta 6 January 16, 2009</a></td><td class=SDescription>Added additional examples. </td></tr>
  <!-- index=7 -->

<tr class="SGeneric SIndent1 SMarked"><td class=SEntry><a href="#uvm_register-1.0_Beta_5_December_22,2008" >uvm_register-1.<span class=HB> </span>0 Beta 5 December 22, 2008</a></td><td class=SDescription>General housecleaning. </td></tr></table></div></div><!--END_ND_SUMMARY--></div></div></div>




 <!--CONTENT index=1 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="uvm_register-2.0_May_7,2010" href="../../../release-notes.txt">uvm_register-2.<span class=HB> </span>0 May 7, 2010</a></h3><div class=CBody><p>*** New Features</p><ul><li>Added built-in tests.</li><li>register_alias - write one register, read all</li><li>power_on_reset - read all registers, check against reset value</li><li>walking_zeros  - write walking zeros, read back, compare</li><li>walking_ones   - write walking ones, read back, compare</li><li>write_read     - do a write then a read</li><li>Ported to NCSim.</li></ul><p>Certain SystemVerilog features and capabilities are re-implemented for NCSIM.&nbsp; Those changes are wrapped with `ifdef NCV.&nbsp; You can run Questa with those turned on if you like: vlog +define+NCV ...</p><p>Due to the port to NCSim, any function that returned a list had to be changed to return the list as an output argument to the function.&nbsp; For example, peek_bytes() changed from</p><p>function bytearray_t peek_bytes( address_t address, int       nbytes);</p><p>to function void peek_bytes( output bytearray_t ba, address_t   address, int         nbytes);</p><p>Another example is get_register_array(), which changed from</p><p>virtual function register_list_t get_register_array();</p><p>to virtual function void get_register_array( output register_list_t register_array);</p><ul><li>Added UNPREDICTABLEMASK.</li><li>Added compare_read_only_bits for selective inclusion or exlusion of read-only bits in the compare.</li><li>Added mapped_register_container (replaces uvm_register_map_base) You can now add a register file to another register file (in addition to all previous behavior)</li><li>&rsquo;resetvalue&rsquo; in register constructor is now deprecated.</li><li>Note: uvm_register 2.0 changes the inheritance hierarchy of the registers.&nbsp; This causes a backward compatibility issue.&nbsp; In your register definition files (regdef.sv), you need to change the uvm_component &ldquo;parent&rdquo; to uvm_named_object:</li></ul><p>function new(string name, uvm_component parent); ... endfunction</p><p>should change to function new(string name, uvm_named_object parent); ... endfunction</p><p>Furthermore, a register used to be an uvm_transaction.&nbsp; Now it is an &lsquo;uvm_named_object&rsquo; - it has hierarchy, and a parent, but it doesn&rsquo;t have phasing and other uvm_component attributes.</p><p>Register maps and register files are also uvm_named_objects.</p><p>The main reason to change to uvm_named_objects was to make it much easier to copy and clone registers and register maps.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry><a name="Since_the_register_maps_are_no_longer_uvm_components"></a>Since the register maps are no longer uvm_components</td><td class=CDLDescription>they are uvm_named_objects, then do not have any phasing.&nbsp; That means no build() function will be called automatically.&nbsp; We recommend you change the build() function name to build_maps().&nbsp; After you create a register map, call it&rsquo;s build_maps() function.</td></tr></table><p>Bug Fixes</p><ul><li>Enhanced bus_read_bv() error message.</li><li>Set a register initial values to its reset value automatically.</li></ul></div></div></div>




 <!--CONTENT index=2 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="uvm_register-2.0beta2_March_2,2010" href="../../../release-notes.txt">uvm_register-2.<span class=HB> </span>0beta2 March 2, 2010</a></h3><div class=CBody><h4 class=CHeading>New files</h4><p>uvm_broadcast_register.svh uvm_indirect_register.svh</p><p>Updated examples 11_masking_notification</p><h4 class=CHeading>New examples</h4><p>14_register_map_lookup 15_backdoor 16_apb_zin 17_broadcast_registers 18_ap_notification 19_constraints 20_simple_indirect</p><h4 class=CHeading>Adds support for</h4><ul><li>Hierarchical address maps</li><li>Register alias names</li><li>Add a register file into a register file.</li></ul><h4 class=CHeading>Compatibility Issues</h4><p>New Register Inheritance In register definitions, the register parent used to be &lsquo;uvm_component&rsquo;.&nbsp; It is now &lsquo;uvm_named_object&rsquo;.&nbsp; You must change the register construction definition:</p><h4 class=CHeading>Old</h4><p>&lt;   function new(string name, uvm_component p); New:</p><blockquote><pre>function new(string name, uvm_named_object p);</pre></blockquote><p>Lightweight analysis ports</p><p>Constructor arguments.&nbsp; Creating registers using the factory.</p><p>reset() uses poke() now instead of write().</p><p>ReadOnly bits can be updated by the shadow</p><h4 class=CHeading>Versions supported</h4><ul><li>Tested on Questa 6.4[a,b,c,d,e] and 6.5[a,b].</li><li>Tested on Windows and Linux.</li><li>Tested with UVM 2.0, UVM 2.0.1 and UVM 2.0.2.</li></ul><h4 class=CHeading>Changes in 2.0 beta 2</h4><p>bus_read_bv() message changed to be more informative.</p></div></div></div>




 <!--CONTENT index=3 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="uvm_register-1.0" href="../../../release-notes.txt">uvm_register-1.0</a></h3><div class=CBody><p>Formalizes the existing, field tested final beta8.</p><p>Release: January 25, 2010</p><h4 class=CHeading>Versions supported</h4><ul><li>Tested on Questa 6.4f, 6.5{a,b,c,d} and 6.6.</li><li>Tested on Windows and Linux.</li><li>Tested with UVM 2.0.1, 2.0.3 and UVM 2.1.</li></ul></div></div></div>




 <!--CONTENT index=4 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="uvm_register-1.0_Beta_8_June_29,2009" href="../../../release-notes.txt">uvm_register-1.<span class=HB> </span>0 Beta 8 June 29, 2009</a></h3><div class=CBody><h4 class=CHeading>New files</h4><ul><li>src/uvm_coherent_register.svh</li><li>src/uvm_fifo_register.svh</li><li>src/uvm_memory.svh</li><li>src/uvm_register_macros.svh</li></ul><h4 class=CHeading>Adds support for</h4><ul><li>coherent registers</li><li>fifo registers</li><li>semaphore locking</li><li>simple memory interface</li><li>field access &ldquo;by name&rdquo;</li></ul><p>Extends support for various field and register permissions and usages.&nbsp; For example a field can now have &ldquo;RW&rdquo; permission when accessed from one bus, and &ldquo;RO&rdquo; permission when accessed from another bus.</p><ul><li>Added support for simple memory api (See 09_memory_simple).</li><li>Added support for coherent registers (See 10_coherent_registers).</li><li>Added support for more access policies and for register permissions based on address.&nbsp; (11_masking_notification)</li><li>Added support for fifo registers (12_fifo_registers).</li><li>Added support for &ldquo;by name&rdquo; access to fields (13_field_by_name).</li><li>NO API changes which break backward compatibility.</li></ul><h4 class=CHeading>Versions supported</h4><ul><li>Tested on Questa 6.4a, 6.4b, 6.4c and 6.5.</li><li>Tested on Windows and Linux.</li><li>Tested with UVM 2.0 and UVM 2.0.1.</li></ul><h4 class=CHeading>New in 1.0 Beta 8</h4><ul><li>Coherent register types</li><li>FIFO register types</li><li>Simple Semaphore locking on registers</li><li>Field Access By Name</li><li>Simple Memory API.&nbsp; Memory functionality will be expanded in a future release with backward compatible API.</li><li>Assigning register access policy based on address.&nbsp; Adds support for registers which have one kind of permission when they are accessed via bus 1, and another kind of permission when they are accessed via bus 2.&nbsp; For example, regA is RW on the AHB bus, but RO on the I2C bus.</li></ul><h4 class=CHeading>Changes in 1.0 beta 8</h4><ul><li>Enhanced field and register access policies.&nbsp; The complete list is now RW, RO, WO, Clear-on-Read, Set-on-Read, Write-Zero-to-Set and Write-One-to-Clear.</li></ul></div></div></div>




 <!--CONTENT index=5 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="uvm_register-1.0_Beta_7_March_26,2009" href="../../../release-notes.txt">uvm_register-1.<span class=HB> </span>0 Beta 7 March 26, 2009</a></h3><div class=CBody><p>Adds support for backdoor access, an id register implementation and a modal register implementation.</p><ul><li>Added support for library backdoor access and test (05_backdoor_simple).</li><li>Added example &lsquo;id_register&rsquo; implementation and test (06_id_registers).</li><li>Added a modal register implementation and test (08_register_field_modes)</li><li>Normalized some API function names.</li><li>NO API changes.</li><li>Tested on Questa 6.4a, 6.4b, 6.4c and 6.5.</li><li>Tested on Windows and Linux.</li><li>Tested with UVM 2.0 and UVM 2.0.1.</li></ul><h4 class=CHeading>New in 1.0 Beta 7</h4><ul><li>Added backdoor access support via a C implementation.&nbsp; If you want to use backdoor access, then you must compile the DPI C code.&nbsp; (Pre-compiled libraries for linux, linux_x86_64 and cygwin are shipped with the library) (There is a makefile provided, but you may need to modify to suit).</li></ul><blockquote><pre>vlog +incdir+$(UVM_HOME)/src+$(UVM_REGISTER_HOME)/src \
  +define+BACKDOOR_DPI \
  $(UVM_REGISTER_HOME)/src/uvm_register_pkg.sv</pre></blockquote><ul><li>Added new examples</li></ul><h4 class=CHeading>05_backdoor_simple</h4><p>05_backdoor_simple is a simple example of using the shadow register to write directly to an HDL path name.&nbsp; (via the PLI - a backdoor into the design).</p><h4 class=CHeading>06_id_register</h4><p>06_id_register is an example of a special functionality in a register - an ID register.&nbsp; This ID register is not a general purpose register, but is provided to use as is or as a demonstration of how to create your own special purpose register functionality.&nbsp; See uvm_id_register.svh</p><h4 class=CHeading>08_register_field_modes</h4><p>08_register_field_modes is an example of a special functionality in a register - a modal register.&nbsp; This modal register is a register whose field representation changes depending on which mode it is in.&nbsp; It is provided as a demonstration of using modes.&nbsp; It is expected that most modal registers are customer specific, and so this modal register and example serves as a template for customization.</p><h4 class=CHeading>Changes in 1.0 beta 7</h4><ul><li>Changed uvm_register-1.0beta7/src/uvm_register.svh</li></ul><p>Added backdoor access support.</p><p>Normalized names.&nbsp; Raw access is peek_*() or poke_*().&nbsp; Masked access is read_data32() or write_data32() (set_data32() still exists but is deprecated in favor of peek_data32())</p><p>Added get_byte_array_no_masking().</p><p>Cleaned up error messaging.</p><ul><li>Added uvm_register-1.0beta7/src/uvm_register_dpi.c and   uvm_register-1.0beta7/src/uvm_register_dpi.svh</li></ul><p>Backdoor implementation.</p><ul><li>Changed uvm_register-1.0beta7/src/uvm_register_env_pkg.svh</li></ul><p>Message printing fixed.</p></div></div></div>




 <!--CONTENT index=6 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="uvm_register-1.0_Beta_6_January_16,2009" href="../../../release-notes.txt">uvm_register-1.<span class=HB> </span>0 Beta 6 January 16, 2009</a></h3><div class=CBody><p>Added additional examples.&nbsp; Instrumented library with MACROS.&nbsp; NO API changes.</p><ul><li>Tested on Questa 6.4a, 6.4b, 6.4c and 6.5 Beta.</li><li>Tested on Windows and Linux.</li><li>Tested with UVM 2.0 and UVM 2.0.1.</li></ul><h4 class=CHeading>New in 1.0 Beta 6</h4><p>Added new examples 02_register_transactions 03_layered_sequences 04_simple_bus</p><p>01_bus_transactions contains new sequences and interesting constraints.&nbsp; All register fields can be random in this example.</p><p>02_register_transactions is simple example that builds a driver and a sequencer for register transactions.&nbsp; Register sequence is started, and the register driver prints them.</p><p>03_layered_register_sequences is a simple example that builds a layer of register transactions over bus transactions.&nbsp; The register transactions generated from the automatic test are converted into bus specific transactions.</p><p>04_simple_bus is a simple example that shows a bus with an OVC-style component integrated to a register test.</p><h4 class=CHeading>Changes in 1.0 beta 6</h4><h4 class=CHeading>Library components changes</h4><p>Added factory registration for all library components.&nbsp; Added field automation.</p><ul><li>Changed auto test default sequence name from register_sequence_all_registers_REQ_RSP to register_sequence_all_registers#(REQ, RSP)</li><li>uvm_register.svh: Removed &lsquo;class uvm_register_monitor&rsquo; (not used)</li><li>uvm_register_agent_pkg.svh: Changed the name of uvm_register_scoreboard to uvm_register_monitor.</li><li>uvm_register_env_pkg.svh: Instantiated a register_bus_monitor to publish register transactions to the built in scoreboard.</li></ul><p>Copyrights adjusted from 2008 to 2009.&nbsp; Changed base type of uvm_register_bus_driver from uvm_threaded_component to uvm_component.&nbsp; Changed base type of uvm_register_auto_test from uvm_threaded_component to uvm_component.</p></div></div></div>




 <!--CONTENT index=7 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="uvm_register-1.0_Beta_5_December_22,2008" href="../../../release-notes.txt">uvm_register-1.<span class=HB> </span>0 Beta 5 December 22, 2008</a></h3><div class=CBody><p>General housecleaning.&nbsp; Added NaturalDocs automated documentation generation.</p><ul><li>Tested on Questa 6.4, 6.4a, 6.4b, 6.4c and 6.5 Beta 1.</li><li>Tested on Windows and Linux.</li><li>Tested with UVM 2.0 and UVM 2.0.1.</li></ul><p>Package name changed to &lsquo;uvm_register_pkg&rsquo;.&nbsp; Use it as import uvm_register_pkg::*;</p><p>Added Natural Docs comments to allow HTML documentation generation.</p><h4 class=CHeading>Future development plans (suggestions/priority welcome)</h4><p>1) Example register verification on an XBUS OVC.&nbsp; 2) Backdoor access.&nbsp; 3) Auto-generation of SystemVerilog register definitions from a standard format.&nbsp; 4) Memory support.</p></div></div></div>

</div><!--Content-->



<!--START_ND_TOOLTIPS-->
<!--END_ND_TOOLTIPS-->

<script language=JavaScript><!--
if (browserType) {if (browserVer) {document.write("</div>"); }document.write("</div>");}// --></script></body></html>