Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/nolan/apps/xilinx/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto e8a8c07d4b4e40dfaf9741f616e5785c --debug typical --relax --mt 8 --include ../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav
