
---------- Begin Simulation Statistics ----------
final_tick                               70892825330500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53207                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793488                       # Number of bytes of host memory used
host_op_rate                                    85282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   187.94                       # Real time elapsed on the host
host_tick_rate                               13919275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002616                       # Number of seconds simulated
sim_ticks                                  2616054250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           23                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       617735                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18750                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       858327                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494798                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       617735                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       122937                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          936883                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38924                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2096                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14091089                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7117772                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18777                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1274006                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1182224                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5064347                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.164941                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.139084                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       826942     16.33%     16.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1864186     36.81%     53.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       416904      8.23%     61.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       188234      3.72%     65.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       139301      2.75%     67.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       164076      3.24%     71.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       138855      2.74%     73.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51843      1.02%     74.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1274006     25.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5064347                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523209                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523209                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2339240                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17541202                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           555462                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1519400                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          18998                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        789135                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3687016                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    72                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1408768                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    92                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              936883                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            843139                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4347127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3170                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10905155                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           37996                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179065                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       855925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533722                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.084284                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5222241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.401279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.552859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2427514     46.48%     46.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           138044      2.64%     49.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104271      2.00%     51.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           147502      2.82%     53.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181474      3.48%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           334868      6.41%     63.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           170603      3.27%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           194369      3.72%     70.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1523596     29.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5222241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734113                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1361881                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32432                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           775698                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.195548                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5090384                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1408768                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          139760                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3712674                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422742                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17210618                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3681616                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        30044                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16719387                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             90                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         46230                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          18998                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         47121                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          176                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       390251                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          251                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       103085                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        23643                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          251                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        27705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26924000                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16704016                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497724                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13400711                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.192610                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16710373                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28974638                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13055125                       # number of integer regfile writes
system.switch_cpus.ipc                       1.911283                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.911283                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99784      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10365362     61.88%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85847      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34526      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341193      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128698      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159898      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63476      0.38%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138758      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           41      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175497      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23008      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12790      0.08%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3410812     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1409882      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278335      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          383      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16749432                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1576554                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3132906                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539449                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1884410                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              195349                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011663                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          117095     59.94%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             59      0.03%     59.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3415      1.75%     61.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            18      0.01%     61.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1938      0.99%     62.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9999      5.12%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56485     28.91%     96.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1304      0.67%     97.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5036      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15268443                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35861149                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15164567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16508660                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17210603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16749432                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           15                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1182203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77602                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1717426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5222241                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.207327                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.254470                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       733121     14.04%     14.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       587347     11.25%     25.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       878372     16.82%     42.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       807303     15.46%     57.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       738730     14.15%     71.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       617620     11.83%     83.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       338300      6.48%     90.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       260972      5.00%     95.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260476      4.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5222241                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.201290                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              843167                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       388752                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       290766                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3712674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6710893                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5232088                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          216927                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         125326                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           870692                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         465469                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2725                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54784161                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17430751                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22404834                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1983037                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1273395                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          18998                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2132581                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1680190                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2997284                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29937627                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4160027                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21000924                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34579709                       # The number of ROB writes
system.switch_cpus.timesIdled                     152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50270                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             65                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                707                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2326                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2326                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           707                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       194816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       194816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  194816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3033                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3752500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16131000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2616054250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5489                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2875648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2911040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              87                       # Total snoops (count)
system.tol2bus.snoopTraffic                       704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25732     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     65      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44907000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38046000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            506498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          200                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22477                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22677                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          200                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22477                       # number of overall hits
system.l2.overall_hits::total                   22677                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          137                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2888                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3033                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          137                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2888                       # number of overall misses
system.l2.overall_misses::total                  3033                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10917500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    230407500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        241325000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10917500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    230407500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       241325000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25365                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25710                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25365                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25710                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.406528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.113858                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117970                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.406528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.113858                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117970                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79689.781022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79780.990305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79566.435872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79689.781022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79780.990305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79566.435872                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  11                       # number of writebacks
system.l2.writebacks::total                        11                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3025                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3025                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9547500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    201527500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    211075000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9547500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    201527500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    211075000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.406528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.113858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117658                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.406528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.113858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117658                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69689.781022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69780.990305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69776.859504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69689.781022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69780.990305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69776.859504                       # average overall mshr miss latency
system.l2.replacements                             87                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          214                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17556                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17556                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    182535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     182535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.116901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.116990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78543.674699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78476.139295                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    159295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.116901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.116890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68543.674699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68543.674699                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10917500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10917500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.406528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.410029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79689.781022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78543.165468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9547500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9547500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.406528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.404130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69689.781022                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69689.781022                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     47872000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47872000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.102826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84879.432624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84281.690141                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     42232000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42232000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.102826                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74879.432624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74879.432624                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2492.759903                       # Cycle average of tags in use
system.l2.tags.total_refs                         196                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        87                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.252874                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.440277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    96.857699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2385.461940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.291194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.304292                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2844                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.361694                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    103590                       # Number of tag accesses
system.l2.tags.data_accesses                   103590                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       184832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             194112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 11                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             48929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3351612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     70652969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74200296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        48929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3351612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3400541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         269108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               269108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         269108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            48929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3351612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     70652969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             74469404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6654                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         11                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       11                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30040500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                86703000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9940.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28690.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2184                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   11                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.797136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.922640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.062419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          291     34.73%     34.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          335     39.98%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49      5.85%     80.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      9.55%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      1.43%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.60%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.48%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.84%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55      6.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          838                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 193408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  193600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        73.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2544309000                       # Total gap between requests
system.mem_ctrls.avgGap                     838046.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       184640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3351612.452226478141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 70579576.092506498098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           11                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3907500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     82795500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28521.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28668.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2184840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1161270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8203860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     205904400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        192214260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        842671680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1252340310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.713433                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2188962750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    339981500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3798480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2018940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13373220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     205904400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        407456520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        661415520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1293967080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.625477                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1715871500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    813072750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2616044250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       842756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           842769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       842756                       # number of overall hits
system.cpu.icache.overall_hits::total          842769                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          383                       # number of overall misses
system.cpu.icache.overall_misses::total           385                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15546000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15546000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15546000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15546000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       843139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843154                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       843139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843154                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000454                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000457                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000454                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000457                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 40590.078329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40379.220779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 40590.078329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40379.220779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13541500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13541500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13541500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13541500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000400                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000400                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000400                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000400                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 40182.492582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40182.492582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 40182.492582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40182.492582                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       842756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          842769                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           385                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15546000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15546000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       843139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000457                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 40590.078329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40379.220779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13541500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13541500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000400                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000400                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 40182.492582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40182.492582                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               214                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            183.308411                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004257                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1686647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1686647                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4669524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4669525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4669524                       # number of overall hits
system.cpu.dcache.overall_hits::total         4669525                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26243                       # number of overall misses
system.cpu.dcache.overall_misses::total         26249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    548173996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    548173996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    548173996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    548173996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4695767                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4695774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4695767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4695774                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005590                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20888.389132                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20883.614462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20888.389132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20883.614462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2917                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               208                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.024038                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19562                       # number of writebacks
system.cpu.dcache.writebacks::total             19562                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          878                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25365                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    506581996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    506581996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    506581996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    506581996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005402                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19971.693120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19971.693120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19971.693120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19971.693120                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24346                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3290342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3290343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    130952500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    130952500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3296700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3296705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20596.492608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20583.542911                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    109325000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109325000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19931.631723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19931.631723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19885                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    417221496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    417221496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20981.719688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20979.609594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19880                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19880                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    397256996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    397256996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19982.746278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19982.746278                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892825330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.036602                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2271334                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.293929                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.036488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9416918                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9416918                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900541360000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69438                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797684                       # Number of bytes of host memory used
host_op_rate                                   111387                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   576.05                       # Real time elapsed on the host
host_tick_rate                               13394678                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007716                       # Number of seconds simulated
sim_ticks                                  7716029500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1878372                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59876                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2617623                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1533003                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1878372                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       345369                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2864816                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          121299                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7612                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42341291                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21547671                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59876                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3835292                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4413996                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14831807                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.245466                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.137615                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2127775     14.35%     14.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5576321     37.60%     51.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1217540      8.21%     60.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       589521      3.97%     64.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       449414      3.03%     67.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       477884      3.22%     70.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       419672      2.83%     73.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138388      0.93%     74.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3835292     25.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14831807                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.514402                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.514402                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6540459                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53825327                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1705590                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4743697                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          69163                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2361929                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11308420                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   244                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4533658                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   290                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2864816                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2626262                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12690472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11582                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               33331315                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          138326                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.185641                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2661173                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1654302                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.159875                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15420838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.555614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.560492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6798408     44.09%     44.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           448581      2.91%     46.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           305016      1.98%     48.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           449268      2.91%     51.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           561023      3.64%     55.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1020758      6.62%     62.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           506254      3.28%     65.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           613508      3.98%     69.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4718022     30.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15420838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8429330                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4301076                       # number of floating regfile writes
system.switch_cpus.idleCycles                   11221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       100736                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2370632                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.317279                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15825247                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4533658                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          520876                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11389351                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           39                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4586012                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52707475                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11291589                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       103813                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51192446                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         86242                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          69163                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         87189                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          453                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1167827                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          156                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          815                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       570123                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       371971                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          815                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81193483                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              51038508                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500201                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40613093                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.307304                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51161896                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88387013                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39525960                       # number of integer regfile writes
system.switch_cpus.ipc                       1.944005                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.944005                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       402262      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31470636     61.35%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259673      0.51%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104064      0.20%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023933      2.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387138      0.75%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482027      0.94%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189477      0.37%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       418709      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          137      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530122      1.03%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69588      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38863      0.08%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10271410     20.02%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4333319      8.45%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1044830      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206952      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51296264                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5224890                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10320345                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5042863                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6458677                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              689363                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013439                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          345152     50.07%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            404      0.06%     50.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10306      1.50%     51.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            79      0.01%     51.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            4      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         5654      0.82%     52.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29726      4.31%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         180127     26.13%     82.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32837      4.76%     87.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        76414     11.08%     98.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8660      1.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46358475                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108609518                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45995645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50820947                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52707254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51296264                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4571345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       227139                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          215                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5271045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15420838                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.326425                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.236750                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1843384     11.95%     11.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1709474     11.09%     23.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2561031     16.61%     39.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2493993     16.17%     55.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2216189     14.37%     70.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1905816     12.36%     82.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1070020      6.94%     89.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       798655      5.18%     94.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       822276      5.33%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15420838                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.324006                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2626262                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       997502                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       826684                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11389351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4586012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20779396                       # number of misc regfile reads
system.switch_cpus.numCycles                 15432059                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          646198                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         386774                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2669042                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1164565                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          6927                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166933895                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53396219                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68057076                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6103834                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3570723                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          69163                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5932601                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5864748                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9218365                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91421342                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12802457                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63434991                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105691049                       # The number of ROB writes
system.switch_cpus.timesIdled                     286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160863                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            245                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7716029500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                635                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          132                       # Transaction distribution
system.membus.trans_dist::CleanEvict               71                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1911                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           635                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       171392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       171392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  171392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2546                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3918500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13448750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7716029500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7716029500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7716029500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7716029500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          724                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       100992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9332096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9433088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             432                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80928                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003027                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  80683     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    245      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80928                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147326500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119464500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1282497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7716029500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          680                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        77270                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77950                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          680                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        77270                       # number of overall hits
system.l2.overall_hits::total                   77950                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          174                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2372                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2546                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          174                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2372                       # number of overall misses
system.l2.overall_misses::total                  2546                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     14266500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    178731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        192997500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     14266500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    178731000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       192997500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79642                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80496                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79642                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80496                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.203747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.029783                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031629                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.203747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.029783                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031629                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81991.379310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75350.337268                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75804.202671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81991.379310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75350.337268                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75804.202671                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 132                       # number of writebacks
system.l2.writebacks::total                       132                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    155011000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    167537500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    155011000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    167537500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.203747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.029783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031629                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.203747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.029783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031629                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71991.379310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65350.337268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65804.202671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71991.379310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65350.337268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65804.202671                       # average overall mshr miss latency
system.l2.replacements                            432                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        66171                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66171                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        66171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          724                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              724                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          724                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          724                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        59531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59531                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    142266500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     142266500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.031103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.031103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74446.101518                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74446.101518                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    123156500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    123156500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.031103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.031103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64446.101518                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64446.101518                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     14266500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14266500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.203747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.203747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81991.379310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81991.379310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.203747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.203747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71991.379310                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71991.379310                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     36464500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36464500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.025330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.025330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79098.698482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79098.698482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     31854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.025330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.025330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69098.698482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69098.698482                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7716029500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3508.879686                       # Cycle average of tags in use
system.l2.tags.total_refs                      210920                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.370659                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.499695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.693855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    78.833040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3411.853096                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.416486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.428330                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1648                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.636230                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    324407                       # Number of tag accesses
system.l2.tags.data_accesses                   324407                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7716029500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        11136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       151808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             162944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        11136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1443229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19674367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21117597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1443229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1443229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1094864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1094864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1094864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1443229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     19674367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22212460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016571302750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 80                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        132                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16537250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                63468500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6606.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25356.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2101                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      64                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    391.565012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.077039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.911798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          120     28.37%     28.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          117     27.66%     56.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      7.09%     63.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      5.67%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      3.78%     72.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.84%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.42%     76.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.65%     78.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           91     21.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          423                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1101.600000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    602.759540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1487.727226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1     20.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.976446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     20.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     40.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 160192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  162944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7754721000                       # Total gap between requests
system.mem_ctrls.avgGap                    2895713.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        11136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       149056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         5440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1443229.318913308904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 19317707.377868372947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 705025.816710524494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5364750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     58103750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  91177444250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30831.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24495.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 690738214.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1099560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               584430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7711200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     609108240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        303396180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2707463520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3629504070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.384940                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7035627750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    257660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    422741750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1020855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10160220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             302760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     609108240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        423435330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2606377920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3652325985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.342667                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6771459250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    257660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    686910250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10332073750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3468065                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3468078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3468065                       # number of overall hits
system.cpu.icache.overall_hits::total         3468078                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1338                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1336                       # number of overall misses
system.cpu.icache.overall_misses::total          1338                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     41962999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41962999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     41962999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41962999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3469401                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3469416                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3469401                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3469416                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000385                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000385                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000386                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31409.430389                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31362.480568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31409.430389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31362.480568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          938                       # number of writebacks
system.cpu.icache.writebacks::total               938                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          145                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          145                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1191                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     36278499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36278499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     36278499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36278499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000343                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30460.536524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30460.536524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30460.536524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30460.536524                       # average overall mshr miss latency
system.cpu.icache.replacements                    938                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3468065                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3468078                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1338                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     41962999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41962999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3469401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3469416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31409.430389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31362.480568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          145                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     36278499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36278499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30460.536524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30460.536524                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3469271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1193                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2908.022632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6940025                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6940025                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18892495                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18892496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18941008                       # number of overall hits
system.cpu.dcache.overall_hits::total        18941009                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106321                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109178                       # number of overall misses
system.cpu.dcache.overall_misses::total        109184                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1732484991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1732484991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1732484991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1732484991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18998810                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18998817                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19050186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19050193                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005731                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005731                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16295.771914                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16294.852296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15868.444110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15867.572089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7391                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          128                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               759                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.737813                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85733                       # number of writebacks
system.cpu.dcache.writebacks::total             85733                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3377                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3377                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105007                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1575977991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1575977991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1622559991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1622559991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15309.972906                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15309.972906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15451.922167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15451.922167                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103989                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13360701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13360702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        24969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    392291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    392291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13385670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13385675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15711.121791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15708.605294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    317546000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    317546000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14690.321984                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14690.321984                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1340193991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1340193991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16475.229157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16474.824101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1258431991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1258431991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15474.680787                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15474.680787                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        48513                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48513                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2863                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2863                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.055726                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.055726                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     46582000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     46582000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040272                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040272                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 22514.258096                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 22514.258096                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900541360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.148039                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19046022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.368231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.147648                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          483                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38205399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38205399                       # Number of data accesses

---------- End Simulation Statistics   ----------
