Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Jun 10 01:39:55 2016
| Host         : DESKTOP-8D0P93F running 64-bit major release  (build 9200)
| Command      : report_drc -file freq_serial_drc_opted.rpt
| Design       : freq_serial
| Device       : xc7z020clg484-1
| Speed File   : -1
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
109 out of 109 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: s_axi_FREQ_PERIPH_BUS_AWADDR[11:0], s_axi_FREQ_PERIPH_BUS_WDATA[31:0], s_axi_FREQ_PERIPH_BUS_WSTRB[3:0], s_axi_FREQ_PERIPH_BUS_ARADDR[11:0], s_axi_FREQ_PERIPH_BUS_RDATA[31:0], s_axi_FREQ_PERIPH_BUS_RRESP[1:0], s_axi_FREQ_PERIPH_BUS_BRESP[1:0], ap_clk, ap_rst_n, s_axi_FREQ_PERIPH_BUS_AWVALID, s_axi_FREQ_PERIPH_BUS_AWREADY, s_axi_FREQ_PERIPH_BUS_WVALID, s_axi_FREQ_PERIPH_BUS_WREADY, s_axi_FREQ_PERIPH_BUS_ARVALID, s_axi_FREQ_PERIPH_BUS_ARREADY (the first 15 of 20 listed).
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
109 out of 109 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: s_axi_FREQ_PERIPH_BUS_AWADDR[11:0], s_axi_FREQ_PERIPH_BUS_WDATA[31:0], s_axi_FREQ_PERIPH_BUS_WSTRB[3:0], s_axi_FREQ_PERIPH_BUS_ARADDR[11:0], s_axi_FREQ_PERIPH_BUS_RDATA[31:0], s_axi_FREQ_PERIPH_BUS_RRESP[1:0], s_axi_FREQ_PERIPH_BUS_BRESP[1:0], ap_clk, ap_rst_n, s_axi_FREQ_PERIPH_BUS_AWVALID, s_axi_FREQ_PERIPH_BUS_AWREADY, s_axi_FREQ_PERIPH_BUS_WVALID, s_axi_FREQ_PERIPH_BUS_WREADY, s_axi_FREQ_PERIPH_BUS_ARVALID, s_axi_FREQ_PERIPH_BUS_ARREADY (the first 15 of 20 listed).
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


