
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: Dispatch client connection id - 44115
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.371 ; gain = 88.961 ; free physical = 12030 ; free virtual = 24718
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/design_1_DPUCZDX8G_1_0.dcp' for cell 'design_1_i/DPUCZDX8G_1'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_2_0/design_1_DPUCZDX8G_2_0.dcp' for cell 'design_1_i/DPUCZDX8G_2'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.dcp' for cell 'design_1_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.dcp' for cell 'design_1_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1.dcp' for cell 'design_1_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0.dcp' for cell 'design_1_i/rst_clk_wiz_299M'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0.dcp' for cell 'design_1_i/rst_clk_wiz_599M'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_sfm_xrt_top_1_0/design_1_sfm_xrt_top_1_0.dcp' for cell 'design_1_i/sfm_xrt_top_1'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_3/design_1_m00_regslice_3.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_3/design_1_s01_regslice_3.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_2/design_1_m00_data_fifo_2.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_2/design_1_m00_regslice_2.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_2/design_1_s00_regslice_2.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_2/design_1_s01_regslice_2.dcp' for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3321.855 ; gain = 28.000 ; free physical = 10443 ; free virtual = 23131
INFO: [Netlist 29-17] Analyzing 11810 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 10 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:03:09 ; elapsed = 00:00:38 . Memory (MB): peak = 6364.449 ; gain = 1712.289 ; free physical = 7657 ; free virtual = 20355
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_2/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_2/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1_board.xdc] for cell 'design_1_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1_board.xdc] for cell 'design_1_i/proc_sys_reset_3/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1.xdc] for cell 'design_1_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1.xdc] for cell 'design_1_i/proc_sys_reset_3/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:57]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_299M/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_299M/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0.xdc] for cell 'design_1_i/rst_clk_wiz_299M/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_299M_0/design_1_rst_clk_wiz_299M_0.xdc] for cell 'design_1_i/rst_clk_wiz_299M/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_599M/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_599M/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0.xdc] for cell 'design_1_i/rst_clk_wiz_599M/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_599M_0/design_1_rst_clk_wiz_599M_0.xdc] for cell 'design_1_i/rst_clk_wiz_599M/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc] for cell 'design_1_i/DPUCZDX8G_1/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc] for cell 'design_1_i/DPUCZDX8G_1/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_2_0/src/timing_clocks.xdc] for cell 'design_1_i/DPUCZDX8G_2/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_2_0/src/timing_clocks.xdc] for cell 'design_1_i/DPUCZDX8G_2/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_2/design_1_s00_regslice_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_2/design_1_s00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_2/design_1_s00_regslice_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_2/design_1_s01_regslice_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_2/design_1_s01_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_2/design_1_s01_regslice_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_2/design_1_m00_data_fifo_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_2/design_1_m00_data_fifo_2_clocks.xdc:2]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_2/design_1_m00_data_fifo_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_2/design_1_m00_regslice_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_2/design_1_m00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_2/design_1_m00_regslice_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_clocks.xdc:2]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_3/design_1_s01_regslice_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_3/design_1_s01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_3/design_1_s01_regslice_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_clocks.xdc:2]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3_clocks.xdc:2]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_3/design_1_m00_data_fifo_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_3/design_1_m00_regslice_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_3/design_1_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_3/design_1_m00_regslice_3_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc/inst'
INFO: [Project 1-1714] 128 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 26 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8892 ; free virtual = 21591
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2325 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1428 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 23 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 343 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 26 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 485 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

53 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:06:14 ; elapsed = 00:03:08 . Memory (MB): peak = 6777.648 ; gain = 4965.645 ; free physical = 8896 ; free virtual = 21595
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/output/_user_impl_clk.xdc]
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 114664
   registers : 206146
   brams     : 514
   dsps      : 1428
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8880 ; free virtual = 21582

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17db72049

Time (s): cpu = 00:02:49 ; elapsed = 00:00:32 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 7873 ; free virtual = 20579

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary[0][1]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[0].pt_bk_rden[1][0]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[1].GenOnehot2BinaryPP8.bk_sel_binary[1][1]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[1].pt_bk_rden[1][1]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[2].GenOnehot2BinaryPP8.bk_sel_binary[2][1]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[2].pt_bk_rden[1][2]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[3].GenOnehot2BinaryPP8.bk_sel_binary[3][1]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[3].pt_bk_rden[1][3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[4].GenOnehot2BinaryPP8.bk_sel_binary[4][1]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[4].pt_bk_rden[1][4]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[6].GenOnehot2BinaryPP8.bk_sel_binary[6][1]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[6].pt_bk_rden[1][6]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/FSM_sequential_gen_dm_port_st_machines[0].curr_st[0]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/FSM_sequential_gen_dm_port_st_machines[0].curr_st[0]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_vld_bytes_num_th_1[15]_i_2 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].mode1_div_trans_cnt[9]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].mode1_div_trans_cnt[9]_i_3, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/FSM_sequential_gen_dm_port_st_machines[1].curr_st[0]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/FSM_sequential_gen_dm_port_st_machines[1].curr_st[0]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_vld_bytes_num_th_1[15]_i_2 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_div_trans_cnt[9]_i_1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_div_trans_cnt[9]_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/cs[0]_i_1__1 into driver instance design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/cs[0]_i_2__2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary[0][1]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[0].pt_bk_rden[1][0]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[1].GenOnehot2BinaryPP8.bk_sel_binary[1][1]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[1].pt_bk_rden[1][1]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[2].GenOnehot2BinaryPP8.bk_sel_binary[2][1]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[2].pt_bk_rden[1][2]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[3].GenOnehot2BinaryPP8.bk_sel_binary[3][1]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[3].pt_bk_rden[1][3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[4].GenOnehot2BinaryPP8.bk_sel_binary[4][1]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[4].pt_bk_rden[1][4]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/AssignBkSelBinary[6].GenOnehot2BinaryPP8.bk_sel_binary[6][1]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[1].AssignBk[6].pt_bk_rden[1][6]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/FSM_sequential_gen_dm_port_st_machines[0].curr_st[0]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/FSM_sequential_gen_dm_port_st_machines[0].curr_st[0]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_vld_bytes_num_th_1[15]_i_2 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].mode1_div_trans_cnt[9]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].mode1_div_trans_cnt[9]_i_3, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/FSM_sequential_gen_dm_port_st_machines[1].curr_st[0]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/FSM_sequential_gen_dm_port_st_machines[1].curr_st[0]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_vld_bytes_num_th_1[15]_i_2 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_div_trans_cnt[9]_i_1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_div_trans_cnt[9]_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/cs[0]_i_1__1 into driver instance design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/cs[0]_i_2__2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__1 into driver instance design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2__2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_1 into driver instance design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_2, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_1 into driver instance design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_2, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1 into driver instance design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__1 into driver instance design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2__1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_1 into driver instance design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2 into driver instance design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_0/flt_add_logic/flt_norm_and_round_logic/flt_lead_zero_encode/genblk4[0].MUX_0/OP_DEL/delay[0].A_Delay[0][0]_i_1__69 into driver instance design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_0/flt_add_logic/flt_norm_and_round_logic/flt_lead_zero_encode/genblk4[0].MUX_0/OP_DEL/delay[0].A_Delay[0][0]_i_3__9, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_0/flt_add_logic/flt_norm_and_round_logic/flt_shift_msb_first/genblk1[0].delay_shifted_a/delay[0].A_Delay[0][26]_i_1 into driver instance design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_0/flt_add_logic/flt_align_add/flt_addsub_logic/delay[0].A_Delay[0][18]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_1/flt_add_logic/flt_norm_and_round_logic/flt_lead_zero_encode/genblk4[0].MUX_0/OP_DEL/delay[0].A_Delay[0][0]_i_1__91 into driver instance design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_1/flt_add_logic/flt_norm_and_round_logic/flt_lead_zero_encode/genblk4[0].MUX_0/OP_DEL/delay[0].A_Delay[0][0]_i_3__15, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_1/flt_add_logic/flt_norm_and_round_logic/flt_shift_msb_first/genblk1[0].delay_shifted_a/delay[0].A_Delay[0][26]_i_1__0 into driver instance design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_1/flt_add_logic/flt_align_add/flt_addsub_logic/delay[0].A_Delay[0][18]_i_3__0, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_2/flt_add_logic/flt_norm_and_round_logic/flt_lead_zero_encode/genblk4[0].MUX_0/OP_DEL/delay[0].A_Delay[0][0]_i_1__113 into driver instance design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_2/flt_add_logic/flt_norm_and_round_logic/flt_lead_zero_encode/genblk4[0].MUX_0/OP_DEL/delay[0].A_Delay[0][0]_i_3__21, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_2/flt_add_logic/flt_norm_and_round_logic/flt_shift_msb_first/genblk1[0].delay_shifted_a/delay[0].A_Delay[0][26]_i_1__1 into driver instance design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_add_inst_2/flt_add_logic/flt_align_add/flt_addsub_logic/delay[0].A_Delay[0][18]_i_3__1, which resulted in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 412 inverter(s) to 7243 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11559c4b7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:23 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8589 ; free virtual = 21295
INFO: [Opt 31-389] Phase Retarget created 128 cells and removed 1189 cells
INFO: [Opt 31-1021] In phase Retarget, 312 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 1507f74f5

Time (s): cpu = 00:01:23 ; elapsed = 00:00:26 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8589 ; free virtual = 21295
INFO: [Opt 31-389] Phase Constant propagation created 974 cells and removed 2157 cells
INFO: [Opt 31-1021] In phase Constant propagation, 322 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: d0631257

Time (s): cpu = 00:01:35 ; elapsed = 00:00:38 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8590 ; free virtual = 21297
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3965 cells
INFO: [Opt 31-1021] In phase Sweep, 1153 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: d0631257

Time (s): cpu = 00:01:51 ; elapsed = 00:00:45 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8578 ; free virtual = 21285
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d49715f8

Time (s): cpu = 00:01:53 ; elapsed = 00:00:47 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8578 ; free virtual = 21285
INFO: [Opt 31-389] Phase Shift Register Optimization created 4 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 138ed4735

Time (s): cpu = 00:01:56 ; elapsed = 00:00:49 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8573 ; free virtual = 21280
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 401 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             128  |            1189  |                                            312  |
|  Constant propagation         |             974  |            2157  |                                            322  |
|  Sweep                        |               0  |            3965  |                                           1153  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               4  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            401  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.6 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8574 ; free virtual = 21282
Ending Logic Optimization Task | Checksum: ea4285c2

Time (s): cpu = 00:02:02 ; elapsed = 00:00:55 . Memory (MB): peak = 6777.648 ; gain = 0.000 ; free physical = 8573 ; free virtual = 21281

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 580 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 344 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 354 Total Ports: 1160
Ending PowerOpt Patch Enables Task | Checksum: b9ff6408

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 8084 ; free virtual = 20821
Ending Power Optimization Task | Checksum: b9ff6408

Time (s): cpu = 00:06:08 ; elapsed = 00:01:33 . Memory (MB): peak = 9313.262 ; gain = 2535.613 ; free physical = 8436 ; free virtual = 21174

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 10838ca6f

Time (s): cpu = 00:04:09 ; elapsed = 00:00:55 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 8508 ; free virtual = 21247
Ending Final Cleanup Task | Checksum: 10838ca6f

Time (s): cpu = 00:04:14 ; elapsed = 00:01:00 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 8509 ; free virtual = 21247

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 8509 ; free virtual = 21247
Ending Netlist Obfuscation Task | Checksum: 10838ca6f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 8509 ; free virtual = 21247
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:15:23 ; elapsed = 00:04:06 . Memory (MB): peak = 9313.262 ; gain = 2535.613 ; free physical = 8509 ; free virtual = 21247
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 8479 ; free virtual = 21218
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 50b42eb4

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 8479 ; free virtual = 21218
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 8479 ; free virtual = 21218

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d4325295

Time (s): cpu = 00:03:28 ; elapsed = 00:01:14 . Memory (MB): peak = 9313.262 ; gain = 0.000 ; free physical = 6820 ; free virtual = 19695

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 194980f14

Time (s): cpu = 00:07:43 ; elapsed = 00:02:52 . Memory (MB): peak = 9949.594 ; gain = 636.332 ; free physical = 6084 ; free virtual = 18963

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 194980f14

Time (s): cpu = 00:07:44 ; elapsed = 00:02:52 . Memory (MB): peak = 9949.594 ; gain = 636.332 ; free physical = 6084 ; free virtual = 18963
Phase 1 Placer Initialization | Checksum: 194980f14

Time (s): cpu = 00:07:45 ; elapsed = 00:02:53 . Memory (MB): peak = 9949.594 ; gain = 636.332 ; free physical = 6068 ; free virtual = 18946

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a0c4da38

Time (s): cpu = 00:14:22 ; elapsed = 00:05:17 . Memory (MB): peak = 10029.633 ; gain = 716.371 ; free physical = 5870 ; free virtual = 18759

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1e60293e2

Time (s): cpu = 00:14:30 ; elapsed = 00:05:25 . Memory (MB): peak = 10029.633 ; gain = 716.371 ; free physical = 5837 ; free virtual = 18726

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1488906a5

Time (s): cpu = 00:14:33 ; elapsed = 00:05:28 . Memory (MB): peak = 10029.633 ; gain = 716.371 ; free physical = 5832 ; free virtual = 18721

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1488906a5

Time (s): cpu = 00:14:39 ; elapsed = 00:05:32 . Memory (MB): peak = 10073.996 ; gain = 760.734 ; free physical = 5731 ; free virtual = 18673

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1b846ff1e

Time (s): cpu = 00:14:53 ; elapsed = 00:05:46 . Memory (MB): peak = 10073.996 ; gain = 760.734 ; free physical = 5540 ; free virtual = 18491

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 12531b289

Time (s): cpu = 00:15:28 ; elapsed = 00:05:58 . Memory (MB): peak = 10106.012 ; gain = 792.750 ; free physical = 5497 ; free virtual = 18445

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 12531b289

Time (s): cpu = 00:15:29 ; elapsed = 00:05:59 . Memory (MB): peak = 10106.012 ; gain = 792.750 ; free physical = 5495 ; free virtual = 18446
Phase 2.1.1 Partition Driven Placement | Checksum: 12531b289

Time (s): cpu = 00:15:30 ; elapsed = 00:06:00 . Memory (MB): peak = 10106.012 ; gain = 792.750 ; free physical = 5561 ; free virtual = 18512
Phase 2.1 Floorplanning | Checksum: 1d9055770

Time (s): cpu = 00:15:32 ; elapsed = 00:06:02 . Memory (MB): peak = 10106.012 ; gain = 792.750 ; free physical = 5561 ; free virtual = 18511

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d9055770

Time (s): cpu = 00:15:33 ; elapsed = 00:06:03 . Memory (MB): peak = 10106.012 ; gain = 792.750 ; free physical = 5561 ; free virtual = 18511

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19edb7672

Time (s): cpu = 00:15:35 ; elapsed = 00:06:05 . Memory (MB): peak = 10106.012 ; gain = 792.750 ; free physical = 5561 ; free virtual = 18512

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c8ff853f

Time (s): cpu = 00:22:28 ; elapsed = 00:09:09 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5544 ; free virtual = 18501

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 5575 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 16, two critical 0, total 16, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2429 nets or LUTs. Breaked 16 LUTs, combined 2413 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 782 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5525 ; free virtual = 18485
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/rst_n_r. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid. Replicated 13 times.
INFO: [Physopt 32-81] Processed net design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid. Replicated 11 times.
INFO: [Physopt 32-81] Processed net design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/rst_n_r. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 43 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 43 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.71 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5535 ; free virtual = 18495
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 36 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 36 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 2. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 36 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 2 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2. 14 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 53 nets or cells. Created 654 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5536 ; free virtual = 18498
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5534 ; free virtual = 18496
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5552 ; free virtual = 18514

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           16  |           2413  |                  2429  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  Very High Fanout                                 |           43  |              0  |                     4  |           0  |           1  |  00:00:04  |
|  DSP Register                                     |          654  |              0  |                    53  |           0  |           1  |  00:00:24  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          713  |           2413  |                  2487  |           0  |          10  |  00:00:37  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15630f3e8

Time (s): cpu = 00:23:42 ; elapsed = 00:10:11 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5519 ; free virtual = 18481
Phase 2.4 Global Placement Core | Checksum: 17daf8a07

Time (s): cpu = 00:24:55 ; elapsed = 00:10:49 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5513 ; free virtual = 18476
Phase 2 Global Placement | Checksum: 17daf8a07

Time (s): cpu = 00:24:56 ; elapsed = 00:10:50 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5654 ; free virtual = 18616

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16c0dde3b

Time (s): cpu = 00:25:33 ; elapsed = 00:11:03 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5611 ; free virtual = 18573

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17f242f62

Time (s): cpu = 00:26:11 ; elapsed = 00:11:20 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5583 ; free virtual = 18546

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1657892ae

Time (s): cpu = 00:29:01 ; elapsed = 00:12:03 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5403 ; free virtual = 18367

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1366bcbd2

Time (s): cpu = 00:29:03 ; elapsed = 00:12:05 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5398 ; free virtual = 18362

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1ecdab918

Time (s): cpu = 00:29:45 ; elapsed = 00:12:41 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5297 ; free virtual = 18261
Phase 3.3.3 Slice Area Swap | Checksum: 1ecdab918

Time (s): cpu = 00:29:48 ; elapsed = 00:12:43 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5297 ; free virtual = 18261
Phase 3.3 Small Shape DP | Checksum: 1c39e32e7

Time (s): cpu = 00:30:57 ; elapsed = 00:13:05 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5339 ; free virtual = 18306

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1bcc3d3d8

Time (s): cpu = 00:31:09 ; elapsed = 00:13:17 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5337 ; free virtual = 18372

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 180d76c1b

Time (s): cpu = 00:31:13 ; elapsed = 00:13:21 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5336 ; free virtual = 18371

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 184062d97

Time (s): cpu = 00:35:03 ; elapsed = 00:14:05 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5243 ; free virtual = 18318
Phase 3 Detail Placement | Checksum: 184062d97

Time (s): cpu = 00:35:05 ; elapsed = 00:14:07 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5242 ; free virtual = 18317

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a72d3dc8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.265 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1776bb605

Time (s): cpu = 00:01:03 ; elapsed = 00:00:10 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5079 ; free virtual = 18155
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1240a641d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:14 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5072 ; free virtual = 18148
Phase 4.1.1.1 BUFG Insertion | Checksum: a72d3dc8

Time (s): cpu = 00:42:26 ; elapsed = 00:16:04 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5083 ; free virtual = 18159

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.314. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: dabadc92

Time (s): cpu = 00:43:57 ; elapsed = 00:17:00 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5092 ; free virtual = 18169

Time (s): cpu = 00:43:57 ; elapsed = 00:17:00 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5092 ; free virtual = 18169
Phase 4.1 Post Commit Optimization | Checksum: dabadc92

Time (s): cpu = 00:43:59 ; elapsed = 00:17:03 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5091 ; free virtual = 18168
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5102 ; free virtual = 18179

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1456a44fa

Time (s): cpu = 00:44:20 ; elapsed = 00:17:19 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5106 ; free virtual = 18183

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              32x32|                8x8|
|___________|___________________|___________________|___________________|
|      South|                4x4|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|              16x16|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1456a44fa

Time (s): cpu = 00:44:23 ; elapsed = 00:17:22 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5110 ; free virtual = 18187
Phase 4.3 Placer Reporting | Checksum: 1456a44fa

Time (s): cpu = 00:44:25 ; elapsed = 00:17:24 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5109 ; free virtual = 18186

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5110 ; free virtual = 18187

Time (s): cpu = 00:44:25 ; elapsed = 00:17:25 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5110 ; free virtual = 18187
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 152fee796

Time (s): cpu = 00:44:28 ; elapsed = 00:17:27 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5110 ; free virtual = 18187
Ending Placer Task | Checksum: e0c36787

Time (s): cpu = 00:44:30 ; elapsed = 00:17:29 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5110 ; free virtual = 18187
INFO: [Common 17-83] Releasing license: Implementation
268 Infos, 25 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:44:50 ; elapsed = 00:17:40 . Memory (MB): peak = 10109.023 ; gain = 795.762 ; free physical = 5758 ; free virtual = 18835
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5755 ; free virtual = 18832
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:04:13 ; elapsed = 00:01:00 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5455 ; free virtual = 18532
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 25 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:18 ; elapsed = 00:01:06 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5455 ; free virtual = 18532
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 128 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 637bbdb7 ConstDB: 0 ShapeSum: 12984168 RouteDB: 6aaf6868
Nodegraph reading from file.  Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.64 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5303 ; free virtual = 18385
Post Restoration Checksum: NetGraph: 5af1d76b NumContArr: 838e01b0 Constraints: 28f62dc6 Timing: 0
Phase 1 Build RT Design | Checksum: 1077606e1

Time (s): cpu = 00:04:11 ; elapsed = 00:00:49 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5343 ; free virtual = 18428

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1077606e1

Time (s): cpu = 00:04:13 ; elapsed = 00:00:51 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5262 ; free virtual = 18347

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1077606e1

Time (s): cpu = 00:04:15 ; elapsed = 00:00:53 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5236 ; free virtual = 18321

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 10aa6d417

Time (s): cpu = 00:04:30 ; elapsed = 00:01:00 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 5209 ; free virtual = 18295

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 168fba125

Time (s): cpu = 00:07:16 ; elapsed = 00:01:44 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 4902 ; free virtual = 17988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.341  | TNS=0.000  | WHS=-0.432 | THS=-3784.131|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 145517677

Time (s): cpu = 00:16:34 ; elapsed = 00:03:52 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 4864 ; free virtual = 17953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.341  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 13656565b

Time (s): cpu = 00:16:36 ; elapsed = 00:03:53 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 4864 ; free virtual = 17953

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00101832 %
  Global Horizontal Routing Utilization  = 0.000745823 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 355007
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 327696
  Number of Partially Routed Nets     = 27311
  Number of Node Overlaps             = 135

Phase 2 Router Initialization | Checksum: 173b103a9

Time (s): cpu = 00:16:48 ; elapsed = 00:03:58 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 4864 ; free virtual = 17953

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 173b103a9

Time (s): cpu = 00:16:49 ; elapsed = 00:03:58 . Memory (MB): peak = 10109.023 ; gain = 0.000 ; free physical = 4864 ; free virtual = 17953
Phase 3 Initial Routing | Checksum: 21bb33d86

Time (s): cpu = 00:19:31 ; elapsed = 00:04:44 . Memory (MB): peak = 10160.020 ; gain = 50.996 ; free physical = 4755 ; free virtual = 17844

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      1.02|   16x16|      4.22|     4x4|      1.17|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.57|     8x8|      3.11|     4x4|      0.68|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.32|     4x4|      1.15|     4x4|      1.23|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.24|     8x8|      0.71|     4x4|      1.50|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X24Y118->INT_X31Y165 (PSS_ALTO_X0Y0->CLEL_R_X31Y165)
	INT_X24Y180->INT_X31Y187 (CLEM_X24Y180->CLEL_R_X31Y187)
	INT_X24Y156->INT_X31Y163 (PSS_ALTO_X0Y0->CLEL_R_X31Y163)
	INT_X24Y140->INT_X31Y147 (PSS_ALTO_X0Y0->CLEL_R_X31Y147)
	INT_X24Y132->INT_X31Y139 (PSS_ALTO_X0Y0->CLEL_R_X31Y139)
INFO: [Route 35-580] Design has 26 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===============================+===============================+===========================================================================================================================================================================================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                                                                                                                                                                                       |
+===============================+===============================+===========================================================================================================================================================================================================+
| clk_out2_design_1_clk_wiz_1_1 | clk_out2_design_1_clk_wiz_1_1 | design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[0].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[13]/D |
| clk_out2_design_1_clk_wiz_1_1 | clk_out2_design_1_clk_wiz_1_1 | design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[0].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[17]/D |
| clk_out2_design_1_clk_wiz_1_1 | clk_out2_design_1_clk_wiz_1_1 | design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[0].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[14]/D |
| clk_out2_design_1_clk_wiz_1_1 | clk_out2_design_1_clk_wiz_1_1 | design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[1].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[13]/D |
| clk_out2_design_1_clk_wiz_1_1 | clk_out2_design_1_clk_wiz_1_1 | design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[0].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[15]/D |
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 72781
 Number of Nodes with overlaps = 8609
 Number of Nodes with overlaps = 1230
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.094  | TNS=0.000  | WHS=-0.171 | THS=-182.039|

Phase 4.1 Global Iteration 0 | Checksum: 308f0fc1d

Time (s): cpu = 01:49:53 ; elapsed = 00:32:02 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4423 ; free virtual = 17522

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.094  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22dfa912a

Time (s): cpu = 01:53:00 ; elapsed = 00:33:18 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4467 ; free virtual = 17566

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.094  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26350944f

Time (s): cpu = 01:53:28 ; elapsed = 00:33:38 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4470 ; free virtual = 17569
Phase 4 Rip-up And Reroute | Checksum: 26350944f

Time (s): cpu = 01:53:29 ; elapsed = 00:33:39 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4470 ; free virtual = 17569

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 196405a3d

Time (s): cpu = 01:53:32 ; elapsed = 00:33:41 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4484 ; free virtual = 17583

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 196405a3d

Time (s): cpu = 01:53:33 ; elapsed = 00:33:42 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4484 ; free virtual = 17583
Phase 5 Delay and Skew Optimization | Checksum: 196405a3d

Time (s): cpu = 01:53:34 ; elapsed = 00:33:43 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4484 ; free virtual = 17583

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f562f3d6

Time (s): cpu = 01:56:13 ; elapsed = 00:34:25 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4472 ; free virtual = 17572
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.094  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10a63962b

Time (s): cpu = 01:56:16 ; elapsed = 00:34:27 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4472 ; free virtual = 17571
Phase 6 Post Hold Fix | Checksum: 10a63962b

Time (s): cpu = 01:56:17 ; elapsed = 00:34:28 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4472 ; free virtual = 17571

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 29.5987 %
  Global Horizontal Routing Utilization  = 30.3946 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10a63962b

Time (s): cpu = 01:56:23 ; elapsed = 00:34:31 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4463 ; free virtual = 17562

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10a63962b

Time (s): cpu = 01:56:25 ; elapsed = 00:34:33 . Memory (MB): peak = 10932.020 ; gain = 822.996 ; free physical = 4457 ; free virtual = 17557

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10a63962b

Time (s): cpu = 01:56:54 ; elapsed = 00:34:50 . Memory (MB): peak = 10948.027 ; gain = 839.004 ; free physical = 4392 ; free virtual = 17492

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 10a63962b

Time (s): cpu = 01:56:57 ; elapsed = 00:34:53 . Memory (MB): peak = 10948.027 ; gain = 839.004 ; free physical = 4390 ; free virtual = 17489

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.094  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 10a63962b

Time (s): cpu = 01:58:22 ; elapsed = 00:35:06 . Memory (MB): peak = 10948.027 ; gain = 839.004 ; free physical = 4404 ; free virtual = 17504
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:58:23 ; elapsed = 00:35:07 . Memory (MB): peak = 10948.027 ; gain = 839.004 ; free physical = 4878 ; free virtual = 17978

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
289 Infos, 25 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:58:54 ; elapsed = 00:35:22 . Memory (MB): peak = 10948.027 ; gain = 839.004 ; free physical = 4878 ; free virtual = 17978
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 10956.031 ; gain = 8.004 ; free physical = 4689 ; free virtual = 17789
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10956.031 ; gain = 0.000 ; free physical = 4695 ; free virtual = 17795
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10956.031 ; gain = 0.000 ; free physical = 4669 ; free virtual = 17769
WARNING: Unable to find metadata file: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/debug_ip_layout.rtd
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 10980.043 ; gain = 24.012 ; free physical = 3892 ; free virtual = 17722
INFO: [Common 17-1381] The checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:01 ; elapsed = 00:01:13 . Memory (MB): peak = 10980.043 ; gain = 24.012 ; free physical = 4407 ; free virtual = 17732
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:04:45 ; elapsed = 00:00:57 . Memory (MB): peak = 10980.043 ; gain = 0.000 ; free physical = 4006 ; free virtual = 17333
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[2].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
INFO: [Common 17-14] Message 'DRC AVAL-318' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2 input design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/cmd_par_m_inst/total_len_o_reg input design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/cmd_par_m_inst/total_len_o_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[0].dsp48_wrapper/DSP48E2_inst input design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[0].dsp48_wrapper/DSP48E2_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[0].dsp48_wrapper/DSP48E2_inst input design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[0].dsp48_wrapper/DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[0].dsp48_wrapper/DSP48E2_inst input design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[0].dsp48_wrapper/DSP48E2_inst/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[1].dsp48_wrapper/DSP48E2_inst input design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[1].dsp48_wrapper/DSP48E2_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[1].dsp48_wrapper/DSP48E2_inst input design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[1].dsp48_wrapper/DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[1].dsp48_wrapper/DSP48E2_inst input design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[1].dsp48_wrapper/DSP48E2_inst/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[2].dsp48_wrapper/DSP48E2_inst input design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[2].dsp48_wrapper/DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_ddr_reader/u_mult_hp0/u_dsp/GenDsp48E2.u_dsp48e2 output design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_ddr_reader/u_mult_hp0/u_dsp/GenDsp48E2.u_dsp48e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_ddr_reader/u_mult_hp0/u_dsp/GenDsp48E2.u_dsp48e2 output design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_ddr_reader/u_mult_hp0/u_dsp/GenDsp48E2.u_dsp48e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_save_top/u_save_fetch_param/mul_c_reg multiplier stage design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_save_top/u_save_fetch_param/mul_c_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_save_top/u_save_fetch_param/mul_c_reg multiplier stage design_1_i/DPUCZDX8G_2/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_save_top/u_save_fetch_param/mul_c_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/cmd_par_m_inst/total_len_o_reg multiplier stage design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/cmd_par_m_inst/total_len_o_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A5*A2)+((~A5)*A4)+((~A5)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A4*A6*A2*A3)+(A4*A6*A2*(~A3)*A5)+(A4*A6*(~A2)*A5)+(A4*(~A6)*A3)+(A4*(~A6)*(~A3)*A5)+((~A4)*A3)+((~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*A5*A3)+((~A4)*(~A5)*A1)+((~A4)*(~A5)*(~A1)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A1*A3)+((~A1)*A4)+((~A1)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*A5*A4)+((~A3)*(~A5)*A1)+((~A3)*(~A5)*(~A1)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+((~A5)*A4)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*A1*A4)+((~A5)*(~A1)*A3)+((~A5)*(~A1)*(~A3)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A2*A6*A1*A3)+(A2*A6*A1*(~A3)*A5)+(A2*A6*(~A1)*A5)+(A2*(~A6)*A3)+(A2*(~A6)*(~A3)*A5)+((~A2)*A3)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A3*A5)+((~A2)*(~A3)*A1)+((~A2)*(~A3)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A2)+((~A1)*A3*A2)+((~A1)*(~A3)*A5)+((~A1)*(~A3)*(~A5)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A6*A3*A2*A5)+(A6*A3*A2*(~A5)*A1)+(A6*A3*(~A2)*A1)+(A6*(~A3)*A5)+(A6*(~A3)*(~A5)*A1)+((~A6)*A5)+((~A6)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A1)+((~A3)*A5*A1)+((~A3)*(~A5)*A2)+((~A3)*(~A5)*(~A2)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A2*A5*A6*A3)+(A2*A5*A6*(~A3)*A1)+(A2*A5*(~A6)*A1)+(A2*(~A5)*A3)+(A2*(~A5)*(~A3)*A1)+((~A2)*A3)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A4)+((~A1)*A3*A4)+((~A1)*(~A3)*A2)+((~A1)*(~A3)*(~A2)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A2*A1)+((~A2)*A3)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A1)+((~A3)*A4*A1)+((~A3)*(~A4)*A2)+((~A3)*(~A4)*(~A2)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_EXP_ALL_ONE/sticky_input_inf_i18_out is a gated clock net sourced by a combinational pin design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_EXP_ALL_ONE/sticky_input_inf_i_reg_i_2/O, cell design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_EXP_ALL_ONE/sticky_input_inf_i_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/accum_overflow_i is a gated clock net sourced by a combinational pin design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/accum_overflow_i_reg_i_2/O, cell design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/accum_overflow_i_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/input_overflow_i is a gated clock net sourced by a combinational pin design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/input_overflow_i_reg_i_2/O, cell design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/input_overflow_i_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/sticky_input_nan_i__0 is a gated clock net sourced by a combinational pin design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/sticky_input_nan_i_reg_i_1/O, cell design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/flt_special_detect_A/delay_MANT_ALL_ZERO/sticky_input_nan_i_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Common 17-14] Message 'DRC REQP-1731' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 396 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 244 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[0].dsp48_wrapper/DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[1].dsp48_wrapper/DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[2].dsp48_wrapper/DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[0].dsp48_wrapper/DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[1].dsp48_wrapper/DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/sfm_xrt_top_1/inst/softmax_top_inst/softmax_calc_m_inst/fp_acc_inst/flt_accum/g_accum_split[2].dsp48_wrapper/DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1238 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
310 Infos, 312 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:04:23 ; elapsed = 00:01:28 . Memory (MB): peak = 11004.051 ; gain = 24.008 ; free physical = 3896 ; free virtual = 17255
source /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Fri May 19 14:48:05 2023...
