// Seed: 1857644638
module module_0 (
    input uwire id_0
    , id_5,
    output supply1 id_1,
    input wand id_2,
    output supply0 id_3
);
  always begin : LABEL_0
    if (1) id_5 <= -1;
    $unsigned(24);
    ;
  end
endmodule
module module_1 #(
    parameter id_7 = 32'd41,
    parameter id_8 = 32'd37
) (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input uwire _id_7,
    input tri0 _id_8,
    input supply1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri1 id_12
);
  wire [id_8 : -1 'h0] id_14;
  parameter id_15 = 1;
  wire id_16;
  logic [id_7 : -1] id_17;
  ;
  assign id_10 = id_15 - 1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_11,
      id_2
  );
  assign modCall_1.id_2 = 0;
  parameter id_18 = -1;
  parameter id_19 = id_15;
endmodule
