146. Printing statistics.

=== viterbi_top ===

   Number of wires:               2826
   Number of wire bits:           3347
   Number of public wires:          45
   Number of public wire bits:     462
   Number of ports:                 18
   Number of port bits:            362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2954
     $_ANDNOT_                    1044
     $_AND_                         39
     $_MUX_                        325
     $_NAND_                       172
     $_NOR_                        177
     $_NOT_                        202
     $_ORNOT_                      172
     $_OR_                         180
     $_XNOR_                       227
     $_XOR_                        299
     sky130_fd_sc_hd__dfrtp_2      116
     sky130_fd_sc_hd__dfstp_2        1

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\viterbi_top': 3074.198400
     of which used for sequential elements: 3074.198400 (100.00%)

