// See README.md for license details.

package cpu.core.components

import chisel3._

class RegFile extends Module {
  val io = IO(new Bundle {
    
  })
}
