Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep  8 09:31:14 2023
| Host         : ARGE-GF5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.976        0.000                      0                 8679        0.024        0.000                      0                 8663        3.000        0.000                       0                  4874  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_wiz/inst/clk_in1                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                                                                        {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              0.976        0.000                      0                 5842        0.024        0.000                      0                 5842        3.750        0.000                       0                  3498  
  clk_out2_clk_wiz_0                                                                             60.450        0.000                      0                 1655        0.059        0.000                      0                 1655       49.020        0.000                       0                   881  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.644        0.000                      0                  933        0.097        0.000                      0                  933       15.250        0.000                       0                   487  
sys_clk_pin                                                                                       8.794        0.000                      0                    3        0.122        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.574        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.733        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                1.698        0.000                      0                  130        0.316        0.000                      0                  130  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.005        0.000                      0                  100        0.316        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/sqout_gen_xpm/syncstages_ff_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/SDI_I_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.455ns (36.758%)  route 2.503ns (63.242%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.357ns = ( 1.643 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.821ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.707    -3.821    mcpdac_inst/wave_sel_port/sqout_gen_xpm/dest_clk
    SLICE_X72Y83         FDRE                                         r  mcpdac_inst/wave_sel_port/sqout_gen_xpm/syncstages_ff_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y83         FDRE (Prop_fdre_C_Q)         0.456    -3.365 r  mcpdac_inst/wave_sel_port/sqout_gen_xpm/syncstages_ff_reg[3][1]/Q
                         net (fo=1, routed)           0.861    -2.505    mcpdac_inst/wave_sel_port/triang_port/dest_out[1]
    SLICE_X72Y83         LUT6 (Prop_lut6_I0_O)        0.124    -2.381 r  mcpdac_inst/wave_sel_port/triang_port/spi_int_port_i_22/O
                         net (fo=1, routed)           0.426    -1.954    uart_spi_top_inst/uart_to_spi_port/SDI_I_i_9_0
    SLICE_X72Y83         LUT4 (Prop_lut4_I3_O)        0.124    -1.830 r  uart_spi_top_inst/uart_to_spi_port/spi_int_port_i_10/O
                         net (fo=1, routed)           0.776    -1.054    mcpdac_inst/spi_int_port/reg[14]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124    -0.930 r  mcpdac_inst/spi_int_port/SDI_I_i_9/O
                         net (fo=1, routed)           0.000    -0.930    mcpdac_inst/spi_int_port/SDI_I_i_9_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.713 r  mcpdac_inst/spi_int_port/SDI_I_reg_i_5/O
                         net (fo=1, routed)           0.000    -0.713    mcpdac_inst/spi_int_port/SDI_I_reg_i_5_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.619 r  mcpdac_inst/spi_int_port/SDI_I_reg_i_3/O
                         net (fo=1, routed)           0.440    -0.179    mcpdac_inst/spi_int_port/SDI_I_reg_i_3_n_0
    SLICE_X73Y88         LUT6 (Prop_lut6_I4_O)        0.316     0.137 r  mcpdac_inst/spi_int_port/SDI_I_i_1/O
                         net (fo=1, routed)           0.000     0.137    mcpdac_inst/spi_int_port/SDI_I_i_1_n_0
    SLICE_X73Y88         FDRE                                         r  mcpdac_inst/spi_int_port/SDI_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181     6.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -1.675 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -0.041    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.050 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.592     1.643    mcpdac_inst/spi_int_port/i_clk
    SLICE_X73Y88         FDRE                                         r  mcpdac_inst/spi_int_port/SDI_I_reg/C  (IS_INVERTED)
                         clock pessimism             -0.484     1.159    
                         clock uncertainty           -0.077     1.081    
    SLICE_X73Y88         FDRE (Setup_fdre_C_D)        0.032     1.113    mcpdac_inst/spi_int_port/SDI_I_reg
  -------------------------------------------------------------------
                         required time                          1.113    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/SDI_I_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.274ns  (logic 0.583ns (17.806%)  route 2.691ns (82.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.441ns = ( 6.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.816ns = ( 1.184 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.712     1.184    mcpdac_inst/spi_int_port/i_clk
    SLICE_X73Y88         FDRE                                         r  mcpdac_inst/spi_int_port/SDI_I_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDRE (Prop_fdre_C_Q)         0.459     1.643 r  mcpdac_inst/spi_int_port/SDI_I_reg/Q
                         net (fo=5, routed)           2.691     4.334    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.458 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.458    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data
    SLICE_X41Y68         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.508     6.559    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y68         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.572     5.986    
                         clock uncertainty           -0.077     5.909    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)        0.031     5.940    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.940    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.240ns  (logic 0.583ns (17.993%)  route 2.657ns (82.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 r  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          2.657     4.309    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y110        LUT6 (Prop_lut6_I4_O)        0.124     4.433 r  mcpdac_inst/spi_int_port/tmp_i_1/O
                         net (fo=1, routed)           0.000     4.433    mcpdac_inst/spi_int_port/tmp_i_1_n_0
    SLICE_X88Y110        FDCE                                         r  mcpdac_inst/spi_int_port/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X88Y110        FDCE                                         r  mcpdac_inst/spi_int_port/tmp_reg/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X88Y110        FDCE (Setup_fdce_C_D)        0.077     6.064    mcpdac_inst/spi_int_port/tmp_reg
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.512ns  (logic 0.459ns (18.271%)  route 2.053ns (81.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 r  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          2.053     3.705    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X86Y110        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y110        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[29]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y110        FDCE (Setup_fdce_C_CE)      -0.205     5.782    mcpdac_inst/spi_int_port/count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.512ns  (logic 0.459ns (18.271%)  route 2.053ns (81.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 r  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          2.053     3.705    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X86Y110        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y110        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[30]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y110        FDCE (Setup_fdce_C_CE)      -0.205     5.782    mcpdac_inst/spi_int_port/count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.512ns  (logic 0.459ns (18.271%)  route 2.053ns (81.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 r  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          2.053     3.705    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X86Y110        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y110        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[31]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y110        FDCE (Setup_fdce_C_CE)      -0.205     5.782    mcpdac_inst/spi_int_port/count_reg[31]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/SDI_I_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.557ns  (logic 0.459ns (17.950%)  route 2.098ns (82.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.443ns = ( 6.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.816ns = ( 1.184 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.712     1.184    mcpdac_inst/spi_int_port/i_clk
    SLICE_X73Y88         FDRE                                         r  mcpdac_inst/spi_int_port/SDI_I_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDRE (Prop_fdre_C_Q)         0.459     1.643 r  mcpdac_inst/spi_int_port/SDI_I_reg/Q
                         net (fo=5, routed)           2.098     3.741    u_ila_1/inst/ila_core_inst/probe0[0]
    SLICE_X38Y71         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.506     6.557    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X38Y71         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.572     5.984    
                         clock uncertainty           -0.077     5.907    
    SLICE_X38Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     5.863    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          5.863    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.362ns  (logic 0.459ns (19.429%)  route 1.903ns (80.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 r  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.903     3.555    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[25]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y109        FDCE (Setup_fdce_C_CE)      -0.205     5.782    mcpdac_inst/spi_int_port/count_reg[25]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.362ns  (logic 0.459ns (19.429%)  route 1.903ns (80.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 r  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.903     3.555    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[26]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y109        FDCE (Setup_fdce_C_CE)      -0.205     5.782    mcpdac_inst/spi_int_port/count_reg[26]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.362ns  (logic 0.459ns (19.429%)  route 1.903ns (80.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 r  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.903     3.555    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[27]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y109        FDCE (Setup_fdce_C_CE)      -0.205     5.782    mcpdac_inst/spi_int_port/count_reg[27]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  2.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.251ns (53.939%)  route 0.214ns (46.061%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.571    -0.791    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X36Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.650 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.214    -0.436    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/slaveRegDo_mux_4_reg[15][7]
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.391 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/slaveRegDo_mux_4[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.391    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/slaveRegDo_mux_4_reg[7]
    SLICE_X37Y49         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.326 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg_n_11
    SLICE_X37Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.912    -0.678    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X37Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/C
                         clock pessimism              0.223    -0.455    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105    -0.350    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.629%)  route 0.266ns (65.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=4, routed)           0.266    -0.395    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[22]
    SLICE_X47Y63         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.832    -0.758    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y63         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]/C
                         clock pessimism              0.223    -0.535    
    SLICE_X47Y63         FDRE (Hold_fdre_C_D)         0.066    -0.469    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.567    -0.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X41Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.099    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.839    -0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.028    -0.779    
    SLICE_X38Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.832%)  route 0.288ns (67.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=4, routed)           0.288    -0.372    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[26]
    SLICE_X48Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.836    -0.754    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                         clock pessimism              0.223    -0.531    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.078    -0.453    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.592%)  route 0.279ns (66.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=4, routed)           0.279    -0.382    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[22]
    SLICE_X43Y65         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.832    -0.758    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y65         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                         clock pessimism              0.223    -0.535    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.071    -0.464    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.480%)  route 0.189ns (53.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.635    -0.726    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X42Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.562 r  u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[7]/Q
                         net (fo=2, routed)           0.189    -0.373    u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg_n_0_[7]
    SLICE_X43Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.839    -0.751    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X43Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]/C
                         clock pessimism              0.223    -0.528    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.072    -0.456    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.152%)  route 0.284ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=4, routed)           0.284    -0.377    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[24]
    SLICE_X48Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.836    -0.754    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                         clock pessimism              0.223    -0.531    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.071    -0.460    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.566    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X43Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X42Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.837    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.026    -0.779    
    SLICE_X42Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.227ns (51.439%)  route 0.214ns (48.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.566    -0.796    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.668 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/Q
                         net (fo=26, routed)          0.214    -0.454    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_di_o[6]
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.099    -0.355 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[6]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.355    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[6]_i_1__3_n_0
    SLICE_X52Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.833    -0.757    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X52Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.223    -0.534    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.092    -0.442    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.187ns (40.782%)  route 0.272ns (59.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.564    -0.798    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X51Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.657 f  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.272    -0.385    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[1]
    SLICE_X53Y57         LUT4 (Prop_lut4_I3_O)        0.046    -0.339 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_i_1__3/O
                         net (fo=1, routed)           0.000    -0.339    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_i_1__3_n_0
    SLICE_X53Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.833    -0.757    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X53Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                         clock pessimism              0.223    -0.534    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.107    -0.427    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y58    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y58    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y58    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y58    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       60.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.450ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.208ns  (logic 20.349ns (51.901%)  route 18.859ns (48.099%))
  Logic Levels:           61  (CARRY4=45 LUT2=13 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.444ns = ( 96.556 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          1.157    17.136    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.373    17.509 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11/O
                         net (fo=1, routed)           0.000    17.509    mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.059 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.059    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.173    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    18.466 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_1/CO[0]
                         net (fo=13, routed)          1.204    19.670    mcpdac_inst/wave_sel_port/kare_port/square_freq0[7]
    SLICE_X68Y89         LUT3 (Prop_lut3_I0_O)        0.373    20.043 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7/O
                         net (fo=1, routed)           0.000    20.043    mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7_n_0
    SLICE_X68Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.593    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2_n_0
    SLICE_X68Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    20.886 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_1/CO[0]
                         net (fo=12, routed)          1.350    22.236    mcpdac_inst/wave_sel_port/kare_port/square_freq0[6]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.373    22.609 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9/O
                         net (fo=1, routed)           0.000    22.609    mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.010 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.010    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.124    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.417 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          1.040    24.457    mcpdac_inst/wave_sel_port/kare_port/square_freq0[5]
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.373    24.830 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12/O
                         net (fo=1, routed)           0.000    24.830    mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.380    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.494    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    25.787 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_1/CO[0]
                         net (fo=13, routed)          1.201    26.987    mcpdac_inst/wave_sel_port/kare_port/square_freq0[4]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.373    27.360 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[3]_i_12/O
                         net (fo=1, routed)           0.000    27.360    mcpdac_inst/wave_sel_port/kare_port/square_freq[3]_i_12_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.910 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.910    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_4_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.024 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.024    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_2_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    28.317 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_1/CO[0]
                         net (fo=13, routed)          1.051    29.368    mcpdac_inst/wave_sel_port/kare_port/square_freq0[3]
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.373    29.741 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[2]_i_12/O
                         net (fo=1, routed)           0.000    29.741    mcpdac_inst/wave_sel_port/kare_port/square_freq[2]_i_12_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.274 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.274    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_4_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.391 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.391    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_2_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    30.672 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_1/CO[0]
                         net (fo=13, routed)          1.452    32.123    mcpdac_inst/wave_sel_port/kare_port/square_freq0[2]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.367    32.490 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[1]_i_12/O
                         net (fo=1, routed)           0.000    32.490    mcpdac_inst/wave_sel_port/kare_port/square_freq[1]_i_12_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.023    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.140 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.140    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_2_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    33.421 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_1/CO[0]
                         net (fo=13, routed)          0.858    34.279    mcpdac_inst/wave_sel_port/kare_port/square_freq0[1]
    SLICE_X63Y83         LUT2 (Prop_lut2_I1_O)        0.367    34.646 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[0]_i_11/O
                         net (fo=1, routed)           0.000    34.646    mcpdac_inst/wave_sel_port/kare_port/square_freq[0]_i_11_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.178 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.178    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[0]_i_2_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.292 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.292    mcpdac_inst/wave_sel_port/kare_port/square_freq0[0]
    SLICE_X63Y84         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.505    96.556    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X63Y84         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[0]/C
                         clock pessimism             -0.500    96.056    
                         clock uncertainty           -0.115    95.940    
    SLICE_X63Y84         FDRE (Setup_fdre_C_D)       -0.198    95.742    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[0]
  -------------------------------------------------------------------
                         required time                         95.742    
                         arrival time                         -35.292    
  -------------------------------------------------------------------
                         slack                                 60.450    

Slack (MET) :             62.586ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.337ns  (logic 19.336ns (51.788%)  route 18.001ns (48.212%))
  Logic Levels:           58  (CARRY4=43 LUT2=12 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.443ns = ( 96.557 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          1.157    17.136    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.373    17.509 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11/O
                         net (fo=1, routed)           0.000    17.509    mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.059 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.059    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.173    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    18.466 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_1/CO[0]
                         net (fo=13, routed)          1.204    19.670    mcpdac_inst/wave_sel_port/kare_port/square_freq0[7]
    SLICE_X68Y89         LUT3 (Prop_lut3_I0_O)        0.373    20.043 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7/O
                         net (fo=1, routed)           0.000    20.043    mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7_n_0
    SLICE_X68Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.593    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2_n_0
    SLICE_X68Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    20.886 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_1/CO[0]
                         net (fo=12, routed)          1.350    22.236    mcpdac_inst/wave_sel_port/kare_port/square_freq0[6]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.373    22.609 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9/O
                         net (fo=1, routed)           0.000    22.609    mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.010 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.010    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.124    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.417 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          1.040    24.457    mcpdac_inst/wave_sel_port/kare_port/square_freq0[5]
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.373    24.830 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12/O
                         net (fo=1, routed)           0.000    24.830    mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.380    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.494    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    25.787 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_1/CO[0]
                         net (fo=13, routed)          1.201    26.987    mcpdac_inst/wave_sel_port/kare_port/square_freq0[4]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.373    27.360 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[3]_i_12/O
                         net (fo=1, routed)           0.000    27.360    mcpdac_inst/wave_sel_port/kare_port/square_freq[3]_i_12_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.910 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.910    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_4_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.024 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.024    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_2_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    28.317 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_1/CO[0]
                         net (fo=13, routed)          1.051    29.368    mcpdac_inst/wave_sel_port/kare_port/square_freq0[3]
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.373    29.741 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[2]_i_12/O
                         net (fo=1, routed)           0.000    29.741    mcpdac_inst/wave_sel_port/kare_port/square_freq[2]_i_12_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.274 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.274    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_4_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.391 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.391    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_2_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    30.672 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_1/CO[0]
                         net (fo=13, routed)          1.452    32.123    mcpdac_inst/wave_sel_port/kare_port/square_freq0[2]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.367    32.490 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[1]_i_12/O
                         net (fo=1, routed)           0.000    32.490    mcpdac_inst/wave_sel_port/kare_port/square_freq[1]_i_12_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.023    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.140 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.140    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_2_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    33.421 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]_i_1/CO[0]
                         net (fo=13, routed)          0.000    33.421    mcpdac_inst/wave_sel_port/kare_port/square_freq0[1]
    SLICE_X62Y85         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.506    96.557    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X62Y85         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]/C
                         clock pessimism             -0.500    96.057    
                         clock uncertainty           -0.115    95.941    
    SLICE_X62Y85         FDRE (Setup_fdre_C_D)        0.066    96.007    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[1]
  -------------------------------------------------------------------
                         required time                         96.007    
                         arrival time                         -33.421    
  -------------------------------------------------------------------
                         slack                                 62.586    

Slack (MET) :             65.338ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.587ns  (logic 18.038ns (52.152%)  route 16.549ns (47.848%))
  Logic Levels:           54  (CARRY4=40 LUT2=11 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 96.560 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          1.157    17.136    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.373    17.509 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11/O
                         net (fo=1, routed)           0.000    17.509    mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.059 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.059    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.173    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    18.466 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_1/CO[0]
                         net (fo=13, routed)          1.204    19.670    mcpdac_inst/wave_sel_port/kare_port/square_freq0[7]
    SLICE_X68Y89         LUT3 (Prop_lut3_I0_O)        0.373    20.043 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7/O
                         net (fo=1, routed)           0.000    20.043    mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7_n_0
    SLICE_X68Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.593    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2_n_0
    SLICE_X68Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    20.886 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_1/CO[0]
                         net (fo=12, routed)          1.350    22.236    mcpdac_inst/wave_sel_port/kare_port/square_freq0[6]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.373    22.609 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9/O
                         net (fo=1, routed)           0.000    22.609    mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.010 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.010    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.124    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.417 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          1.040    24.457    mcpdac_inst/wave_sel_port/kare_port/square_freq0[5]
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.373    24.830 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12/O
                         net (fo=1, routed)           0.000    24.830    mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.380    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.494    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    25.787 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_1/CO[0]
                         net (fo=13, routed)          1.201    26.987    mcpdac_inst/wave_sel_port/kare_port/square_freq0[4]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.373    27.360 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[3]_i_12/O
                         net (fo=1, routed)           0.000    27.360    mcpdac_inst/wave_sel_port/kare_port/square_freq[3]_i_12_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.910 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.910    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_4_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.024 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.024    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_2_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    28.317 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_1/CO[0]
                         net (fo=13, routed)          1.051    29.368    mcpdac_inst/wave_sel_port/kare_port/square_freq0[3]
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.373    29.741 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[2]_i_12/O
                         net (fo=1, routed)           0.000    29.741    mcpdac_inst/wave_sel_port/kare_port/square_freq[2]_i_12_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.274 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.274    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_4_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.391 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.391    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_2_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    30.672 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]_i_1/CO[0]
                         net (fo=13, routed)          0.000    30.672    mcpdac_inst/wave_sel_port/kare_port/square_freq0[2]
    SLICE_X62Y89         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.509    96.560    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X62Y89         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]/C
                         clock pessimism             -0.500    96.060    
                         clock uncertainty           -0.115    95.944    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.066    96.010    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[2]
  -------------------------------------------------------------------
                         required time                         96.010    
                         arrival time                         -30.672    
  -------------------------------------------------------------------
                         slack                                 65.338    

Slack (MET) :             67.644ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.233ns  (logic 16.734ns (51.916%)  route 15.499ns (48.084%))
  Logic Levels:           50  (CARRY4=37 LUT2=10 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 96.560 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          1.157    17.136    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.373    17.509 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11/O
                         net (fo=1, routed)           0.000    17.509    mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.059 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.059    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.173    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    18.466 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_1/CO[0]
                         net (fo=13, routed)          1.204    19.670    mcpdac_inst/wave_sel_port/kare_port/square_freq0[7]
    SLICE_X68Y89         LUT3 (Prop_lut3_I0_O)        0.373    20.043 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7/O
                         net (fo=1, routed)           0.000    20.043    mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7_n_0
    SLICE_X68Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.593    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2_n_0
    SLICE_X68Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    20.886 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_1/CO[0]
                         net (fo=12, routed)          1.350    22.236    mcpdac_inst/wave_sel_port/kare_port/square_freq0[6]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.373    22.609 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9/O
                         net (fo=1, routed)           0.000    22.609    mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.010 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.010    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.124    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.417 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          1.040    24.457    mcpdac_inst/wave_sel_port/kare_port/square_freq0[5]
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.373    24.830 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12/O
                         net (fo=1, routed)           0.000    24.830    mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.380    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.494    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    25.787 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_1/CO[0]
                         net (fo=13, routed)          1.201    26.987    mcpdac_inst/wave_sel_port/kare_port/square_freq0[4]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.373    27.360 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[3]_i_12/O
                         net (fo=1, routed)           0.000    27.360    mcpdac_inst/wave_sel_port/kare_port/square_freq[3]_i_12_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.910 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.910    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_4_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.024 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.024    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_2_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    28.317 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]_i_1/CO[0]
                         net (fo=13, routed)          0.000    28.317    mcpdac_inst/wave_sel_port/kare_port/square_freq0[3]
    SLICE_X63Y89         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.509    96.560    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X63Y89         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]/C
                         clock pessimism             -0.500    96.060    
                         clock uncertainty           -0.115    95.944    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)        0.017    95.961    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[3]
  -------------------------------------------------------------------
                         required time                         95.961    
                         arrival time                         -28.317    
  -------------------------------------------------------------------
                         slack                                 67.644    

Slack (MET) :             70.176ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.702ns  (logic 15.404ns (51.862%)  route 14.298ns (48.138%))
  Logic Levels:           46  (CARRY4=34 LUT2=9 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 96.561 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          1.157    17.136    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.373    17.509 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11/O
                         net (fo=1, routed)           0.000    17.509    mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.059 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.059    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.173    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    18.466 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_1/CO[0]
                         net (fo=13, routed)          1.204    19.670    mcpdac_inst/wave_sel_port/kare_port/square_freq0[7]
    SLICE_X68Y89         LUT3 (Prop_lut3_I0_O)        0.373    20.043 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7/O
                         net (fo=1, routed)           0.000    20.043    mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7_n_0
    SLICE_X68Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.593    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2_n_0
    SLICE_X68Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    20.886 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_1/CO[0]
                         net (fo=12, routed)          1.350    22.236    mcpdac_inst/wave_sel_port/kare_port/square_freq0[6]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.373    22.609 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9/O
                         net (fo=1, routed)           0.000    22.609    mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.010 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.010    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.124    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.417 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          1.040    24.457    mcpdac_inst/wave_sel_port/kare_port/square_freq0[5]
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.373    24.830 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12/O
                         net (fo=1, routed)           0.000    24.830    mcpdac_inst/wave_sel_port/kare_port/square_freq[4]_i_12_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.380    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_4_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.494    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    25.787 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]_i_1/CO[0]
                         net (fo=13, routed)          0.000    25.787    mcpdac_inst/wave_sel_port/kare_port/square_freq0[4]
    SLICE_X64Y90         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.510    96.561    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X64Y90         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]/C
                         clock pessimism             -0.500    96.061    
                         clock uncertainty           -0.115    95.945    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.017    95.962    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[4]
  -------------------------------------------------------------------
                         required time                         95.962    
                         arrival time                         -25.787    
  -------------------------------------------------------------------
                         slack                                 70.176    

Slack (MET) :             72.546ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.332ns  (logic 14.074ns (51.492%)  route 13.258ns (48.508%))
  Logic Levels:           42  (CARRY4=31 LUT2=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 96.561 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          1.157    17.136    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.373    17.509 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11/O
                         net (fo=1, routed)           0.000    17.509    mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.059 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.059    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.173    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    18.466 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_1/CO[0]
                         net (fo=13, routed)          1.204    19.670    mcpdac_inst/wave_sel_port/kare_port/square_freq0[7]
    SLICE_X68Y89         LUT3 (Prop_lut3_I0_O)        0.373    20.043 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7/O
                         net (fo=1, routed)           0.000    20.043    mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7_n_0
    SLICE_X68Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.593    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2_n_0
    SLICE_X68Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    20.886 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_1/CO[0]
                         net (fo=12, routed)          1.350    22.236    mcpdac_inst/wave_sel_port/kare_port/square_freq0[6]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.373    22.609 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9/O
                         net (fo=1, routed)           0.000    22.609    mcpdac_inst/wave_sel_port/kare_port/square_freq[5]_i_9_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.010 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.010    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_4_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.124    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.417 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          0.000    23.417    mcpdac_inst/wave_sel_port/kare_port/square_freq0[5]
    SLICE_X65Y90         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.510    96.561    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X65Y90         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]/C
                         clock pessimism             -0.500    96.061    
                         clock uncertainty           -0.115    95.945    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.017    95.962    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[5]
  -------------------------------------------------------------------
                         required time                         95.962    
                         arrival time                         -23.417    
  -------------------------------------------------------------------
                         slack                                 72.546    

Slack (MET) :             75.076ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.801ns  (logic 12.893ns (51.985%)  route 11.908ns (48.015%))
  Logic Levels:           38  (CARRY4=28 LUT2=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 96.561 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          1.157    17.136    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.373    17.509 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11/O
                         net (fo=1, routed)           0.000    17.509    mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.059 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.059    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.173    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    18.466 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_1/CO[0]
                         net (fo=13, routed)          1.204    19.670    mcpdac_inst/wave_sel_port/kare_port/square_freq0[7]
    SLICE_X68Y89         LUT3 (Prop_lut3_I0_O)        0.373    20.043 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7/O
                         net (fo=1, routed)           0.000    20.043    mcpdac_inst/wave_sel_port/kare_port/square_freq[6]_i_7_n_0
    SLICE_X68Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.593    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_2_n_0
    SLICE_X68Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    20.886 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]_i_1/CO[0]
                         net (fo=12, routed)          0.000    20.886    mcpdac_inst/wave_sel_port/kare_port/square_freq0[6]
    SLICE_X68Y90         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.510    96.561    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X68Y90         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]/C
                         clock pessimism             -0.500    96.061    
                         clock uncertainty           -0.115    95.945    
    SLICE_X68Y90         FDRE (Setup_fdre_C_D)        0.017    95.962    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[6]
  -------------------------------------------------------------------
                         required time                         95.962    
                         arrival time                         -20.886    
  -------------------------------------------------------------------
                         slack                                 75.076    

Slack (MET) :             77.494ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.382ns  (logic 11.677ns (52.172%)  route 10.705ns (47.828%))
  Logic Levels:           35  (CARRY4=26 LUT2=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.441ns = ( 96.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          1.157    17.136    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.373    17.509 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11/O
                         net (fo=1, routed)           0.000    17.509    mcpdac_inst/wave_sel_port/kare_port/square_freq[7]_i_11_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.059 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.059    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_4_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.173 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.173    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_2_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    18.466 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]_i_1/CO[0]
                         net (fo=13, routed)          0.000    18.466    mcpdac_inst/wave_sel_port/kare_port/square_freq0[7]
    SLICE_X67Y87         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.508    96.559    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y87         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]/C
                         clock pessimism             -0.500    96.059    
                         clock uncertainty           -0.115    95.943    
    SLICE_X67Y87         FDRE (Setup_fdre_C_D)        0.017    95.960    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[7]
  -------------------------------------------------------------------
                         required time                         95.960    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 77.494    

Slack (MET) :             79.981ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.895ns  (logic 10.347ns (52.008%)  route 9.548ns (47.992%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.441ns = ( 96.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          1.048    14.649    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X68Y85         LUT2 (Prop_lut2_I1_O)        0.373    15.023 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12/O
                         net (fo=1, routed)           0.000    15.023    mcpdac_inst/wave_sel_port/kare_port/square_freq[8]_i_12_n_0
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.573    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_4_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.687 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.687    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_2_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.980 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]_i_1/CO[0]
                         net (fo=12, routed)          0.000    15.980    mcpdac_inst/wave_sel_port/kare_port/square_freq0[8]
    SLICE_X68Y87         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.508    96.559    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X68Y87         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]/C
                         clock pessimism             -0.500    96.059    
                         clock uncertainty           -0.115    95.943    
    SLICE_X68Y87         FDRE (Setup_fdre_C_D)        0.017    95.960    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[8]
  -------------------------------------------------------------------
                         required time                         95.960    
                         arrival time                         -15.979    
  -------------------------------------------------------------------
                         slack                                 79.981    

Slack (MET) :             82.358ns  (required time - arrival time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.517ns  (logic 9.017ns (51.474%)  route 8.500ns (48.526%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.441ns = ( 96.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.915ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     1.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.613    -3.915    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X67Y74         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDCE (Prop_fdce_C_Q)         0.456    -3.459 r  mcpdac_inst/wave_sel_port/kare_port/frequ_reg[0]/Q
                         net (fo=51, routed)          2.058    -1.401    mcpdac_inst/wave_sel_port/kare_port/frequ[0]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    -1.277 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17/O
                         net (fo=1, routed)           0.409    -0.868    mcpdac_inst/wave_sel_port/kare_port/square_freq[15]_i_17_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.212 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.212    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_3_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[15]_i_2/CO[3]
                         net (fo=13, routed)          1.117     1.019    mcpdac_inst/wave_sel_port/kare_port/square_freq0[15]
    SLICE_X65Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.143 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12/O
                         net (fo=1, routed)           0.000     1.143    mcpdac_inst/wave_sel_port/kare_port/square_freq[14]_i_12_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.693 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.693    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_4_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.807    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.100 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[14]_i_1/CO[0]
                         net (fo=13, routed)          1.202     3.302    mcpdac_inst/wave_sel_port/kare_port/square_freq0[14]
    SLICE_X66Y82         LUT2 (Prop_lut2_I1_O)        0.373     3.675 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12/O
                         net (fo=1, routed)           0.000     3.675    mcpdac_inst/wave_sel_port/kare_port/square_freq[13]_i_12_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.208 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.208    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_4_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.325 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.325    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_2_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.606 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[13]_i_1/CO[0]
                         net (fo=13, routed)          1.197     5.803    mcpdac_inst/wave_sel_port/kare_port/square_freq0[13]
    SLICE_X68Y81         LUT2 (Prop_lut2_I1_O)        0.367     6.170 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12/O
                         net (fo=1, routed)           0.000     6.170    mcpdac_inst/wave_sel_port/kare_port/square_freq[12]_i_12_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.720 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_4_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.127 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[12]_i_1/CO[0]
                         net (fo=13, routed)          0.866     7.993    mcpdac_inst/wave_sel_port/kare_port/square_freq0[12]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.373     8.366 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12/O
                         net (fo=1, routed)           0.000     8.366    mcpdac_inst/wave_sel_port/kare_port/square_freq[11]_i_12_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.916 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.916    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.030    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_2_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.323 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[11]_i_1/CO[0]
                         net (fo=12, routed)          0.804    10.128    mcpdac_inst/wave_sel_port/kare_port/square_freq0[11]
    SLICE_X70Y82         LUT2 (Prop_lut2_I1_O)        0.373    10.501 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11/O
                         net (fo=1, routed)           0.000    10.501    mcpdac_inst/wave_sel_port/kare_port/square_freq[10]_i_11_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.034 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.034    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.151    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    11.432 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[10]_i_1/CO[0]
                         net (fo=12, routed)          0.846    12.278    mcpdac_inst/wave_sel_port/kare_port/square_freq0[10]
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.367    12.645 r  mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11/O
                         net (fo=1, routed)           0.000    12.645    mcpdac_inst/wave_sel_port/kare_port/square_freq[9]_i_11_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.195 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.195    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_4_n_0
    SLICE_X69Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.309    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_2_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    13.602 r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]_i_1/CO[0]
                         net (fo=13, routed)          0.000    13.602    mcpdac_inst/wave_sel_port/kare_port/square_freq0[9]
    SLICE_X69Y87         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181   101.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    93.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    94.959    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    95.050 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         1.508    96.559    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X69Y87         FDRE                                         r  mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]/C
                         clock pessimism             -0.500    96.059    
                         clock uncertainty           -0.115    95.943    
    SLICE_X69Y87         FDRE (Setup_fdre_C_D)        0.017    95.960    mcpdac_inst/wave_sel_port/kare_port/square_freq_reg[9]
  -------------------------------------------------------------------
                         required time                         95.960    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                 82.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/high_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.632    -0.729    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X69Y38         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/high_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.588 r  mcpdac_inst/wave_sel_port/kare_port/high_reg[15]/Q
                         net (fo=4, routed)           0.115    -0.473    u_ila_0/inst/ila_core_inst/probe1[15]
    SLICE_X70Y37         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.906    -0.684    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X70Y37         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism             -0.031    -0.715    
    SLICE_X70Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.532    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.799%)  route 0.196ns (58.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.635    -0.726    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X67Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.585 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.196    -0.389    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0]
    SLICE_X67Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.840    -0.750    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X67Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                         clock pessimism              0.223    -0.527    
    SLICE_X67Y54         FDRE (Hold_fdre_C_D)         0.075    -0.452    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.571%)  route 0.246ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.569    -0.793    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X70Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.645 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/Q
                         net (fo=2, routed)           0.246    -0.399    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.881    -0.708    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.006    -0.714    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243    -0.471    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.359%)  route 0.287ns (63.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.633    -0.728    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X70Y41         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.564 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/Q
                         net (fo=2, routed)           0.287    -0.277    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X1Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.944    -0.645    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.009    -0.655    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.359    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.565    -0.797    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/last_din_reg_0
    SLICE_X51Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.656 f  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]/Q
                         net (fo=2, routed)           0.251    -0.405    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]_0[0]
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.360 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/reset_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/p_0_out[0]
    SLICE_X55Y55         FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.834    -0.756    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/last_din_reg
    SLICE_X55Y55         FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                         clock pessimism              0.223    -0.533    
    SLICE_X55Y55         FDSE (Hold_fdse_C_D)         0.091    -0.442    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/low_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.844%)  route 0.232ns (62.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.656    -0.705    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X79Y47         FDPE                                         r  mcpdac_inst/wave_sel_port/kare_port/low_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.564 r  mcpdac_inst/wave_sel_port/kare_port/low_reg[6]/Q
                         net (fo=4, routed)           0.232    -0.333    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[6]
    SLICE_X77Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.871    -0.719    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X77Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.223    -0.496    
    SLICE_X77Y50         FDRE (Hold_fdre_C_D)         0.072    -0.424    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.389%)  route 0.168ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.568    -0.794    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X62Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.630 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=25, routed)          0.168    -0.462    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X1Y11         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.880    -0.709    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y11         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.027    -0.736    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.553    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.333%)  route 0.206ns (55.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.631    -0.730    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg_0
    SLICE_X54Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.566 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.206    -0.360    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/out
    SLICE_X52Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.835    -0.755    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg_0
    SLICE_X52Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/C
                         clock pessimism              0.223    -0.532    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.078    -0.454    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.188%)  route 0.302ns (64.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.566    -0.796    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X70Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.632 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/Q
                         net (fo=2, routed)           0.302    -0.330    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X1Y13         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.872    -0.717    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y13         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.006    -0.723    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.427    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mcpdac_inst/wave_sel_port/kare_port/low_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.155%)  route 0.249ns (63.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.655    -0.706    mcpdac_inst/wave_sel_port/kare_port/i_clk
    SLICE_X77Y45         FDCE                                         r  mcpdac_inst/wave_sel_port/kare_port/low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.565 r  mcpdac_inst/wave_sel_port/kare_port/low_reg[0]/Q
                         net (fo=5, routed)           0.249    -0.316    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X77Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=879, routed)         0.871    -0.719    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X77Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.223    -0.496    
    SLICE_X77Y51         FDRE (Hold_fdre_C_D)         0.070    -0.426    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y9     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y10    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y12    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y13    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y8     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y30    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y30    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y30    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y30    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y30    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y30    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y30    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y30    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y50    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y50    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y41    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y50    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y50    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y50    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y50    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y62    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y62    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y62    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y62    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y62    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 1.797ns (24.579%)  route 5.514ns (75.421%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.956     9.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.002    10.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124    10.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.502    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.361    36.624    
                         clock uncertainty           -0.035    36.588    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.032    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.620    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 25.644    

Slack (MET) :             25.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 1.797ns (24.793%)  route 5.451ns (75.207%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.462    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.433    10.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.502    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.377    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)        0.029    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 25.720    

Slack (MET) :             25.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 1.797ns (25.344%)  route 5.293ns (74.656%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.956     9.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.781    10.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124    10.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.502    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.361    36.624    
                         clock uncertainty           -0.035    36.588    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.031    36.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.619    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                 25.863    

Slack (MET) :             26.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.797ns (25.873%)  route 5.148ns (74.127%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.109     9.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.483    10.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.504    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.401    36.666    
                         clock uncertainty           -0.035    36.630    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)        0.077    36.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 26.096    

Slack (MET) :             26.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.797ns (26.370%)  route 5.017ns (73.630%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.956     9.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.505    10.356    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124    10.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.502    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.361    36.624    
                         clock uncertainty           -0.035    36.588    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.029    36.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                 26.137    

Slack (MET) :             26.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 1.797ns (26.382%)  route 5.014ns (73.618%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.956     9.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.502    10.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124    10.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.502    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.361    36.624    
                         clock uncertainty           -0.035    36.588    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.031    36.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.619    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 26.142    

Slack (MET) :             26.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.797ns (26.347%)  route 5.024ns (73.653%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.956     9.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.511    10.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X46Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.503    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.077    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.666    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                 26.180    

Slack (MET) :             26.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 1.797ns (26.358%)  route 5.021ns (73.642%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.956     9.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.508    10.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X46Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.503    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.081    36.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                 26.187    

Slack (MET) :             26.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 1.797ns (27.125%)  route 4.828ns (72.875%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.457     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.301     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.099     8.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.956     9.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.316    10.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.504    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.401    36.666    
                         clock uncertainty           -0.035    36.630    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)        0.081    36.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                 26.421    

Slack (MET) :             26.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.076ns (17.534%)  route 5.061ns (82.466%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.613     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X44Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     4.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/Q
                         net (fo=4, routed)           1.658     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg_0
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_12/O
                         net (fo=1, routed)           0.805     6.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_4_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_9/O
                         net (fo=1, routed)           0.980     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_2
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           1.166     9.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_reg_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.452     9.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_reg
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.000     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X46Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.496    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X46Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.361    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.077    36.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.659    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 26.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.560     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.128     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X58Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.381     1.370    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.016%)  route 0.267ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X56Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.164     1.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.267     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[0]
    SLICE_X42Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X42Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.059     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.217%)  route 0.128ns (43.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X56Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.164     1.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.128     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X54Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.358     1.390    
    SLICE_X54Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.567     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X35Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X35Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.395     1.364    
    SLICE_X35Y57         FDCE (Hold_fdce_C_D)         0.075     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.567     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X37Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.395     1.364    
    SLICE_X37Y57         FDPE (Hold_fdpe_C_D)         0.075     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.393     1.356    
    SLICE_X57Y64         FDCE (Hold_fdce_C_D)         0.075     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.560     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.128     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X58Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.381     1.370    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.141     1.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.062     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X28Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.839     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.394     1.366    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.078     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.567     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X35Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X35Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.395     1.364    
    SLICE_X35Y57         FDCE (Hold_fdce_C_D)         0.071     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.501%)  route 0.297ns (61.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.553     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     1.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/Q
                         net (fo=4, routed)           0.297     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[0]
    SLICE_X47Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                         clock pessimism             -0.129     1.615    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.091     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 12.324 - 10.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.054     2.536    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.419     2.955 r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/Q
                         net (fo=1, routed)           0.486     3.441    xpm_cdc_sync_rst_inst/syncstages_ff[2]
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.912    12.324    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/C
                         clock pessimism              0.213    12.536    
                         clock uncertainty           -0.035    12.501    
    SLICE_X89Y129        FDRE (Setup_fdre_C_D)       -0.265    12.236    xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.926ns  (required time - arrival time)
  Source:                 xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 12.324 - 10.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.054     2.536    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.419     2.955 r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     3.338    xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.912    12.324    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                         clock pessimism              0.213    12.536    
                         clock uncertainty           -0.035    12.501    
    SLICE_X89Y129        FDRE (Setup_fdre_C_D)       -0.237    12.264    xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  8.926    

Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 12.324 - 10.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.054     2.536    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.456     2.992 r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.190     3.182    xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.912    12.324    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.213    12.536    
                         clock uncertainty           -0.035    12.501    
    SLICE_X89Y129        FDRE (Setup_fdre_C_D)       -0.047    12.454    xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  9.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.425     0.675    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.141     0.816 r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.872    xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.495     0.933    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.258     0.675    
    SLICE_X89Y129        FDRE (Hold_fdre_C_D)         0.075     0.750    xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.425     0.675    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.128     0.803 r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.922    xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.495     0.933    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                         clock pessimism             -0.258     0.675    
    SLICE_X89Y129        FDRE (Hold_fdre_C_D)         0.017     0.692    xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.425     0.675    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.128     0.803 r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/Q
                         net (fo=1, routed)           0.170     0.973    xpm_cdc_sync_rst_inst/syncstages_ff[2]
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.495     0.933    xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y129        FDRE                                         r  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/C
                         clock pessimism             -0.258     0.675    
    SLICE_X89Y129        FDRE (Hold_fdre_C_D)        -0.006     0.669    xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y129  xpm_cdc_sync_rst_inst/syncstages_ff_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.574ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.151ns  (logic 0.478ns (41.542%)  route 0.673ns (58.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.673     1.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y57         FDCE (Setup_fdce_C_D)       -0.275    32.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.725    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 31.574    

Slack (MET) :             31.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.338%)  route 0.595ns (58.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.595     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y57         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 31.766    

Slack (MET) :             31.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.584%)  route 0.589ns (58.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X34Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y57         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 31.774    

Slack (MET) :             31.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.113ns  (logic 0.518ns (46.523%)  route 0.595ns (53.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.595     1.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y57         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 31.792    

Slack (MET) :             31.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.727%)  route 0.611ns (57.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X57Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.611     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X53Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y64         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 31.838    

Slack (MET) :             31.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.882ns  (logic 0.419ns (47.506%)  route 0.463ns (52.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y64         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.463     0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X53Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y64         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                 31.852    

Slack (MET) :             31.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.810%)  route 0.445ns (46.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X55Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X55Y65         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 31.942    

Slack (MET) :             31.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.534%)  route 0.465ns (50.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X57Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.465     0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X53Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y64         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 31.986    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.733ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.478ns (45.421%)  route 0.574ns (54.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X34Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.574     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y58         FDCE (Setup_fdce_C_D)       -0.215     9.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (37.989%)  route 0.744ns (62.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X52Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.744     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y66         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.207%)  route 0.603ns (53.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.603     1.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y57         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.101ns  (logic 0.518ns (47.045%)  route 0.583ns (52.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.583     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y57         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.931ns  (logic 0.478ns (51.343%)  route 0.453ns (48.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X34Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.453     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y58         FDCE (Setup_fdce_C_D)       -0.221     9.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X53Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y64         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             9.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.801%)  route 0.478ns (51.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.478     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y66         FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  9.021    

Slack (MET) :             9.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.933ns  (logic 0.456ns (48.871%)  route 0.477ns (51.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X52Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.477     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y66         FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  9.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.693ns  (logic 0.583ns (21.645%)  route 2.110ns (78.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns = ( 6.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.857     3.886    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y104        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.596     6.646    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y104        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[5]/C
                         clock pessimism             -0.579     6.067    
                         clock uncertainty           -0.077     5.989    
    SLICE_X86Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.584    mcpdac_inst/spi_int_port/count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.693ns  (logic 0.583ns (21.645%)  route 2.110ns (78.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns = ( 6.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.857     3.886    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y104        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.596     6.646    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y104        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[6]/C
                         clock pessimism             -0.579     6.067    
                         clock uncertainty           -0.077     5.989    
    SLICE_X86Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.584    mcpdac_inst/spi_int_port/count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.693ns  (logic 0.583ns (21.645%)  route 2.110ns (78.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns = ( 6.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.857     3.886    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y104        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.596     6.646    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y104        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[7]/C
                         clock pessimism             -0.579     6.067    
                         clock uncertainty           -0.077     5.989    
    SLICE_X86Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.584    mcpdac_inst/spi_int_port/count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.693ns  (logic 0.583ns (21.645%)  route 2.110ns (78.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns = ( 6.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.857     3.886    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y104        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.596     6.646    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y104        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[8]/C
                         clock pessimism             -0.579     6.067    
                         clock uncertainty           -0.077     5.989    
    SLICE_X86Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.584    mcpdac_inst/spi_int_port/count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.569ns  (logic 0.583ns (22.697%)  route 1.986ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.733     3.761    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y109        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[25]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     5.582    mcpdac_inst/spi_int_port/count_reg[25]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.569ns  (logic 0.583ns (22.697%)  route 1.986ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.733     3.761    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y109        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[26]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     5.582    mcpdac_inst/spi_int_port/count_reg[26]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.569ns  (logic 0.583ns (22.697%)  route 1.986ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.733     3.761    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y109        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[27]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     5.582    mcpdac_inst/spi_int_port/count_reg[27]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.569ns  (logic 0.583ns (22.697%)  route 1.986ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.733     3.761    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y109        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y109        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[28]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     5.582    mcpdac_inst/spi_int_port/count_reg[28]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 0.583ns (22.751%)  route 1.980ns (77.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.727     3.755    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y110        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y110        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[29]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y110        FDCE (Recov_fdce_C_CLR)     -0.405     5.582    mcpdac_inst/spi_int_port/count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 mcpdac_inst/spi_int_port/enable_sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcpdac_inst/spi_int_port/count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 0.583ns (22.751%)  route 1.980ns (77.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 6.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.808ns = ( 1.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.253     6.253    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -2.338 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -0.625    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.529 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.721     1.193    mcpdac_inst/spi_int_port/i_clk
    SLICE_X79Y93         FDRE                                         r  mcpdac_inst/spi_int_port/enable_sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.459     1.652 f  mcpdac_inst/spi_int_port/enable_sck_reg/Q
                         net (fo=35, routed)          1.253     2.905    mcpdac_inst/spi_int_port/enable_sck
    SLICE_X88Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.029 f  mcpdac_inst/spi_int_port/count[31]_i_2/O
                         net (fo=33, routed)          0.727     3.755    mcpdac_inst/spi_int_port/count[31]_i_2_n_0
    SLICE_X86Y110        FDCE                                         f  mcpdac_inst/spi_int_port/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           1.181    11.181    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        1.594     6.644    mcpdac_inst/spi_int_port/i_clk
    SLICE_X86Y110        FDCE                                         r  mcpdac_inst/spi_int_port/count_reg[30]/C
                         clock pessimism             -0.579     6.065    
                         clock uncertainty           -0.077     5.987    
    SLICE_X86Y110        FDCE (Recov_fdce_C_CLR)     -0.405     5.582    mcpdac_inst/spi_int_port/count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  1.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.571    -0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.141    -0.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.144    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X34Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.841    -0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.006    -0.755    
    SLICE_X34Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.571    -0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.141    -0.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.144    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X34Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.841    -0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.006    -0.755    
    SLICE_X34Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.871%)  route 0.131ns (48.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.562    -0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.131    -0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X48Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.832    -0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X48Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.027    -0.785    
    SLICE_X48Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.871%)  route 0.131ns (48.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.562    -0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.131    -0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X48Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.832    -0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X48Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.027    -0.785    
    SLICE_X48Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.233%)  route 0.140ns (49.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.140    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X55Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.828    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X55Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.026    -0.788    
    SLICE_X55Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.233%)  route 0.140ns (49.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.140    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X55Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.828    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X55Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.026    -0.788    
    SLICE_X55Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X53Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.829    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.026    -0.787    
    SLICE_X53Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X53Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.829    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.026    -0.787    
    SLICE_X53Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X53Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.829    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.026    -0.787    
    SLICE_X53Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.560    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X53Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=5, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=3496, routed)        0.829    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.026    -0.787    
    SLICE_X53Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.897ns (19.904%)  route 3.610ns (80.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.191     8.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.496    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.361    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.177    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 28.005    

Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.897ns (19.904%)  route 3.610ns (80.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.191     8.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.496    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.361    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.177    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 28.005    

Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.897ns (19.904%)  route 3.610ns (80.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.191     8.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.496    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.361    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.177    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 28.005    

Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.897ns (19.904%)  route 3.610ns (80.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.191     8.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.496    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.361    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.177    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 28.005    

Slack (MET) :             28.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.897ns (21.220%)  route 3.330ns (78.780%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.259 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.912     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.361    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X49Y78         FDCE (Recov_fdce_C_CLR)     -0.405    36.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.179    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 28.287    

Slack (MET) :             28.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.897ns (22.105%)  route 3.161ns (77.895%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.248 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.743     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.487    36.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.289    36.537    
                         clock uncertainty           -0.035    36.501    
    SLICE_X52Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                 28.373    

Slack (MET) :             28.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.897ns (22.105%)  route 3.161ns (77.895%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.248 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.743     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.487    36.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.289    36.537    
                         clock uncertainty           -0.035    36.501    
    SLICE_X52Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                 28.373    

Slack (MET) :             28.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.897ns (22.105%)  route 3.161ns (77.895%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.248 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.743     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.487    36.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.289    36.537    
                         clock uncertainty           -0.035    36.501    
    SLICE_X52Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                 28.373    

Slack (MET) :             28.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.897ns (22.105%)  route 3.161ns (77.895%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.248 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.743     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.487    36.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.289    36.537    
                         clock uncertainty           -0.035    36.501    
    SLICE_X52Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                 28.373    

Slack (MET) :             28.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.897ns (22.317%)  route 3.122ns (77.683%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.250 - 33.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.624     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.478     4.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.122     6.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.295     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.296     6.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.704     7.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.489    36.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.289    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    36.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.098    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 28.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.358     1.401    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.358     1.401    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.358     1.401    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.358     1.401    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X34Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.358     1.401    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X34Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.358     1.401    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.387%)  route 0.144ns (50.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X34Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.358     1.401    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.725%)  route 0.388ns (70.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.388     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X56Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X56Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.129     1.620    
    SLICE_X56Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.725%)  route 0.388ns (70.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.388     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X56Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X56Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.129     1.620    
    SLICE_X56Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.725%)  route 0.388ns (70.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.388     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X56Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X56Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.129     1.620    
    SLICE_X56Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.358    





