Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct  2 16:56:58 2024
| Host         : mg running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_methodology -file subsystem_bd_wrapper_methodology_drc_routed.rpt -pb subsystem_bd_wrapper_methodology_drc_routed.pb -rpx subsystem_bd_wrapper_methodology_drc_routed.rpx
| Design       : subsystem_bd_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 12         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[26]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[27]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[2]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[3]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[5]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[6]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[7]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[9]/CLR,
subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/CLR
 (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_btn relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on rgb[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on rgb[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on rgb[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>


