[
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_chain",
        "new_task_dir": "basic_tests/full_testbench/configuration_chain_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_chain_config_enable_scff",
        "new_task_dir": "basic_tests/full_testbench/configuration_chain_config_enable_scff_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_chain_use_reset",
        "new_task_dir": "basic_tests/full_testbench/configuration_chain_use_reset_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_chain_use_resetb",
        "new_task_dir": "basic_tests/full_testbench/configuration_chain_use_resetb_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_chain_use_set",
        "new_task_dir": "basic_tests/full_testbench/configuration_chain_use_set_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_chain_use_set_reset",
        "new_task_dir": "basic_tests/full_testbench/configuration_chain_use_set_reset_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_chain_use_setb",
        "new_task_dir": "basic_tests/full_testbench/configuration_chain_use_setb_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_frame",
        "new_task_dir": "basic_tests/full_testbench/configuration_frame_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_frame_ccff",
        "new_task_dir": "basic_tests/full_testbench/configuration_frame_ccff_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_frame_scff",
        "new_task_dir": "basic_tests/full_testbench/configuration_frame_scff_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_frame_use_reset",
        "new_task_dir": "basic_tests/full_testbench/configuration_frame_use_reset_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_frame_use_resetb",
        "new_task_dir": "basic_tests/full_testbench/configuration_frame_use_resetb_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_frame_use_set",
        "new_task_dir": "basic_tests/full_testbench/configuration_frame_use_set_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_frame_use_set_reset",
        "new_task_dir": "basic_tests/full_testbench/configuration_frame_use_set_reset_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/configuration_frame_use_setb",
        "new_task_dir": "basic_tests/full_testbench/configuration_frame_use_setb_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/fast_configuration_chain",
        "new_task_dir": "basic_tests/full_testbench/fast_configuration_chain_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        },
        "discard_config_sections": {
            "BENCHMARKS": {
                "bench3": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/micro_benchmark/blinking/blinking.v"
            }	
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/fast_configuration_chain_use_set",
        "new_task_dir": "basic_tests/full_testbench/fast_configuration_chain_use_set_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/fast_configuration_frame",
        "new_task_dir": "basic_tests/full_testbench/fast_configuration_frame_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/fast_configuration_frame_use_set",
        "new_task_dir": "basic_tests/full_testbench/fast_configuration_frame_use_set_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/fast_memory_bank",
        "new_task_dir": "basic_tests/full_testbench/fast_memory_bank_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/fast_memory_bank_use_set",
        "new_task_dir": "basic_tests/full_testbench/fast_memory_bank_use_set_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/flatten_memory",
        "new_task_dir": "basic_tests/full_testbench/flatten_memory_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/full_testbench_without_self_checking",
        "new_task_dir": "basic_tests/full_testbench/full_testbench_without_self_checking_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/memory_bank",
        "new_task_dir": "basic_tests/full_testbench/memory_bank_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/memory_bank_use_reset",
        "new_task_dir": "basic_tests/full_testbench/memory_bank_use_reset_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/memory_bank_use_resetb",
        "new_task_dir": "basic_tests/full_testbench/memory_bank_use_resetb_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/memory_bank_use_set",
        "new_task_dir": "basic_tests/full_testbench/memory_bank_use_set_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/memory_bank_use_set_reset",
        "new_task_dir": "basic_tests/full_testbench/memory_bank_use_set_reset_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/memory_bank_use_setb",
        "new_task_dir": "basic_tests/full_testbench/memory_bank_use_setb_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/multi_region_configuration_chain",
        "new_task_dir": "basic_tests/full_testbench/multi_region_configuration_chain_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/multi_region_configuration_frame",
        "new_task_dir": "basic_tests/full_testbench/multi_region_configuration_frame_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/multi_region_memory_bank",
        "new_task_dir": "basic_tests/full_testbench/multi_region_memory_bank_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/smart_fast_configuration_chain",
        "new_task_dir": "basic_tests/full_testbench/smart_fast_configuration_chain_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/smart_fast_configuration_frame",
        "new_task_dir": "basic_tests/full_testbench/smart_fast_configuration_frame_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/smart_fast_memory_bank",
        "new_task_dir": "basic_tests/full_testbench/smart_fast_memory_bank_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/smart_fast_multi_region_configuration_chain",
        "new_task_dir": "basic_tests/full_testbench/smart_fast_multi_region_configuration_chain_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/smart_fast_multi_region_configuration_frame",
        "new_task_dir": "basic_tests/full_testbench/smart_fast_multi_region_configuration_frame_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/smart_fast_multi_region_memory_bank",
        "new_task_dir": "basic_tests/full_testbench/smart_fast_multi_region_memory_bank_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/multi_region_ql_memory_bank",
        "new_task_dir": "basic_tests/full_testbench/multi_region_ql_memory_bank_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/ql_memory_bank",
        "new_task_dir": "basic_tests/full_testbench/ql_memory_bank_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/ql_memory_bank_use_wlr",
        "new_task_dir": "basic_tests/full_testbench/ql_memory_bank_use_wlr_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/ql_memory_bank_flatten",
        "new_task_dir": "basic_tests/full_testbench/ql_memory_bank_flatten_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/ql_memory_bank_flatten_use_wlr",
        "new_task_dir": "basic_tests/full_testbench/ql_memory_bank_flatten_use_wlr_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/ql_memory_bank_shift_register",
        "new_task_dir": "basic_tests/full_testbench/ql_memory_bank_shift_register_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/ql_memory_bank_shift_register_multi_chain",
        "new_task_dir": "basic_tests/full_testbench/ql_memory_bank_shift_register_multi_chain_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/full_testbench/ql_memory_bank_shift_register_use_wlr",
        "new_task_dir": "basic_tests/full_testbench/ql_memory_bank_shift_register_use_wlr_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/global_tile_ports/global_tile_4clock",
        "new_task_dir": "basic_tests/global_tile_ports/global_tile_4clock_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/global_tile_ports/global_tile_clock",
        "new_task_dir": "basic_tests/global_tile_ports/global_tile_clock_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/global_tile_ports/global_tile_reset",
        "new_task_dir": "basic_tests/global_tile_ports/global_tile_reset_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/k4_series/k4n4_bram",
        "new_task_dir": "basic_tests/k4_series/k4n4_bram_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_bram_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/k4_series/k4n4_fracff",
        "new_task_dir": "basic_tests/k4_series/k4n4_fracff_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "OpenFPGA_SHELL": {
                "yosys_blackbox_modules": "latchre,dffrn,dffre,dff,dffr"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_dff_flow.ys",
                "bench_yosys_rewrite_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow_with_rewrite.ys;${PATH:OPENFPGA_PATH}/openfpga_flow/misc/ys_tmpl_rewrite_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/preconfig_testbench/configuration_chain",
        "new_task_dir": "basic_tests/preconfig_testbench/configuration_chain_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/preconfig_testbench/configuration_frame",
        "new_task_dir": "basic_tests/preconfig_testbench/configuration_frame_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/preconfig_testbench/flatten_memory",
        "new_task_dir": "basic_tests/preconfig_testbench/flatten_memory_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/preconfig_testbench/memory_bank",
        "new_task_dir": "basic_tests/preconfig_testbench/memory_bank_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/preconfig_testbench/preconfigured_testbench_without_self_checking",
        "new_task_dir": "basic_tests/preconfig_testbench/preconfigured_testbench_without_self_checking_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/tile_organization/bottom_right_custom_pins",
        "new_task_dir": "basic_tests/tile_organization/bottom_right_custom_pins_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/tile_organization/tileable_io",
        "new_task_dir": "basic_tests/tile_organization/tileable_io_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/tile_organization/top_left_custom_pins",
        "new_task_dir": "basic_tests/tile_organization/top_left_custom_pins_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/tile_organization/top_right_custom_pins",
        "new_task_dir": "basic_tests/tile_organization/top_right_custom_pins_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/fixed_device_support",
        "new_task_dir": "basic_tests/fixed_device_support_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "basic_tests/generate_fabric",
        "new_task_dir": "basic_tests/generate_fabric_verific"
    },
    {
        "original_task_dir": "basic_tests/generate_testbench",
        "new_task_dir": "basic_tests/generate_testbench_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "benchmark_sweep/counter",
        "new_task_dir": "benchmark_sweep/counter_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "OpenFPGA_SHELL": {
                "yosys_blackbox_modules": "dpram_1024x8_core,dpram_1024x8,mult_36,dff,dffr,dffs,dffrn,dffsn"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_bram_dsp_dff_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "benchmark_sweep/iwls2005",
        "new_task_dir": "benchmark_sweep/iwls2005_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "OpenFPGA_SHELL": {
                "yosys_blackbox_modules": "dpram_1024x8_core,dpram_1024x8,mult_36,dff,dffr,dffs,dffrn,dffsn"
            },
            "BENCHMARKS": {
                "bench1": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_clockgen.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_crc.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_defines.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_fifo.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_maccontrol.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_macstatus.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_miim.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_outputcontrol.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_random.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_receivecontrol.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_register.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_registers.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_rxaddrcheck.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_rxcounters.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_rxethmac.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_rxstatem.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_shiftreg.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_spram_256x32.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_top.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_transmitcontrol.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_txcounters.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_txethmac.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_txstatem.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/eth_wishbone.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/ethernet/rtl/timescale.v",
                "bench4": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/steppermotordrive/rtl/*.vhd",
                "bench10": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/bus_commands.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_async_reset_flop.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_bridge32.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_cbe_en_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_conf_cyc_addr_dec.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_conf_space.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_constants.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_cur_out_reg.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_delayed_sync.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_delayed_write_reg.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_frame_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_frame_en_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_frame_load_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_in_reg.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_io_mux.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_io_mux_ad_en_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_io_mux_ad_load_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_irdy_out_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_mas_ad_en_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_mas_ad_load_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_mas_ch_state_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_master32_sm.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_master32_sm_if.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_out_reg.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_par_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_parity_check.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_pci_decoder.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_pci_tpram.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_pcir_fifo_control.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_pciw_fifo_control.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_pciw_pcir_fifos.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_perr_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_perr_en_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_rst_int.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_serr_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_serr_en_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_spoci_ctrl.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_sync_module.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_synchronizer_flop.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_target32_clk_en.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_target32_devs_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_target32_interface.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_target32_sm.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_target32_stop_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_target32_trdy_crit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_target_unit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_user_constants.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wb_addr_mux.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wb_decoder.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wb_master.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wb_slave.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wb_slave_unit.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wb_tpram.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wbr_fifo_control.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wbs_wbb3_2_wbb2.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wbw_fifo_control.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/pci_wbw_wbr_fifos.v,${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/pci/rtl/timescale.v"
    
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_bram_dsp_dff_flow.ys",
                "bench4_top": "StepperMotorPorts(StepDrive)"
            }
        },
        "discard_config_sections": {
            "BENCHMARKS": {
                "bench9": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/iwls2005/fpu/rtl/*.v"
            }
        }
    },
    {
        "original_task_dir": "benchmark_sweep/mac_units",
        "new_task_dir": "benchmark_sweep/mac_units_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "OpenFPGA_SHELL": {
                "yosys_blackbox_modules": "dpram_1024x8_core,dpram_1024x8,mult_36,dff,dffr,dffs,dffrn,dffsn"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_bram_dsp_dff_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "benchmark_sweep/signal_gen",
        "new_task_dir": "benchmark_sweep/signal_gen_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "benchmark_sweep/vtr_benchmarks",
        "new_task_dir": "benchmark_sweep/vtr_benchmarks_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "OpenFPGA_SHELL": {
                "yosys_blackbox_modules": "dpram_1024x8_core,dpram_1024x8,mult_36"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_bram_dsp_flow.ys"
            }
        },
        "discard_config_sections": {
            "BENCHMARKS": {
                "bench3": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/vtr_benchmark/ch_intrinsics.v",
                "bench12": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/vtr_benchmark/or1200.v",
                "bench13": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/vtr_benchmark/raygentop.v",
                "bench18": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/vtr_benchmark/stereovision3.v"
            }
        }
    },
    {
        "original_task_dir": "fpga_bitstream/generate_bitstream/device_96x96",
        "new_task_dir": "fpga_bitstream/generate_bitstream/device_96x96_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_bitstream/generate_bitstream/device_auto",
        "new_task_dir": "fpga_bitstream/generate_bitstream/device_auto_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_bitstream/report_bitstream_distribution/custom_depth",
        "new_task_dir": "fpga_bitstream/report_bitstream_distribution/custom_depth_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_bitstream/report_bitstream_distribution/default_depth",
        "new_task_dir": "fpga_bitstream/report_bitstream_distribution/default_depth_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_bitstream/overload_mux_default_path",
        "new_task_dir": "fpga_bitstream/overload_mux_default_path_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_bitstream/write_io_mapping",
        "new_task_dir": "fpga_bitstream/write_io_mapping_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_bitstream/dont_care_bits/ql_memory_bank_flatten",
        "new_task_dir": "fpga_bitstream/dont_care_bits/ql_memory_bank_flatten_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_bitstream/dont_care_bits/ql_memory_bank_shift_register",
        "new_task_dir": "fpga_bitstream/dont_care_bits/ql_memory_bank_shift_register_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_verilog/bram/dpram1k",
        "new_task_dir": "fpga_verilog/bram/dpram1k_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "OpenFPGA_SHELL": {
                "yosys_blackbox_modules": "dpram_128x8_core,dpram_128x8"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_bram_flow.ys",
                "bench_yosys_rewrite_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow_with_rewrite.ys;${PATH:OPENFPGA_PATH}/openfpga_flow/misc/ys_tmpl_rewrite_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_verilog/bram/wide_dpram1k",
        "new_task_dir": "fpga_verilog/bram/wide_dpram1k_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "OpenFPGA_SHELL": {
                "yosys_blackbox_modules": "dpram_128x8_core,dpram_128x8"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_bram_flow.ys",
                "bench_yosys_rewrite_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow_with_rewrite.ys;${PATH:OPENFPGA_PATH}/openfpga_flow/misc/ys_tmpl_rewrite_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_verilog/io/registerable_io",
        "new_task_dir": "fpga_verilog/io/registerable_io_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_verilog/power_gated_design/power_gated_inverter",
        "new_task_dir": "fpga_verilog/power_gated_design/power_gated_inverter_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_verilog/verilog_netlist_formats/implicit_verilog",
        "new_task_dir": "fpga_verilog/verilog_netlist_formats/implicit_verilog_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "fpga_verilog/verilog_netlist_formats/implicit_verilog_default_nettype_wire",
        "new_task_dir": "fpga_verilog/verilog_netlist_formats/implicit_verilog_default_nettype_wire_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        }
    },
    {
        "original_task_dir": "quicklogic_tests/counter_5clock_test",
        "new_task_dir": "quicklogic_tests/counter_5clock_test_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench0_yosys": "${ROOT_PATH}/scripts/yosys_templates/qlf_yosys+verific.ys"
            }
        }
    },
    {
        "original_task_dir": "quicklogic_tests/flow_test",
        "new_task_dir": "quicklogic_tests/flow_test_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/qlf_yosys+verific.ys",
                "bench8_yosys": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys",
                "bench12_top": "dct_mac(cwidth=13)",
                "bench16_yosys": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys",
                "bench17_yosys": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow.ys"
            }
        },
        "discard_config_sections": {
            "BENCHMARKS": {
                "bench8": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/cavlc_top/rtl/*.v",
                "bench16": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/iir/rtl/*.v",
                "bench17": "${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/jpeg_qnr/rtl/*.v"
            },
            "SYNTHESIS_PARAM": {
                "bench10_yosys": "${PATH:OPENFPGA_PATH}/openfpga_flow/misc/qlf_yosys.ys"
            }
        }		
    },
    {
        "original_task_dir": "quicklogic_tests/lut_adder_test",
        "new_task_dir": "quicklogic_tests/lut_adder_test_verific",
        "config_sections": {
            "GENERAL": {
                "verific": "true"
            },
            "SYNTHESIS_PARAM": {
                "bench_yosys_common": "${ROOT_PATH}/scripts/yosys_templates/qlf_yosys+verific.ys",
                "bench_yosys_rewrite_common": "${ROOT_PATH}/scripts/yosys_templates/ys_tmpl_yosys+verific_vpr_flow_with_rewrite.ys;${PATH:OPENFPGA_PATH}/openfpga_flow/misc/ys_tmpl_rewrite_flow.ys"
            }
        }
    }
]
