{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478520301613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478520301629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 12:05:01 2016 " "Processing started: Mon Nov 07 12:05:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478520301629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520301629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC_FINAL -c TLC_FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_FINAL -c TLC_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520301629 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478520302789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tlc_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_FINAL " "Found entity 1: TLC_FINAL" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520331117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520331117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLC_FINAL " "Elaborating entity \"TLC_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478520331249 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst5 " "Block or symbol \"GND\" of instance \"inst5\" overlaps another block or symbol" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 312 328 360 344 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478520331264 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst8 " "Block or symbol \"GND\" of instance \"inst8\" overlaps another block or symbol" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 344 328 360 376 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478520331264 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst13 " "Primitive \"GND\" of instance \"inst13\" not used" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 320 912 944 352 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478520331264 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 312 328 360 344 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478520331264 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Primitive \"GND\" of instance \"inst6\" not used" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 408 1256 1288 440 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478520331264 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst7 " "Primitive \"GND\" of instance \"inst7\" not used" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 328 328 360 360 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478520331264 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 344 328 360 376 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478520331264 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "TLC_FINAL.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 376 1256 1288 408 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478520331264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "formative.bdf 1 1 " "Using design file formative.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 formative " "Found entity 1: formative" {  } { { "formative.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/formative.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520331380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478520331380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formative formative:inst2 " "Elaborating entity \"formative\" for hierarchy \"formative:inst2\"" {  } { { "TLC_FINAL.bdf" "inst2" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 104 976 1088 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520331380 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR3 inst35 " "Block or symbol \"OR3\" of instance \"inst35\" overlaps another block or symbol" {  } { { "formative.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/formative.bdf" { { 216 824 872 280 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478520331396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc.bdf 1 1 " "Using design file tlc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tlc " "Found entity 1: tlc" {  } { { "tlc.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/tlc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520331418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478520331418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc tlc:inst12 " "Elaborating entity \"tlc\" for hierarchy \"tlc:inst12\"" {  } { { "TLC_FINAL.bdf" "inst12" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 312 496 680 568 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520331418 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst27 " "Block or symbol \"AND3\" of instance \"inst27\" overlaps another block or symbol" {  } { { "tlc.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/tlc.bdf" { { 352 1584 1648 400 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478520331418 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name1 " "Pin \"pin_name1\" is missing source" {  } { { "tlc.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/tlc.bdf" { { 368 1640 1816 384 "pin_name1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1478520331418 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst27 " "Primitive \"AND3\" of instance \"inst27\" not used" {  } { { "tlc.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/tlc.bdf" { { 352 1584 1648 400 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478520331418 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6-12_timer.bdf 1 1 " "Using design file 6-12_timer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6-12_timer " "Found entity 1: 6-12_timer" {  } { { "6-12_timer.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/6-12_timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520331449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478520331449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6-12_timer 6-12_timer:inst " "Elaborating entity \"6-12_timer\" for hierarchy \"6-12_timer:inst\"" {  } { { "TLC_FINAL.bdf" "inst" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 376 976 1136 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520331449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "modulo6.bdf 1 1 " "Using design file modulo6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 modulo6 " "Found entity 1: modulo6" {  } { { "modulo6.bdf" "" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/modulo6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478520331480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1478520331480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo6 modulo6:inst3 " "Elaborating entity \"modulo6\" for hierarchy \"modulo6:inst3\"" {  } { { "TLC_FINAL.bdf" "inst3" { Schematic "C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf" { { 296 168 328 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478520331480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478520332598 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478520332598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478520332598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478520332598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478520332892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 12:05:32 2016 " "Processing ended: Mon Nov 07 12:05:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478520332892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478520332892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478520332892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478520332892 ""}
