<record>
  <controlfield tag="001">1514732</controlfield>
  <controlfield tag="005">20170306112851.0</controlfield>
  <datafield tag="035" ind1=" " ind2=" ">
    <subfield code="a">Buchele:2017jyd</subfield>
    <subfield code="9">INSPIRETeX</subfield>
  </datafield>
  <datafield tag="035" ind1=" " ind2=" ">
    <subfield code="9">arXiv</subfield>
    <subfield code="a">oai:arXiv.org:1702.06713</subfield>
  </datafield>
  <datafield tag="037" ind1=" " ind2=" ">
    <subfield code="9">arXiv</subfield>
    <subfield code="a">arXiv:1702.06713</subfield>
    <subfield code="c">physics.ins-det</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">BÃ¼chele, Maximilian</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">The ARAGORN front-end - An FPGA based implementation of a Time-to-Digital Converter</subfield>
    <subfield code="9">arXiv</subfield>
  </datafield>
  <datafield tag="246" ind1=" " ind2=" ">
    <subfield code="a">The ARAGORN front-end - An FPGA based implementation of a Time-to-Digital Converter</subfield>
    <subfield code="9">arXiv</subfield>
  </datafield>
  <datafield tag="269" ind1=" " ind2=" ">
    <subfield code="c">2017-02-22</subfield>
  </datafield>
  <datafield tag="500" ind1=" " ind2=" ">
    <subfield code="a">*Temporary entry*</subfield>
  </datafield>
  <datafield tag="500" ind1=" " ind2=" ">
    <subfield code="a">Conference proceeding to the 2016 Topical Workshop on Electronics for Particle Physics</subfield>
    <subfield code="9">arXiv</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">We present the ARAGORN front-end, a cost-optimized, high-density Time-to-Digital Converter platform. Four Xilinx Artix-7 FPGAs implement 384 channels with an average time resolution of 165 ps on a single module. A fifth FPGA acts as data concentrator and generic board master. The front-end features a SFP+ transceiver for data output and an optional multi-channel optical transceiver slot to interconnect with up to seven boards though a star topology. This novel approach makes it possible to read out up to eight boards yielding 3072 input channels via a single optical fiber at a bandwidth of 6.6 Gb/s.</subfield>
    <subfield code="9">arXiv</subfield>
  </datafield>
  <datafield tag="540" ind1=" " ind2=" ">
    <subfield code="u">http://arxiv.org/licenses/nonexclusive-distrib/1.0/</subfield>
    <subfield code="b">arXiv</subfield>
  </datafield>
  <datafield tag="541" ind1=" " ind2=" ">
    <subfield code="a">arxiv</subfield>
    <subfield code="c">OAI</subfield>
  </datafield>
  <datafield tag="595" ind1=" " ind2="D">
    <subfield code="a">L</subfield>
    <subfield code="d">2017-03-02</subfield>
    <subfield code="s">abs</subfield>
  </datafield>
  <datafield tag="595" ind1=" " ind2="D">
    <subfield code="a">L</subfield>
    <subfield code="d">2017-03-06</subfield>
    <subfield code="s">printed</subfield>
  </datafield>
  <datafield tag="650" ind1="1" ind2="7">
    <subfield code="a">physics.ins-det</subfield>
    <subfield code="2">arXiv</subfield>
  </datafield>
  <datafield tag="650" ind1="1" ind2="7">
    <subfield code="a">Instrumentation</subfield>
    <subfield code="2">INSPIRE</subfield>
  </datafield>
  <datafield tag="650" ind1="1" ind2="7">
    <subfield code="a">hep-ex</subfield>
    <subfield code="2">arXiv</subfield>
  </datafield>
  <datafield tag="650" ind1="1" ind2="7">
    <subfield code="a">Experiment-HEP</subfield>
    <subfield code="2">INSPIRE</subfield>
  </datafield>
  <datafield tag="695" ind1=" " ind2=" ">
    <subfield code="2">INSPIRE</subfield>
    <subfield code="a">* Automatic Keywords *</subfield>
  </datafield>
  <datafield tag="695" ind1=" " ind2=" ">
    <subfield code="2">INSPIRE</subfield>
    <subfield code="a">fibre: optical</subfield>
    <subfield code="9">bibclassify</subfield>
  </datafield>
  <datafield tag="695" ind1=" " ind2=" ">
    <subfield code="2">INSPIRE</subfield>
    <subfield code="a">FPGA</subfield>
    <subfield code="9">bibclassify</subfield>
  </datafield>
  <datafield tag="695" ind1=" " ind2=" ">
    <subfield code="2">INSPIRE</subfield>
    <subfield code="a">time-to-digital converter</subfield>
    <subfield code="9">bibclassify</subfield>
  </datafield>
  <datafield tag="695" ind1=" " ind2=" ">
    <subfield code="2">INSPIRE</subfield>
    <subfield code="a">time resolution</subfield>
    <subfield code="9">bibclassify</subfield>
  </datafield>
  <datafield tag="695" ind1=" " ind2=" ">
    <subfield code="2">INSPIRE</subfield>
    <subfield code="a">topology</subfield>
    <subfield code="9">bibclassify</subfield>
  </datafield>
  <datafield tag="695" ind1=" " ind2=" ">
    <subfield code="2">INSPIRE</subfield>
    <subfield code="a">star</subfield>
    <subfield code="9">bibclassify</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Fischer, Horst</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Herrmann, Florian</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Schaffer, Carl</subfield>
  </datafield>
  <datafield tag="773" ind1=" " ind2=" ">
    <subfield code="w">C16-09-26.4</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">11042</subfield>
    <subfield code="u">http://inspirehep.net/record/1514732/files/tdc_overview.png</subfield>
    <subfield code="y">00003 (\subref{fig:tdc_channel}) Block diagram of a TDC channel. (\subref{fig:tdc_overview}) Top-level view of the TDC-FPGA design.</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">2101071</subfield>
    <subfield code="u">http://inspirehep.net/record/1514732/files/aragorn_1.png</subfield>
    <subfield code="y">00000 (\subref{fig:aragorn}) The ARAGORN front-end comprises 4~+~1 Artix-7 FPGAs, four of which implement 384 TDC channels. The central FPGA acts as data hub and masters the communication with the SFP+ and CXP transceiver sockets. (\subref{fig:star_topo}) Star topology interconnection of up to eight ARAGORN front-ends leveraging the CXP transceiver module and the GANDALF~VXS/VME64x~\cite{gandalf} for data readout.</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">255133</subfield>
    <subfield code="u">http://inspirehep.net/record/1514732/files/star_topo.png</subfield>
    <subfield code="y">00001 (\subref{fig:aragorn}) The ARAGORN front-end comprises 4~+~1 Artix-7 FPGAs, four of which implement 384 TDC channels. The central FPGA acts as data hub and masters the communication with the SFP+ and CXP transceiver sockets. (\subref{fig:star_topo}) Star topology interconnection of up to eight ARAGORN front-ends leveraging the CXP transceiver module and the GANDALF~VXS/VME64x~\cite{gandalf} for data readout.</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">27175</subfield>
    <subfield code="u">http://inspirehep.net/record/1514732/files/reconfigure.png</subfield>
    <subfield code="y">00006 Reconfiguration flow chart.</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">6906</subfield>
    <subfield code="u">http://inspirehep.net/record/1514732/files/dnl_max.png</subfield>
    <subfield code="y">00005 Channel with minimum (\subref{fig:dnl_min}) and maximum (\subref{fig:dnl_max}) DNL.</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">6956</subfield>
    <subfield code="u">http://inspirehep.net/record/1514732/files/dnl_min.png</subfield>
    <subfield code="y">00004 Channel with minimum (\subref{fig:dnl_min}) and maximum (\subref{fig:dnl_max}) DNL.</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">8469</subfield>
    <subfield code="u">http://inspirehep.net/record/1514732/files/tdc_channel_2.png</subfield>
    <subfield code="y">00002 (\subref{fig:tdc_channel}) Block diagram of a TDC channel. (\subref{fig:tdc_overview}) Top-level view of the TDC-FPGA design.</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">3073846</subfield>
    <subfield code="u">http://inspirehep.net/record/1514732/files/arXiv:1702.06713.pdf</subfield>
  </datafield>
  <datafield tag="909" ind1="C" ind2="O">
    <subfield code="o">oai:inspirehep.net:1514732</subfield>
    <subfield code="p">INSPIRE:HEP</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">ConferencePaper</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">CORE</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">arXiv</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">Citeable</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">HEP</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="o">1</subfield>
    <subfield code="h">F. Herrmann</subfield>
    <subfield code="m">Development and verification of a high performance electronic readout framework for high energy physics, PhD thesis, Univ. Freiburg, Germany</subfield>
    <subfield code="y">2011</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="o">2</subfield>
    <subfield code="c">COMPASS Collaboration</subfield>
    <subfield code="m">COMPASS-II Proposal SPSC-P-340</subfield>
    <subfield code="r">CERN-SPSC-2010-014</subfield>
    <subfield code="y">2010</subfield>
    <subfield code="0">1127460</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="o">3</subfield>
    <subfield code="h">J. Kalisz</subfield>
    <subfield code="m">Review of methods for time interval measurements with picosecond resolution</subfield>
    <subfield code="s">Metrologia,41,17</subfield>
    <subfield code="y">2004</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="o">4</subfield>
    <subfield code="m">Xilinx Inc., 7 Series FPGAs GTP Transceivers User Guide, UG482</subfield>
    <subfield code="y">2014</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="o">5</subfield>
    <subfield code="h">R. Giordano and A. Aloisio</subfield>
    <subfield code="m">Fixed-Latency, Multi-Gigabit Serial Links With Xilinx FPGAs</subfield>
    <subfield code="s">IEEE Trans.Nucl.Sci.,58,194-201</subfield>
    <subfield code="y">2011</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="6">
    <subfield code="a">0-0-1-1-0-0-0</subfield>
    <subfield code="t">2017-02-23 09:32:41</subfield>
    <subfield code="v">Invenio/1.1.2.1260-aa76f refextract/1.5.44</subfield>
    <subfield code="v">content.pdf;1</subfield>
  </datafield>
</record>
