Created a DragonFly topology with dimension 4

****************************************************************
*                      CasHMC version 1.1                      *
*            Date : 2018/08/02      Time : 13:04:03            *
****************************************************************

 = Log folder generating information
   Result folder already exists (./result/)

   === Simulation start === 
  [ graph/CasHMC_plot_no0.dat ] is generated
  [ graph/CasHMC_plot_no0.gnuplot ] is generated

in case when the program exits with an error, please run the following command
kill -9 19021 
  -- {41810} cmd: /home/sungkeun/git/active-routing-fullsim-operand-granularity-sgemm/pin/intel64/bin/pinbin -t /home/sungkeun/git/active-routing-fullsim-operand-granularity-sgemm/Pthread/mypthreadtool -port 41810 -skip_first 0 -run_roi true -- ./sgemm -i 4096,4096,4096 -n 16 -s 1 -t 4 
initiating context at the begining ...
  -- [           0]: {41810} thread 0 is created
finish context initialization ...
NYI: __pthread_initialize_minimal at: 0x45e0d0
NYI: __linkin_atfork at: 0x4b9be0
Generate 4096x4096 matrix
Generate 4096x4096 matrix
I am in ::::::::::::::::::::::::::::::::::: ROI-Begin
[MCSIM-HOOKS] ROI begin
m: 4096, n: 4096, k: 4096, lda: 4096, ldb: 4096, ldc: 4096, nthreads: 16
  -- [       50060]: {41810} thread 1 is created
  -- [       50060]: {41810} thread 2 is created
  -- [       50060]: {41810} thread 3 is created
  -- [       50060]: {41810} thread 4 is created
  -- [       50060]: {41810} thread 5 is created
  -- [       50060]: {41810} thread 6 is created
  -- [       50060]: {41810} thread 7 is created
  -- [       50060]: {41810} thread 8 is created
  -- [       50060]: {41810} thread 9 is created
  -- [       50060]: {41810} thread 10 is created
  -- [       50060]: {41810} thread 11 is created
  -- [       51820]: {41810} thread 12 is created
  -- [       51820]: {41810} thread 13 is created
  -- [       51820]: {41810} thread 14 is created
  -- [       51820]: {41810} thread 15 is created
  -- [     1764380]: {41810} thread 12 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 1 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 2 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 3 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 4 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 5 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 6 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 7 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 8 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 9 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 10 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 11 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 13 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 14 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [     1764380]: {41810} thread 15 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
I am in ::::::::::::::::::::::::::::::::::: ROI-End
[MCSIM-HOOKS] ROI end
GFLOPs = 0.99649
IO        : 162.763952
Compute   : 137.923005
Timer Wall Time: 302.068634
  -- [     1764390]: {41810} thread 0 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- {41810} total number of unsimulated (ins, rd, wr, rd_2nd): (3615, 939, 589, 0)
  -- {41810} (cond_broadcast, cond_signal, cond_wait, barrier) = (0, 0, 0, 32)
Pthread Tool ngather: 0
 -- event became empty at cycle = 1776820 num_threads 
  -- event became empty at cycle = 1776820
  -- th[  0] fetched 59671 instrs
  -- th[  1] fetched 58009 instrs
  -- th[  2] fetched 57982 instrs
  -- th[  3] fetched 58005 instrs
  -- th[  4] fetched 57990 instrs
  -- th[  5] fetched 57964 instrs
  -- th[  6] fetched 57973 instrs
  -- th[  7] fetched 58033 instrs
  -- th[  8] fetched 57954 instrs
  -- th[  9] fetched 58010 instrs
  -- th[ 10] fetched 58016 instrs
  -- th[ 11] fetched 57986 instrs
  -- th[ 12] fetched 57936 instrs
  -- th[ 13] fetched 58027 instrs
  -- th[ 14] fetched 58044 instrs
  -- th[ 15] fetched 57957 instrs
  -- total number of fetched instructions : 929557 (IPC =   5.231)
  -- total number of ticks: 1776820 , cycles: 177682
  -- total number of mem accs : 232537
  -- total number of updates : 0
  -- total number of gathers : 0
  -- total number of back invalidations : 0
  -- average update request latency : -nan
  -- average update stalls in hmc controllers : -nan
  -- average update roundtrip latency : -nan
  -- average gather roundtrip latency : -nan
  -- OOO [  0] : fetched      59671 instrs, branch (miss, access)=(       98,       4400)=   2.23%, nacks= 2250, x87_ops= 0, call_ops= 59, latest_ip= 0x400cc0, num_read= 21468, num_write= 4603, tot_mem_wr_time= 6615890, tot_mem_rd_time= 25531490, tot_dep_dist= 5452261
  -- OOO [  1] : fetched      58009 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 47, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21045, num_write= 4127, tot_mem_wr_time= 5236590, tot_mem_rd_time= 21743270, tot_dep_dist= 5407437
  -- OOO [  2] : fetched      57982 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 46, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21018, num_write= 4127, tot_mem_wr_time= 5147520, tot_mem_rd_time= 22254130, tot_dep_dist= 5409502
  -- OOO [  3] : fetched      58005 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 49, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21041, num_write= 4127, tot_mem_wr_time= 5440060, tot_mem_rd_time= 23429670, tot_dep_dist= 5378944
  -- OOO [  4] : fetched      57990 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 26, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21026, num_write= 4127, tot_mem_wr_time= 4876190, tot_mem_rd_time= 21681880, tot_dep_dist= 5399048
  -- OOO [  5] : fetched      57964 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 66, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21000, num_write= 4127, tot_mem_wr_time= 5037600, tot_mem_rd_time= 20859300, tot_dep_dist= 5400604
  -- OOO [  6] : fetched      57973 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 31, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21009, num_write= 4127, tot_mem_wr_time= 4862630, tot_mem_rd_time= 21411330, tot_dep_dist= 5386264
  -- OOO [  7] : fetched      58033 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 37, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21069, num_write= 4127, tot_mem_wr_time= 4983960, tot_mem_rd_time= 22214670, tot_dep_dist= 5374483
  -- OOO [  8] : fetched      57954 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 20, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 20990, num_write= 4127, tot_mem_wr_time= 4970200, tot_mem_rd_time= 24206200, tot_dep_dist= 5417168
  -- OOO [  9] : fetched      58010 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 31, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21046, num_write= 4127, tot_mem_wr_time= 5019140, tot_mem_rd_time= 23460400, tot_dep_dist= 5413277
  -- OOO [ 10] : fetched      58016 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 21, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21052, num_write= 4127, tot_mem_wr_time= 5003300, tot_mem_rd_time= 24191330, tot_dep_dist= 5407158
  -- OOO [ 11] : fetched      57986 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 62, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21022, num_write= 4127, tot_mem_wr_time= 4935650, tot_mem_rd_time= 24528040, tot_dep_dist= 5389092
  -- OOO [ 12] : fetched      57936 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 60, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 20972, num_write= 4127, tot_mem_wr_time= 6564520, tot_mem_rd_time= 29629110, tot_dep_dist= 5392423
  -- OOO [ 13] : fetched      58027 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 51, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21063, num_write= 4127, tot_mem_wr_time= 5216770, tot_mem_rd_time= 24384800, tot_dep_dist= 5422778
  -- OOO [ 14] : fetched      58044 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 58, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 21080, num_write= 4127, tot_mem_wr_time= 5265750, tot_mem_rd_time= 24642430, tot_dep_dist= 5414425
  -- OOO [ 15] : fetched      57957 instrs, branch (miss, access)=(       15,       4115)=   0.36%, nacks= 70, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 20993, num_write= 4127, tot_mem_wr_time= 5340030, tot_mem_rd_time= 25995960, tot_dep_dist= 5397033
  -- L2$ [  0] : RD (miss, access)=(       4223,       4299)=  98.23%
  -- L2$ [  0] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [  0] : EV_from_L1 (miss, access)=(          0,       4104)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 982,   17,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  1] : RD (miss, access)=(       4097,       4097)= 100.00%
  -- L2$ [  1] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [  1] : EV_from_L1 (miss, access)=(          0,       4095)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 984,   15,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  2] : RD (miss, access)=(       4117,       4118)=  99.98%
  -- L2$ [  2] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [  2] : EV_from_L1 (miss, access)=(          0,       4092)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 983,   16,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  3] : RD (miss, access)=(       4098,       4099)=  99.98%
  -- L2$ [  3] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [  3] : EV_from_L1 (miss, access)=(          0,       4087)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 984,   15,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  4] : RD (miss, access)=(       4108,       4111)=  99.93%
  -- L2$ [  4] : WR (miss, access)=(          0,          3)=   0.00%
  -- L2$ [  4] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          3,          0,          0)
  -- L2$ [  4] : EV_from_L1 (miss, access)=(          0,       4096)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 983,   16,    0,    0,    0), num_dirty_lines (pid:#) = 0 : 3 , 
  -- L2$ [  5] : RD (miss, access)=(       4100,       4100)= 100.00%
  -- L2$ [  5] : WR (miss, access)=(          9,         10)=  90.00%
  -- L2$ [  5] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          1,          0,          0)
  -- L2$ [  5] : EV_from_L1 (miss, access)=(          0,       4080)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 983,   15,    0,    0,    0), num_dirty_lines (pid:#) = 0 : 10 , 
  -- L2$ [  6] : RD (miss, access)=(       4150,       4151)=  99.98%
  -- L2$ [  6] : WR (miss, access)=(         15,         55)=  27.27%
  -- L2$ [  6] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3856,          0,         40,          0,          0)
  -- L2$ [  6] : EV_from_L1 (miss, access)=(          0,       4136)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 981,   15,    0,    2,    0), num_dirty_lines (pid:#) = 0 : 39 , 
  -- L2$ [  7] : RD (miss, access)=(       4139,       4140)=  99.98%
  -- L2$ [  7] : WR (miss, access)=(          0,         24)=   0.00%
  -- L2$ [  7] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,         24,          0,          0)
  -- L2$ [  7] : EV_from_L1 (miss, access)=(          0,       4105)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 981,   16,    0,    1,    0), num_dirty_lines (pid:#) = 0 : 24 , 
  -- L2$ [  8] : RD (miss, access)=(       4096,       4098)=  99.95%
  -- L2$ [  8] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [  8] : EV_from_L1 (miss, access)=(          0,       4098)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 984,   15,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  9] : RD (miss, access)=(       4096,       4096)= 100.00%
  -- L2$ [  9] : WR (miss, access)=(         22,         22)= 100.00%
  -- L2$ [  9] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [  9] : EV_from_L1 (miss, access)=(          0,       4096)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 983,   15,    0,    1,    0), num_dirty_lines (pid:#) = 0 : 22 , 
  -- L2$ [ 10] : RD (miss, access)=(       4096,       4097)=  99.98%
  -- L2$ [ 10] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [ 10] : EV_from_L1 (miss, access)=(          0,       4097)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 984,   15,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 11] : RD (miss, access)=(       4097,       4097)= 100.00%
  -- L2$ [ 11] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [ 11] : EV_from_L1 (miss, access)=(          0,       4096)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 984,   15,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 12] : RD (miss, access)=(       4096,       4100)=  99.90%
  -- L2$ [ 12] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [ 12] : EV_from_L1 (miss, access)=(          0,       4100)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 984,   15,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 13] : RD (miss, access)=(       4111,       4111)= 100.00%
  -- L2$ [ 13] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [ 13] : EV_from_L1 (miss, access)=(          0,       4096)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 984,   15,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 14] : RD (miss, access)=(       4096,       4100)=  99.90%
  -- L2$ [ 14] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       3840,          0,          0,          0,          0)
  -- L2$ [ 14] : EV_from_L1 (miss, access)=(          0,       4100)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 984,   15,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 15] : RD (miss, access)=(       4107,       4152)=  98.92%
  -- L2$ [ 15] : WR (miss, access)=(         25,         31)=  80.65%
  -- L2$ [ 15] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(         21,       3844,         21,          4,          0,          0)
  -- L2$ [ 15] : EV_from_L1 (miss, access)=(          1,       4099)= 0.02%,  L2$ (i,e,s,m,tr) ratio=( 982,   15,    0,    1,    0), num_dirty_lines (pid:#) = 0 : 27 , 
  -- Dir [  0] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (16424, 17, 0, 0, 4, 0, 16412, 0, 29)
  -- Dir [  0] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 15364, 0, 16424, 76880, 28674, 12247, 13042, 0, 0), 16424, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  1] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (16438, 19, 0, 0, 4, 0, 16428, 0, 29)
  -- Dir [  1] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 15364, 0, 16438, 76929, 28705, 12265, 13058, 0, 0), 16438, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  2] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (16482, 18, 0, 0, 6, 0, 16447, 0, 53)
  -- Dir [  2] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 15368, 0, 16482, 77000, 28730, 12245, 13043, 0, 0), 16482, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  3] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (16429, 18, 0, 0, 4, 0, 16415, 0, 32)
  -- Dir [  3] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 15364, 0, 16429, 76893, 28680, 12248, 13049, 0, 0), 16429, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- HMCCtrl [0] : (rd, wr, evict, update, gather) = (   28674,        0,    13047,        0,        0), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.76,     -nan,     0.36,    57.77,     -nan,    52.54), (avg_update_req, avg_update_stall [cycles]) = (    -nan,     -nan)
(ct_hmc, 0) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [1] : (rd, wr, evict, update, gather) = (   28705,        0,    13062,        0,        0), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.77,     -nan,     0.39,    60.27,     -nan,    53.54), (avg_update_req, avg_update_stall [cycles]) = (    -nan,     -nan)
(ct_hmc, 1) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [2] : (rd, wr, evict, update, gather) = (   28730,        0,    13049,        0,        0), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.75,     -nan,     0.36,    56.78,     -nan,    50.87), (avg_update_req, avg_update_stall [cycles]) = (    -nan,     -nan)
(ct_hmc, 2) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [3] : (rd, wr, evict, update, gather) = (   28680,        0,    13054,        0,        0), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.78,     -nan,     0.41,    58.53,     -nan,    51.18), (avg_update_req, avg_update_stall [cycles]) = (    -nan,     -nan)
(ct_hmc, 3) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- MESH[0] : average hop = 4.03
  -- NoC [  0] : (req, crq, rep) = (189240, 0, 801960), num_data_transfers = 61689
  -- L1$I[  0] : RD (miss, access)=(         81,       1513)=   5.35%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  1] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  2] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  3] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  4] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  5] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  6] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  7] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  8] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  9] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 10] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 11] : RD (miss, access)=(         12,       1381)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 12] : RD (miss, access)=(         12,       1379)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 13] : RD (miss, access)=(         12,       1382)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 14] : RD (miss, access)=(         12,       1382)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 15] : RD (miss, access)=(         12,       1382)=   0.87%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  0] : RD (miss, access)=(      16220,      21479)=  75.52%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  0] : WR (miss, access)=(       2265,       2746)=  82.48%
  -- L1$D[  0] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          1,       4102,         22,         13,          1,          1), num_dirty_lines (pid:#) = 0 : 15 , 
  -- L1$D[  1] : RD (miss, access)=(      16258,      21045)=  77.25%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  1] : WR (miss, access)=(         50,         78)=  64.10%
  -- L1$D[  1] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4099,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[  2] : RD (miss, access)=(      16215,      21020)=  77.14%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  2] : WR (miss, access)=(         47,         75)=  62.67%
  -- L1$D[  2] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4098,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[  3] : RD (miss, access)=(      16146,      21045)=  76.72%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  3] : WR (miss, access)=(         48,         76)=  63.16%
  -- L1$D[  3] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4104,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[  4] : RD (miss, access)=(      16195,      21026)=  77.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  4] : WR (miss, access)=(         29,         57)=  50.88%
  -- L1$D[  4] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4098,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[  5] : RD (miss, access)=(      16266,      21002)=  77.45%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  5] : WR (miss, access)=(         67,         95)=  70.53%
  -- L1$D[  5] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4100,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[  6] : RD (miss, access)=(      16211,      21011)=  77.15%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  6] : WR (miss, access)=(         32,         60)=  53.33%
  -- L1$D[  6] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4098,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[  7] : RD (miss, access)=(      16237,      21073)=  77.05%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  7] : WR (miss, access)=(         36,         64)=  56.25%
  -- L1$D[  7] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4097,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[  8] : RD (miss, access)=(      16293,      20996)=  77.60%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  8] : WR (miss, access)=(         17,         45)=  37.78%
  -- L1$D[  8] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4097,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[  9] : RD (miss, access)=(      16308,      21046)=  77.49%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  9] : WR (miss, access)=(         34,         62)=  54.84%
  -- L1$D[  9] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4097,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[ 10] : RD (miss, access)=(      16285,      21054)=  77.35%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 10] : WR (miss, access)=(         22,         50)=  44.00%
  -- L1$D[ 10] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          1,       4099,          1,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[ 11] : RD (miss, access)=(      16252,      21022)=  77.31%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 11] : WR (miss, access)=(         65,         93)=  69.89%
  -- L1$D[ 11] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          1,       4098,          1,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[ 12] : RD (miss, access)=(      16144,      20976)=  76.96%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 12] : WR (miss, access)=(         59,         87)=  67.82%
  -- L1$D[ 12] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4098,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[ 13] : RD (miss, access)=(      16325,      21065)=  77.50%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 13] : WR (miss, access)=(         52,         80)=  65.00%
  -- L1$D[ 13] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4097,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[ 14] : RD (miss, access)=(      16283,      21080)=  77.24%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 14] : WR (miss, access)=(         61,         89)=  68.54%
  -- L1$D[ 14] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,       4097,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L1$D[ 15] : RD (miss, access)=(      16294,      21004)=  77.58%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 15] : WR (miss, access)=(         62,         90)=  68.89%
  -- L1$D[ 15] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          1,       4097,          1,          4,          3,          3), num_dirty_lines (pid:#) = 0 : 4 , 
  -- TLBI[0] : (miss, access) = (13, 1513) = 0.86%
  -- TLBI[1] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[2] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[3] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[4] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[5] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[6] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[7] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[8] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[9] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[10] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[11] : (miss, access) = (4, 1381) = 0.29%
  -- TLBI[12] : (miss, access) = (4, 1379) = 0.29%
  -- TLBI[13] : (miss, access) = (4, 1382) = 0.29%
  -- TLBI[14] : (miss, access) = (4, 1382) = 0.29%
  -- TLBI[15] : (miss, access) = (4, 1382) = 0.29%
  -- TLBD[0] : (miss, access) = (21, 21975) = 0.10%
  -- TLBD[1] : (miss, access) = (21, 21076) = 0.10%
  -- TLBD[2] : (miss, access) = (21, 21049) = 0.10%
  -- TLBD[3] : (miss, access) = (21, 21072) = 0.10%
  -- TLBD[4] : (miss, access) = (21, 21057) = 0.10%
  -- TLBD[5] : (miss, access) = (21, 21031) = 0.10%
  -- TLBD[6] : (miss, access) = (21, 21040) = 0.10%
  -- TLBD[7] : (miss, access) = (21, 21100) = 0.10%
  -- TLBD[8] : (miss, access) = (20, 21021) = 0.10%
  -- TLBD[9] : (miss, access) = (21, 21077) = 0.10%
  -- TLBD[10] : (miss, access) = (21, 21083) = 0.10%
  -- TLBD[11] : (miss, access) = (21, 21053) = 0.10%
  -- TLBD[12] : (miss, access) = (21, 21003) = 0.10%
  -- TLBD[13] : (miss, access) = (21, 21094) = 0.10%
  -- TLBD[14] : (miss, access) = (21, 21111) = 0.10%
  -- TLBD[15] : (miss, access) = (21, 21024) = 0.10%
 ## VLTCtrller DRAM_rd_bw:27.35GBps DRAM_wr_bw:9.68GBps DRAM_act_bw:0.00GBps
  [ result/CasHMC_dfly_pei_sgemm_4096_1_setting.log ] is generated

   === Simulation finished  ( CPU clk:643258 ) ===   
  [ result/CasHMC_dfly_pei_sgemm_4096_1_result.log ] is generated

