// Seed: 3673694482
module module_0;
  assign id_1 = 1;
  wire id_2;
  id_3(
      .id_0(), .id_1(id_1), .id_2(1 + id_4), .id_3(1), .id_4(id_2), .id_5(1'h0)
  );
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0  id_3
);
  assign id_5 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  logic [7:0] id_1;
  assign id_1[1] = 'b0;
  assign id_1[1] = id_1;
  module_0 modCall_1 ();
endmodule
