/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Feb  8 12:53:13 2016
 *                 Full Compile MD5 Checksum  7c463a9180016920b3e03273285ff33d
 *                     (minus title and desc)
 *                 MD5 Checksum               30fed0099690880293569d98807ed1d8
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     749
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_CBUS_INTR2_0_H__
#define BCHP_CBUS_INTR2_0_H__

/***************************************************************************
 *CBUS_INTR2_0 - Level 2 Interrupt Registers 0
 ***************************************************************************/
#define BCHP_CBUS_INTR2_0_CPU_STATUS             0x01583800 /* [RO] CPU Interrupt Status Register */
#define BCHP_CBUS_INTR2_0_CPU_SET                0x01583804 /* [WO] CPU Interrupt Set Register */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR              0x01583808 /* [WO] CPU Interrupt Clear Register */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS        0x0158380c /* [RO] CPU Interrupt Mask Status Register */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET           0x01583810 /* [WO] CPU Interrupt Mask Set Register */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR         0x01583814 /* [WO] CPU Interrupt Mask Clear Register */
#define BCHP_CBUS_INTR2_0_PCI_STATUS             0x01583818 /* [RO] PCI Interrupt Status Register */
#define BCHP_CBUS_INTR2_0_PCI_SET                0x0158381c /* [WO] PCI Interrupt Set Register */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR              0x01583820 /* [WO] PCI Interrupt Clear Register */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS        0x01583824 /* [RO] PCI Interrupt Mask Status Register */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET           0x01583828 /* [WO] PCI Interrupt Mask Set Register */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR         0x0158382c /* [WO] PCI Interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU Interrupt Status Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: CPU_STATUS :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_reserved0_MASK                0xfffffe00
#define BCHP_CBUS_INTR2_0_CPU_STATUS_reserved0_SHIFT               9

/* CBUS_INTR2_0 :: CPU_STATUS :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_IMP_CHANGED_MASK              0x00000100
#define BCHP_CBUS_INTR2_0_CPU_STATUS_IMP_CHANGED_SHIFT             8

/* CBUS_INTR2_0 :: CPU_STATUS :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_SCHEDULER_DROP_PKT_MASK       0x00000080
#define BCHP_CBUS_INTR2_0_CPU_STATUS_SCHEDULER_DROP_PKT_SHIFT      7

/* CBUS_INTR2_0 :: CPU_STATUS :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_FOLLOWER_DROP_PKT_MASK        0x00000040
#define BCHP_CBUS_INTR2_0_CPU_STATUS_FOLLOWER_DROP_PKT_SHIFT       6

/* CBUS_INTR2_0 :: CPU_STATUS :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_FOLLOWER_PKT_MASK             0x00000020
#define BCHP_CBUS_INTR2_0_CPU_STATUS_FOLLOWER_PKT_SHIFT            5

/* CBUS_INTR2_0 :: CPU_STATUS :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_INITIATOR_PKT_MASK            0x00000010
#define BCHP_CBUS_INTR2_0_CPU_STATUS_INITIATOR_PKT_SHIFT           4

/* CBUS_INTR2_0 :: CPU_STATUS :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_DISCONNECT_DONE_MASK          0x00000008
#define BCHP_CBUS_INTR2_0_CPU_STATUS_DISCONNECT_DONE_SHIFT         3

/* CBUS_INTR2_0 :: CPU_STATUS :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_DISCONNECT_RECEIVED_MASK      0x00000004
#define BCHP_CBUS_INTR2_0_CPU_STATUS_DISCONNECT_RECEIVED_SHIFT     2

/* CBUS_INTR2_0 :: CPU_STATUS :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_DISCOVERY_FAILED_MASK         0x00000002
#define BCHP_CBUS_INTR2_0_CPU_STATUS_DISCOVERY_FAILED_SHIFT        1

/* CBUS_INTR2_0 :: CPU_STATUS :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_CPU_STATUS_DISCOVERY_SUCCEEDED_MASK      0x00000001
#define BCHP_CBUS_INTR2_0_CPU_STATUS_DISCOVERY_SUCCEEDED_SHIFT     0

/***************************************************************************
 *CPU_SET - CPU Interrupt Set Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: CPU_SET :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_CPU_SET_reserved0_MASK                   0xfffffe00
#define BCHP_CBUS_INTR2_0_CPU_SET_reserved0_SHIFT                  9

/* CBUS_INTR2_0 :: CPU_SET :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_CPU_SET_IMP_CHANGED_MASK                 0x00000100
#define BCHP_CBUS_INTR2_0_CPU_SET_IMP_CHANGED_SHIFT                8
#define BCHP_CBUS_INTR2_0_CPU_SET_IMP_CHANGED_DEFAULT              0x00000000

/* CBUS_INTR2_0 :: CPU_SET :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_CPU_SET_SCHEDULER_DROP_PKT_MASK          0x00000080
#define BCHP_CBUS_INTR2_0_CPU_SET_SCHEDULER_DROP_PKT_SHIFT         7
#define BCHP_CBUS_INTR2_0_CPU_SET_SCHEDULER_DROP_PKT_DEFAULT       0x00000000

/* CBUS_INTR2_0 :: CPU_SET :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_CPU_SET_FOLLOWER_DROP_PKT_MASK           0x00000040
#define BCHP_CBUS_INTR2_0_CPU_SET_FOLLOWER_DROP_PKT_SHIFT          6
#define BCHP_CBUS_INTR2_0_CPU_SET_FOLLOWER_DROP_PKT_DEFAULT        0x00000000

/* CBUS_INTR2_0 :: CPU_SET :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_CPU_SET_FOLLOWER_PKT_MASK                0x00000020
#define BCHP_CBUS_INTR2_0_CPU_SET_FOLLOWER_PKT_SHIFT               5
#define BCHP_CBUS_INTR2_0_CPU_SET_FOLLOWER_PKT_DEFAULT             0x00000000

/* CBUS_INTR2_0 :: CPU_SET :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_CPU_SET_INITIATOR_PKT_MASK               0x00000010
#define BCHP_CBUS_INTR2_0_CPU_SET_INITIATOR_PKT_SHIFT              4
#define BCHP_CBUS_INTR2_0_CPU_SET_INITIATOR_PKT_DEFAULT            0x00000000

/* CBUS_INTR2_0 :: CPU_SET :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCONNECT_DONE_MASK             0x00000008
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCONNECT_DONE_SHIFT            3
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCONNECT_DONE_DEFAULT          0x00000000

/* CBUS_INTR2_0 :: CPU_SET :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCONNECT_RECEIVED_MASK         0x00000004
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCONNECT_RECEIVED_SHIFT        2
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCONNECT_RECEIVED_DEFAULT      0x00000000

/* CBUS_INTR2_0 :: CPU_SET :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCOVERY_FAILED_MASK            0x00000002
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCOVERY_FAILED_SHIFT           1
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCOVERY_FAILED_DEFAULT         0x00000000

/* CBUS_INTR2_0 :: CPU_SET :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCOVERY_SUCCEEDED_MASK         0x00000001
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCOVERY_SUCCEEDED_SHIFT        0
#define BCHP_CBUS_INTR2_0_CPU_SET_DISCOVERY_SUCCEEDED_DEFAULT      0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU Interrupt Clear Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: CPU_CLEAR :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_reserved0_MASK                 0xfffffe00
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_reserved0_SHIFT                9

/* CBUS_INTR2_0 :: CPU_CLEAR :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_IMP_CHANGED_MASK               0x00000100
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_IMP_CHANGED_SHIFT              8
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_IMP_CHANGED_DEFAULT            0x00000000

/* CBUS_INTR2_0 :: CPU_CLEAR :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_SCHEDULER_DROP_PKT_MASK        0x00000080
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_SCHEDULER_DROP_PKT_SHIFT       7
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_SCHEDULER_DROP_PKT_DEFAULT     0x00000000

/* CBUS_INTR2_0 :: CPU_CLEAR :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_FOLLOWER_DROP_PKT_MASK         0x00000040
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_FOLLOWER_DROP_PKT_SHIFT        6
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_FOLLOWER_DROP_PKT_DEFAULT      0x00000000

/* CBUS_INTR2_0 :: CPU_CLEAR :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_FOLLOWER_PKT_MASK              0x00000020
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_FOLLOWER_PKT_SHIFT             5
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_FOLLOWER_PKT_DEFAULT           0x00000000

/* CBUS_INTR2_0 :: CPU_CLEAR :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_INITIATOR_PKT_MASK             0x00000010
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_INITIATOR_PKT_SHIFT            4
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_INITIATOR_PKT_DEFAULT          0x00000000

/* CBUS_INTR2_0 :: CPU_CLEAR :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCONNECT_DONE_MASK           0x00000008
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCONNECT_DONE_SHIFT          3
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCONNECT_DONE_DEFAULT        0x00000000

/* CBUS_INTR2_0 :: CPU_CLEAR :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCONNECT_RECEIVED_MASK       0x00000004
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCONNECT_RECEIVED_SHIFT      2
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCONNECT_RECEIVED_DEFAULT    0x00000000

/* CBUS_INTR2_0 :: CPU_CLEAR :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCOVERY_FAILED_MASK          0x00000002
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCOVERY_FAILED_SHIFT         1
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCOVERY_FAILED_DEFAULT       0x00000000

/* CBUS_INTR2_0 :: CPU_CLEAR :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCOVERY_SUCCEEDED_MASK       0x00000001
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCOVERY_SUCCEEDED_SHIFT      0
#define BCHP_CBUS_INTR2_0_CPU_CLEAR_DISCOVERY_SUCCEEDED_DEFAULT    0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU Interrupt Mask Status Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_reserved0_MASK           0xfffffe00
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT          9

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_IMP_CHANGED_MASK         0x00000100
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_IMP_CHANGED_SHIFT        8
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_IMP_CHANGED_DEFAULT      0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_SCHEDULER_DROP_PKT_MASK  0x00000080
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_SCHEDULER_DROP_PKT_SHIFT 7
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_SCHEDULER_DROP_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_FOLLOWER_DROP_PKT_MASK   0x00000040
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_FOLLOWER_DROP_PKT_SHIFT  6
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_FOLLOWER_DROP_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_FOLLOWER_PKT_MASK        0x00000020
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_FOLLOWER_PKT_SHIFT       5
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_FOLLOWER_PKT_DEFAULT     0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_INITIATOR_PKT_MASK       0x00000010
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_INITIATOR_PKT_SHIFT      4
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_INITIATOR_PKT_DEFAULT    0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCONNECT_DONE_MASK     0x00000008
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCONNECT_DONE_SHIFT    3
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCONNECT_DONE_DEFAULT  0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCONNECT_RECEIVED_MASK 0x00000004
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCONNECT_RECEIVED_SHIFT 2
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCONNECT_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCOVERY_FAILED_MASK    0x00000002
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCOVERY_FAILED_SHIFT   1
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCOVERY_FAILED_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_STATUS :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCOVERY_SUCCEEDED_MASK 0x00000001
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCOVERY_SUCCEEDED_SHIFT 0
#define BCHP_CBUS_INTR2_0_CPU_MASK_STATUS_DISCOVERY_SUCCEEDED_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU Interrupt Mask Set Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_reserved0_MASK              0xfffffe00
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_reserved0_SHIFT             9

/* CBUS_INTR2_0 :: CPU_MASK_SET :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_IMP_CHANGED_MASK            0x00000100
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_IMP_CHANGED_SHIFT           8
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_IMP_CHANGED_DEFAULT         0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_SET :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_SCHEDULER_DROP_PKT_MASK     0x00000080
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_SCHEDULER_DROP_PKT_SHIFT    7
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_SCHEDULER_DROP_PKT_DEFAULT  0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_SET :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_FOLLOWER_DROP_PKT_MASK      0x00000040
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_FOLLOWER_DROP_PKT_SHIFT     6
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_FOLLOWER_DROP_PKT_DEFAULT   0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_SET :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_FOLLOWER_PKT_MASK           0x00000020
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_FOLLOWER_PKT_SHIFT          5
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_FOLLOWER_PKT_DEFAULT        0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_SET :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_INITIATOR_PKT_MASK          0x00000010
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_INITIATOR_PKT_SHIFT         4
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_INITIATOR_PKT_DEFAULT       0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_SET :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCONNECT_DONE_MASK        0x00000008
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCONNECT_DONE_SHIFT       3
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCONNECT_DONE_DEFAULT     0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_SET :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCONNECT_RECEIVED_MASK    0x00000004
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCONNECT_RECEIVED_SHIFT   2
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCONNECT_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_SET :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCOVERY_FAILED_MASK       0x00000002
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCOVERY_FAILED_SHIFT      1
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCOVERY_FAILED_DEFAULT    0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_SET :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCOVERY_SUCCEEDED_MASK    0x00000001
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCOVERY_SUCCEEDED_SHIFT   0
#define BCHP_CBUS_INTR2_0_CPU_MASK_SET_DISCOVERY_SUCCEEDED_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU Interrupt Mask Clear Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK            0xfffffe00
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT           9

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_IMP_CHANGED_MASK          0x00000100
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_IMP_CHANGED_SHIFT         8
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_IMP_CHANGED_DEFAULT       0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_SCHEDULER_DROP_PKT_MASK   0x00000080
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_SCHEDULER_DROP_PKT_SHIFT  7
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_SCHEDULER_DROP_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_FOLLOWER_DROP_PKT_MASK    0x00000040
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_FOLLOWER_DROP_PKT_SHIFT   6
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_FOLLOWER_DROP_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_FOLLOWER_PKT_MASK         0x00000020
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_FOLLOWER_PKT_SHIFT        5
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_FOLLOWER_PKT_DEFAULT      0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_INITIATOR_PKT_MASK        0x00000010
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_INITIATOR_PKT_SHIFT       4
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_INITIATOR_PKT_DEFAULT     0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCONNECT_DONE_MASK      0x00000008
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCONNECT_DONE_SHIFT     3
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCONNECT_DONE_DEFAULT   0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCONNECT_RECEIVED_MASK  0x00000004
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCONNECT_RECEIVED_SHIFT 2
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCONNECT_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCOVERY_FAILED_MASK     0x00000002
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCOVERY_FAILED_SHIFT    1
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCOVERY_FAILED_DEFAULT  0x00000001

/* CBUS_INTR2_0 :: CPU_MASK_CLEAR :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCOVERY_SUCCEEDED_MASK  0x00000001
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCOVERY_SUCCEEDED_SHIFT 0
#define BCHP_CBUS_INTR2_0_CPU_MASK_CLEAR_DISCOVERY_SUCCEEDED_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: PCI_STATUS :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_reserved0_MASK                0xfffffe00
#define BCHP_CBUS_INTR2_0_PCI_STATUS_reserved0_SHIFT               9

/* CBUS_INTR2_0 :: PCI_STATUS :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_IMP_CHANGED_MASK              0x00000100
#define BCHP_CBUS_INTR2_0_PCI_STATUS_IMP_CHANGED_SHIFT             8

/* CBUS_INTR2_0 :: PCI_STATUS :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_SCHEDULER_DROP_PKT_MASK       0x00000080
#define BCHP_CBUS_INTR2_0_PCI_STATUS_SCHEDULER_DROP_PKT_SHIFT      7

/* CBUS_INTR2_0 :: PCI_STATUS :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_FOLLOWER_DROP_PKT_MASK        0x00000040
#define BCHP_CBUS_INTR2_0_PCI_STATUS_FOLLOWER_DROP_PKT_SHIFT       6

/* CBUS_INTR2_0 :: PCI_STATUS :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_FOLLOWER_PKT_MASK             0x00000020
#define BCHP_CBUS_INTR2_0_PCI_STATUS_FOLLOWER_PKT_SHIFT            5

/* CBUS_INTR2_0 :: PCI_STATUS :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_INITIATOR_PKT_MASK            0x00000010
#define BCHP_CBUS_INTR2_0_PCI_STATUS_INITIATOR_PKT_SHIFT           4

/* CBUS_INTR2_0 :: PCI_STATUS :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_DISCONNECT_DONE_MASK          0x00000008
#define BCHP_CBUS_INTR2_0_PCI_STATUS_DISCONNECT_DONE_SHIFT         3

/* CBUS_INTR2_0 :: PCI_STATUS :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_DISCONNECT_RECEIVED_MASK      0x00000004
#define BCHP_CBUS_INTR2_0_PCI_STATUS_DISCONNECT_RECEIVED_SHIFT     2

/* CBUS_INTR2_0 :: PCI_STATUS :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_DISCOVERY_FAILED_MASK         0x00000002
#define BCHP_CBUS_INTR2_0_PCI_STATUS_DISCOVERY_FAILED_SHIFT        1

/* CBUS_INTR2_0 :: PCI_STATUS :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_PCI_STATUS_DISCOVERY_SUCCEEDED_MASK      0x00000001
#define BCHP_CBUS_INTR2_0_PCI_STATUS_DISCOVERY_SUCCEEDED_SHIFT     0

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: PCI_SET :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_PCI_SET_reserved0_MASK                   0xfffffe00
#define BCHP_CBUS_INTR2_0_PCI_SET_reserved0_SHIFT                  9

/* CBUS_INTR2_0 :: PCI_SET :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_PCI_SET_IMP_CHANGED_MASK                 0x00000100
#define BCHP_CBUS_INTR2_0_PCI_SET_IMP_CHANGED_SHIFT                8
#define BCHP_CBUS_INTR2_0_PCI_SET_IMP_CHANGED_DEFAULT              0x00000000

/* CBUS_INTR2_0 :: PCI_SET :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_PCI_SET_SCHEDULER_DROP_PKT_MASK          0x00000080
#define BCHP_CBUS_INTR2_0_PCI_SET_SCHEDULER_DROP_PKT_SHIFT         7
#define BCHP_CBUS_INTR2_0_PCI_SET_SCHEDULER_DROP_PKT_DEFAULT       0x00000000

/* CBUS_INTR2_0 :: PCI_SET :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_PCI_SET_FOLLOWER_DROP_PKT_MASK           0x00000040
#define BCHP_CBUS_INTR2_0_PCI_SET_FOLLOWER_DROP_PKT_SHIFT          6
#define BCHP_CBUS_INTR2_0_PCI_SET_FOLLOWER_DROP_PKT_DEFAULT        0x00000000

/* CBUS_INTR2_0 :: PCI_SET :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_PCI_SET_FOLLOWER_PKT_MASK                0x00000020
#define BCHP_CBUS_INTR2_0_PCI_SET_FOLLOWER_PKT_SHIFT               5
#define BCHP_CBUS_INTR2_0_PCI_SET_FOLLOWER_PKT_DEFAULT             0x00000000

/* CBUS_INTR2_0 :: PCI_SET :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_PCI_SET_INITIATOR_PKT_MASK               0x00000010
#define BCHP_CBUS_INTR2_0_PCI_SET_INITIATOR_PKT_SHIFT              4
#define BCHP_CBUS_INTR2_0_PCI_SET_INITIATOR_PKT_DEFAULT            0x00000000

/* CBUS_INTR2_0 :: PCI_SET :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCONNECT_DONE_MASK             0x00000008
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCONNECT_DONE_SHIFT            3
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCONNECT_DONE_DEFAULT          0x00000000

/* CBUS_INTR2_0 :: PCI_SET :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCONNECT_RECEIVED_MASK         0x00000004
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCONNECT_RECEIVED_SHIFT        2
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCONNECT_RECEIVED_DEFAULT      0x00000000

/* CBUS_INTR2_0 :: PCI_SET :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCOVERY_FAILED_MASK            0x00000002
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCOVERY_FAILED_SHIFT           1
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCOVERY_FAILED_DEFAULT         0x00000000

/* CBUS_INTR2_0 :: PCI_SET :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCOVERY_SUCCEEDED_MASK         0x00000001
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCOVERY_SUCCEEDED_SHIFT        0
#define BCHP_CBUS_INTR2_0_PCI_SET_DISCOVERY_SUCCEEDED_DEFAULT      0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: PCI_CLEAR :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_reserved0_MASK                 0xfffffe00
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_reserved0_SHIFT                9

/* CBUS_INTR2_0 :: PCI_CLEAR :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_IMP_CHANGED_MASK               0x00000100
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_IMP_CHANGED_SHIFT              8
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_IMP_CHANGED_DEFAULT            0x00000000

/* CBUS_INTR2_0 :: PCI_CLEAR :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_SCHEDULER_DROP_PKT_MASK        0x00000080
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_SCHEDULER_DROP_PKT_SHIFT       7
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_SCHEDULER_DROP_PKT_DEFAULT     0x00000000

/* CBUS_INTR2_0 :: PCI_CLEAR :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_FOLLOWER_DROP_PKT_MASK         0x00000040
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_FOLLOWER_DROP_PKT_SHIFT        6
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_FOLLOWER_DROP_PKT_DEFAULT      0x00000000

/* CBUS_INTR2_0 :: PCI_CLEAR :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_FOLLOWER_PKT_MASK              0x00000020
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_FOLLOWER_PKT_SHIFT             5
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_FOLLOWER_PKT_DEFAULT           0x00000000

/* CBUS_INTR2_0 :: PCI_CLEAR :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_INITIATOR_PKT_MASK             0x00000010
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_INITIATOR_PKT_SHIFT            4
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_INITIATOR_PKT_DEFAULT          0x00000000

/* CBUS_INTR2_0 :: PCI_CLEAR :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCONNECT_DONE_MASK           0x00000008
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCONNECT_DONE_SHIFT          3
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCONNECT_DONE_DEFAULT        0x00000000

/* CBUS_INTR2_0 :: PCI_CLEAR :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCONNECT_RECEIVED_MASK       0x00000004
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCONNECT_RECEIVED_SHIFT      2
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCONNECT_RECEIVED_DEFAULT    0x00000000

/* CBUS_INTR2_0 :: PCI_CLEAR :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCOVERY_FAILED_MASK          0x00000002
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCOVERY_FAILED_SHIFT         1
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCOVERY_FAILED_DEFAULT       0x00000000

/* CBUS_INTR2_0 :: PCI_CLEAR :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCOVERY_SUCCEEDED_MASK       0x00000001
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCOVERY_SUCCEEDED_SHIFT      0
#define BCHP_CBUS_INTR2_0_PCI_CLEAR_DISCOVERY_SUCCEEDED_DEFAULT    0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_reserved0_MASK           0xfffffe00
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT          9

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_IMP_CHANGED_MASK         0x00000100
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_IMP_CHANGED_SHIFT        8
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_IMP_CHANGED_DEFAULT      0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_SCHEDULER_DROP_PKT_MASK  0x00000080
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_SCHEDULER_DROP_PKT_SHIFT 7
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_SCHEDULER_DROP_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_FOLLOWER_DROP_PKT_MASK   0x00000040
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_FOLLOWER_DROP_PKT_SHIFT  6
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_FOLLOWER_DROP_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_FOLLOWER_PKT_MASK        0x00000020
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_FOLLOWER_PKT_SHIFT       5
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_FOLLOWER_PKT_DEFAULT     0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_INITIATOR_PKT_MASK       0x00000010
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_INITIATOR_PKT_SHIFT      4
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_INITIATOR_PKT_DEFAULT    0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCONNECT_DONE_MASK     0x00000008
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCONNECT_DONE_SHIFT    3
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCONNECT_DONE_DEFAULT  0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCONNECT_RECEIVED_MASK 0x00000004
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCONNECT_RECEIVED_SHIFT 2
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCONNECT_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCOVERY_FAILED_MASK    0x00000002
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCOVERY_FAILED_SHIFT   1
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCOVERY_FAILED_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_STATUS :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCOVERY_SUCCEEDED_MASK 0x00000001
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCOVERY_SUCCEEDED_SHIFT 0
#define BCHP_CBUS_INTR2_0_PCI_MASK_STATUS_DISCOVERY_SUCCEEDED_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_reserved0_MASK              0xfffffe00
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_reserved0_SHIFT             9

/* CBUS_INTR2_0 :: PCI_MASK_SET :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_IMP_CHANGED_MASK            0x00000100
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_IMP_CHANGED_SHIFT           8
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_IMP_CHANGED_DEFAULT         0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_SET :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_SCHEDULER_DROP_PKT_MASK     0x00000080
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_SCHEDULER_DROP_PKT_SHIFT    7
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_SCHEDULER_DROP_PKT_DEFAULT  0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_SET :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_FOLLOWER_DROP_PKT_MASK      0x00000040
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_FOLLOWER_DROP_PKT_SHIFT     6
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_FOLLOWER_DROP_PKT_DEFAULT   0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_SET :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_FOLLOWER_PKT_MASK           0x00000020
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_FOLLOWER_PKT_SHIFT          5
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_FOLLOWER_PKT_DEFAULT        0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_SET :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_INITIATOR_PKT_MASK          0x00000010
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_INITIATOR_PKT_SHIFT         4
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_INITIATOR_PKT_DEFAULT       0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_SET :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCONNECT_DONE_MASK        0x00000008
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCONNECT_DONE_SHIFT       3
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCONNECT_DONE_DEFAULT     0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_SET :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCONNECT_RECEIVED_MASK    0x00000004
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCONNECT_RECEIVED_SHIFT   2
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCONNECT_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_SET :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCOVERY_FAILED_MASK       0x00000002
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCOVERY_FAILED_SHIFT      1
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCOVERY_FAILED_DEFAULT    0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_SET :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCOVERY_SUCCEEDED_MASK    0x00000001
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCOVERY_SUCCEEDED_SHIFT   0
#define BCHP_CBUS_INTR2_0_PCI_MASK_SET_DISCOVERY_SUCCEEDED_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:09] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK            0xfffffe00
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT           9

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: IMP_CHANGED [08:08] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_IMP_CHANGED_MASK          0x00000100
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_IMP_CHANGED_SHIFT         8
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_IMP_CHANGED_DEFAULT       0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: SCHEDULER_DROP_PKT [07:07] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_SCHEDULER_DROP_PKT_MASK   0x00000080
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_SCHEDULER_DROP_PKT_SHIFT  7
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_SCHEDULER_DROP_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: FOLLOWER_DROP_PKT [06:06] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_FOLLOWER_DROP_PKT_MASK    0x00000040
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_FOLLOWER_DROP_PKT_SHIFT   6
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_FOLLOWER_DROP_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: FOLLOWER_PKT [05:05] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_FOLLOWER_PKT_MASK         0x00000020
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_FOLLOWER_PKT_SHIFT        5
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_FOLLOWER_PKT_DEFAULT      0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: INITIATOR_PKT [04:04] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_INITIATOR_PKT_MASK        0x00000010
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_INITIATOR_PKT_SHIFT       4
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_INITIATOR_PKT_DEFAULT     0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: DISCONNECT_DONE [03:03] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCONNECT_DONE_MASK      0x00000008
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCONNECT_DONE_SHIFT     3
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCONNECT_DONE_DEFAULT   0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: DISCONNECT_RECEIVED [02:02] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCONNECT_RECEIVED_MASK  0x00000004
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCONNECT_RECEIVED_SHIFT 2
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCONNECT_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: DISCOVERY_FAILED [01:01] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCOVERY_FAILED_MASK     0x00000002
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCOVERY_FAILED_SHIFT    1
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCOVERY_FAILED_DEFAULT  0x00000001

/* CBUS_INTR2_0 :: PCI_MASK_CLEAR :: DISCOVERY_SUCCEEDED [00:00] */
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCOVERY_SUCCEEDED_MASK  0x00000001
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCOVERY_SUCCEEDED_SHIFT 0
#define BCHP_CBUS_INTR2_0_PCI_MASK_CLEAR_DISCOVERY_SUCCEEDED_DEFAULT 0x00000001

#endif /* #ifndef BCHP_CBUS_INTR2_0_H__ */

/* End of File */
