// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_420_28 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mul_ln351,
        inv_rms,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1,
        grp_float_to_bf16_fu_2560_p_din1,
        grp_float_to_bf16_fu_2560_p_dout0,
        grp_float_to_bf16_fu_2560_p_start,
        grp_float_to_bf16_fu_2560_p_ready,
        grp_float_to_bf16_fu_2560_p_done,
        grp_float_to_bf16_fu_2560_p_idle,
        grp_float_to_bf16_fu_2564_p_din1,
        grp_float_to_bf16_fu_2564_p_dout0,
        grp_float_to_bf16_fu_2564_p_start,
        grp_float_to_bf16_fu_2564_p_ready,
        grp_float_to_bf16_fu_2564_p_done,
        grp_float_to_bf16_fu_2564_p_idle,
        grp_float_to_bf16_fu_2568_p_din1,
        grp_float_to_bf16_fu_2568_p_dout0,
        grp_float_to_bf16_fu_2568_p_start,
        grp_float_to_bf16_fu_2568_p_ready,
        grp_float_to_bf16_fu_2568_p_done,
        grp_float_to_bf16_fu_2568_p_idle,
        grp_float_to_bf16_fu_2572_p_din1,
        grp_float_to_bf16_fu_2572_p_dout0,
        grp_float_to_bf16_fu_2572_p_start,
        grp_float_to_bf16_fu_2572_p_ready,
        grp_float_to_bf16_fu_2572_p_done,
        grp_float_to_bf16_fu_2572_p_idle,
        grp_float_to_bf16_fu_2576_p_din1,
        grp_float_to_bf16_fu_2576_p_dout0,
        grp_float_to_bf16_fu_2576_p_start,
        grp_float_to_bf16_fu_2576_p_ready,
        grp_float_to_bf16_fu_2576_p_done,
        grp_float_to_bf16_fu_2576_p_idle,
        grp_float_to_bf16_fu_2580_p_din1,
        grp_float_to_bf16_fu_2580_p_dout0,
        grp_float_to_bf16_fu_2580_p_start,
        grp_float_to_bf16_fu_2580_p_ready,
        grp_float_to_bf16_fu_2580_p_done,
        grp_float_to_bf16_fu_2580_p_idle,
        grp_float_to_bf16_fu_2328_p_din1,
        grp_float_to_bf16_fu_2328_p_dout0,
        grp_float_to_bf16_fu_2328_p_start,
        grp_float_to_bf16_fu_2328_p_ready,
        grp_float_to_bf16_fu_2328_p_done,
        grp_float_to_bf16_fu_2328_p_idle,
        grp_float_to_bf16_fu_2332_p_din1,
        grp_float_to_bf16_fu_2332_p_dout0,
        grp_float_to_bf16_fu_2332_p_start,
        grp_float_to_bf16_fu_2332_p_ready,
        grp_float_to_bf16_fu_2332_p_done,
        grp_float_to_bf16_fu_2332_p_idle,
        grp_float_to_bf16_fu_2336_p_din1,
        grp_float_to_bf16_fu_2336_p_dout0,
        grp_float_to_bf16_fu_2336_p_start,
        grp_float_to_bf16_fu_2336_p_ready,
        grp_float_to_bf16_fu_2336_p_done,
        grp_float_to_bf16_fu_2336_p_idle,
        grp_float_to_bf16_fu_2340_p_din1,
        grp_float_to_bf16_fu_2340_p_dout0,
        grp_float_to_bf16_fu_2340_p_start,
        grp_float_to_bf16_fu_2340_p_ready,
        grp_float_to_bf16_fu_2340_p_done,
        grp_float_to_bf16_fu_2340_p_idle,
        grp_float_to_bf16_fu_2344_p_din1,
        grp_float_to_bf16_fu_2344_p_dout0,
        grp_float_to_bf16_fu_2344_p_start,
        grp_float_to_bf16_fu_2344_p_ready,
        grp_float_to_bf16_fu_2344_p_done,
        grp_float_to_bf16_fu_2344_p_idle,
        grp_float_to_bf16_fu_2348_p_din1,
        grp_float_to_bf16_fu_2348_p_dout0,
        grp_float_to_bf16_fu_2348_p_start,
        grp_float_to_bf16_fu_2348_p_ready,
        grp_float_to_bf16_fu_2348_p_done,
        grp_float_to_bf16_fu_2348_p_idle,
        grp_float_to_bf16_fu_2352_p_din1,
        grp_float_to_bf16_fu_2352_p_dout0,
        grp_float_to_bf16_fu_2352_p_start,
        grp_float_to_bf16_fu_2352_p_ready,
        grp_float_to_bf16_fu_2352_p_done,
        grp_float_to_bf16_fu_2352_p_idle,
        grp_float_to_bf16_fu_2356_p_din1,
        grp_float_to_bf16_fu_2356_p_dout0,
        grp_float_to_bf16_fu_2356_p_start,
        grp_float_to_bf16_fu_2356_p_ready,
        grp_float_to_bf16_fu_2356_p_done,
        grp_float_to_bf16_fu_2356_p_idle,
        grp_float_to_bf16_fu_2360_p_din1,
        grp_float_to_bf16_fu_2360_p_dout0,
        grp_float_to_bf16_fu_2360_p_start,
        grp_float_to_bf16_fu_2360_p_ready,
        grp_float_to_bf16_fu_2360_p_done,
        grp_float_to_bf16_fu_2360_p_idle,
        grp_float_to_bf16_fu_2364_p_din1,
        grp_float_to_bf16_fu_2364_p_dout0,
        grp_float_to_bf16_fu_2364_p_start,
        grp_float_to_bf16_fu_2364_p_ready,
        grp_float_to_bf16_fu_2364_p_done,
        grp_float_to_bf16_fu_2364_p_idle,
        grp_float_to_bf16_fu_2368_p_din1,
        grp_float_to_bf16_fu_2368_p_dout0,
        grp_float_to_bf16_fu_2368_p_start,
        grp_float_to_bf16_fu_2368_p_ready,
        grp_float_to_bf16_fu_2368_p_done,
        grp_float_to_bf16_fu_2368_p_idle,
        grp_float_to_bf16_fu_2372_p_din1,
        grp_float_to_bf16_fu_2372_p_dout0,
        grp_float_to_bf16_fu_2372_p_start,
        grp_float_to_bf16_fu_2372_p_ready,
        grp_float_to_bf16_fu_2372_p_done,
        grp_float_to_bf16_fu_2372_p_idle,
        grp_float_to_bf16_fu_2376_p_din1,
        grp_float_to_bf16_fu_2376_p_dout0,
        grp_float_to_bf16_fu_2376_p_start,
        grp_float_to_bf16_fu_2376_p_ready,
        grp_float_to_bf16_fu_2376_p_done,
        grp_float_to_bf16_fu_2376_p_idle,
        grp_float_to_bf16_fu_2380_p_din1,
        grp_float_to_bf16_fu_2380_p_dout0,
        grp_float_to_bf16_fu_2380_p_start,
        grp_float_to_bf16_fu_2380_p_ready,
        grp_float_to_bf16_fu_2380_p_done,
        grp_float_to_bf16_fu_2380_p_idle,
        grp_float_to_bf16_fu_2384_p_din1,
        grp_float_to_bf16_fu_2384_p_dout0,
        grp_float_to_bf16_fu_2384_p_start,
        grp_float_to_bf16_fu_2384_p_ready,
        grp_float_to_bf16_fu_2384_p_done,
        grp_float_to_bf16_fu_2384_p_idle,
        grp_float_to_bf16_fu_2388_p_din1,
        grp_float_to_bf16_fu_2388_p_dout0,
        grp_float_to_bf16_fu_2388_p_start,
        grp_float_to_bf16_fu_2388_p_ready,
        grp_float_to_bf16_fu_2388_p_done,
        grp_float_to_bf16_fu_2388_p_idle,
        grp_float_to_bf16_fu_2392_p_din1,
        grp_float_to_bf16_fu_2392_p_dout0,
        grp_float_to_bf16_fu_2392_p_start,
        grp_float_to_bf16_fu_2392_p_ready,
        grp_float_to_bf16_fu_2392_p_done,
        grp_float_to_bf16_fu_2392_p_idle,
        grp_float_to_bf16_fu_2396_p_din1,
        grp_float_to_bf16_fu_2396_p_dout0,
        grp_float_to_bf16_fu_2396_p_start,
        grp_float_to_bf16_fu_2396_p_ready,
        grp_float_to_bf16_fu_2396_p_done,
        grp_float_to_bf16_fu_2396_p_idle,
        grp_float_to_bf16_fu_2400_p_din1,
        grp_float_to_bf16_fu_2400_p_dout0,
        grp_float_to_bf16_fu_2400_p_start,
        grp_float_to_bf16_fu_2400_p_ready,
        grp_float_to_bf16_fu_2400_p_done,
        grp_float_to_bf16_fu_2400_p_idle,
        grp_float_to_bf16_fu_2404_p_din1,
        grp_float_to_bf16_fu_2404_p_dout0,
        grp_float_to_bf16_fu_2404_p_start,
        grp_float_to_bf16_fu_2404_p_ready,
        grp_float_to_bf16_fu_2404_p_done,
        grp_float_to_bf16_fu_2404_p_idle,
        grp_float_to_bf16_fu_2408_p_din1,
        grp_float_to_bf16_fu_2408_p_dout0,
        grp_float_to_bf16_fu_2408_p_start,
        grp_float_to_bf16_fu_2408_p_ready,
        grp_float_to_bf16_fu_2408_p_done,
        grp_float_to_bf16_fu_2408_p_idle,
        grp_float_to_bf16_fu_2412_p_din1,
        grp_float_to_bf16_fu_2412_p_dout0,
        grp_float_to_bf16_fu_2412_p_start,
        grp_float_to_bf16_fu_2412_p_ready,
        grp_float_to_bf16_fu_2412_p_done,
        grp_float_to_bf16_fu_2412_p_idle,
        grp_float_to_bf16_fu_2416_p_din1,
        grp_float_to_bf16_fu_2416_p_dout0,
        grp_float_to_bf16_fu_2416_p_start,
        grp_float_to_bf16_fu_2416_p_ready,
        grp_float_to_bf16_fu_2416_p_done,
        grp_float_to_bf16_fu_2416_p_idle,
        grp_float_to_bf16_fu_2420_p_din1,
        grp_float_to_bf16_fu_2420_p_dout0,
        grp_float_to_bf16_fu_2420_p_start,
        grp_float_to_bf16_fu_2420_p_ready,
        grp_float_to_bf16_fu_2420_p_done,
        grp_float_to_bf16_fu_2420_p_idle,
        grp_float_to_bf16_fu_2424_p_din1,
        grp_float_to_bf16_fu_2424_p_dout0,
        grp_float_to_bf16_fu_2424_p_start,
        grp_float_to_bf16_fu_2424_p_ready,
        grp_float_to_bf16_fu_2424_p_done,
        grp_float_to_bf16_fu_2424_p_idle,
        grp_float_to_bf16_fu_2428_p_din1,
        grp_float_to_bf16_fu_2428_p_dout0,
        grp_float_to_bf16_fu_2428_p_start,
        grp_float_to_bf16_fu_2428_p_ready,
        grp_float_to_bf16_fu_2428_p_done,
        grp_float_to_bf16_fu_2428_p_idle,
        grp_fu_1330_p_din0,
        grp_fu_1330_p_din1,
        grp_fu_1330_p_dout0,
        grp_fu_1330_p_ce,
        grp_fu_1335_p_din0,
        grp_fu_1335_p_din1,
        grp_fu_1335_p_dout0,
        grp_fu_1335_p_ce,
        grp_fu_2672_p_din0,
        grp_fu_2672_p_din1,
        grp_fu_2672_p_dout0,
        grp_fu_2672_p_ce,
        grp_fu_2676_p_din0,
        grp_fu_2676_p_din1,
        grp_fu_2676_p_dout0,
        grp_fu_2676_p_ce,
        grp_fu_2680_p_din0,
        grp_fu_2680_p_din1,
        grp_fu_2680_p_dout0,
        grp_fu_2680_p_ce,
        grp_fu_2684_p_din0,
        grp_fu_2684_p_din1,
        grp_fu_2684_p_dout0,
        grp_fu_2684_p_ce,
        grp_fu_2688_p_din0,
        grp_fu_2688_p_din1,
        grp_fu_2688_p_dout0,
        grp_fu_2688_p_ce,
        grp_fu_2692_p_din0,
        grp_fu_2692_p_din1,
        grp_fu_2692_p_dout0,
        grp_fu_2692_p_ce,
        grp_fu_2696_p_din0,
        grp_fu_2696_p_din1,
        grp_fu_2696_p_dout0,
        grp_fu_2696_p_ce,
        grp_fu_2700_p_din0,
        grp_fu_2700_p_din1,
        grp_fu_2700_p_dout0,
        grp_fu_2700_p_ce,
        grp_fu_2704_p_din0,
        grp_fu_2704_p_din1,
        grp_fu_2704_p_dout0,
        grp_fu_2704_p_ce,
        grp_fu_2708_p_din0,
        grp_fu_2708_p_din1,
        grp_fu_2708_p_dout0,
        grp_fu_2708_p_ce,
        grp_fu_2712_p_din0,
        grp_fu_2712_p_din1,
        grp_fu_2712_p_dout0,
        grp_fu_2712_p_ce,
        grp_fu_2716_p_din0,
        grp_fu_2716_p_din1,
        grp_fu_2716_p_dout0,
        grp_fu_2716_p_ce,
        grp_fu_2720_p_din0,
        grp_fu_2720_p_din1,
        grp_fu_2720_p_dout0,
        grp_fu_2720_p_ce,
        grp_fu_2724_p_din0,
        grp_fu_2724_p_din1,
        grp_fu_2724_p_dout0,
        grp_fu_2724_p_ce,
        grp_fu_2608_p_din0,
        grp_fu_2608_p_din1,
        grp_fu_2608_p_dout0,
        grp_fu_2608_p_ce,
        grp_fu_2612_p_din0,
        grp_fu_2612_p_din1,
        grp_fu_2612_p_dout0,
        grp_fu_2612_p_ce,
        grp_fu_2616_p_din0,
        grp_fu_2616_p_din1,
        grp_fu_2616_p_dout0,
        grp_fu_2616_p_ce,
        grp_fu_2620_p_din0,
        grp_fu_2620_p_din1,
        grp_fu_2620_p_dout0,
        grp_fu_2620_p_ce,
        grp_fu_2624_p_din0,
        grp_fu_2624_p_din1,
        grp_fu_2624_p_dout0,
        grp_fu_2624_p_ce,
        grp_fu_2628_p_din0,
        grp_fu_2628_p_din1,
        grp_fu_2628_p_dout0,
        grp_fu_2628_p_ce,
        grp_fu_2632_p_din0,
        grp_fu_2632_p_din1,
        grp_fu_2632_p_dout0,
        grp_fu_2632_p_ce,
        grp_fu_2636_p_din0,
        grp_fu_2636_p_din1,
        grp_fu_2636_p_dout0,
        grp_fu_2636_p_ce,
        grp_fu_2640_p_din0,
        grp_fu_2640_p_din1,
        grp_fu_2640_p_dout0,
        grp_fu_2640_p_ce,
        grp_fu_2644_p_din0,
        grp_fu_2644_p_din1,
        grp_fu_2644_p_dout0,
        grp_fu_2644_p_ce,
        grp_fu_2648_p_din0,
        grp_fu_2648_p_din1,
        grp_fu_2648_p_dout0,
        grp_fu_2648_p_ce,
        grp_fu_2652_p_din0,
        grp_fu_2652_p_din1,
        grp_fu_2652_p_dout0,
        grp_fu_2652_p_ce,
        grp_fu_2656_p_din0,
        grp_fu_2656_p_din1,
        grp_fu_2656_p_dout0,
        grp_fu_2656_p_ce,
        grp_fu_2660_p_din0,
        grp_fu_2660_p_din1,
        grp_fu_2660_p_dout0,
        grp_fu_2660_p_ce,
        grp_fu_2664_p_din0,
        grp_fu_2664_p_din1,
        grp_fu_2664_p_dout0,
        grp_fu_2664_p_ce,
        grp_fu_2668_p_din0,
        grp_fu_2668_p_din1,
        grp_fu_2668_p_dout0,
        grp_fu_2668_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] mul_ln351;
input  [31:0] inv_rms;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1;
output  [31:0] grp_float_to_bf16_fu_2560_p_din1;
input  [15:0] grp_float_to_bf16_fu_2560_p_dout0;
output   grp_float_to_bf16_fu_2560_p_start;
input   grp_float_to_bf16_fu_2560_p_ready;
input   grp_float_to_bf16_fu_2560_p_done;
input   grp_float_to_bf16_fu_2560_p_idle;
output  [31:0] grp_float_to_bf16_fu_2564_p_din1;
input  [15:0] grp_float_to_bf16_fu_2564_p_dout0;
output   grp_float_to_bf16_fu_2564_p_start;
input   grp_float_to_bf16_fu_2564_p_ready;
input   grp_float_to_bf16_fu_2564_p_done;
input   grp_float_to_bf16_fu_2564_p_idle;
output  [31:0] grp_float_to_bf16_fu_2568_p_din1;
input  [15:0] grp_float_to_bf16_fu_2568_p_dout0;
output   grp_float_to_bf16_fu_2568_p_start;
input   grp_float_to_bf16_fu_2568_p_ready;
input   grp_float_to_bf16_fu_2568_p_done;
input   grp_float_to_bf16_fu_2568_p_idle;
output  [31:0] grp_float_to_bf16_fu_2572_p_din1;
input  [15:0] grp_float_to_bf16_fu_2572_p_dout0;
output   grp_float_to_bf16_fu_2572_p_start;
input   grp_float_to_bf16_fu_2572_p_ready;
input   grp_float_to_bf16_fu_2572_p_done;
input   grp_float_to_bf16_fu_2572_p_idle;
output  [31:0] grp_float_to_bf16_fu_2576_p_din1;
input  [15:0] grp_float_to_bf16_fu_2576_p_dout0;
output   grp_float_to_bf16_fu_2576_p_start;
input   grp_float_to_bf16_fu_2576_p_ready;
input   grp_float_to_bf16_fu_2576_p_done;
input   grp_float_to_bf16_fu_2576_p_idle;
output  [31:0] grp_float_to_bf16_fu_2580_p_din1;
input  [15:0] grp_float_to_bf16_fu_2580_p_dout0;
output   grp_float_to_bf16_fu_2580_p_start;
input   grp_float_to_bf16_fu_2580_p_ready;
input   grp_float_to_bf16_fu_2580_p_done;
input   grp_float_to_bf16_fu_2580_p_idle;
output  [31:0] grp_float_to_bf16_fu_2328_p_din1;
input  [15:0] grp_float_to_bf16_fu_2328_p_dout0;
output   grp_float_to_bf16_fu_2328_p_start;
input   grp_float_to_bf16_fu_2328_p_ready;
input   grp_float_to_bf16_fu_2328_p_done;
input   grp_float_to_bf16_fu_2328_p_idle;
output  [31:0] grp_float_to_bf16_fu_2332_p_din1;
input  [15:0] grp_float_to_bf16_fu_2332_p_dout0;
output   grp_float_to_bf16_fu_2332_p_start;
input   grp_float_to_bf16_fu_2332_p_ready;
input   grp_float_to_bf16_fu_2332_p_done;
input   grp_float_to_bf16_fu_2332_p_idle;
output  [31:0] grp_float_to_bf16_fu_2336_p_din1;
input  [15:0] grp_float_to_bf16_fu_2336_p_dout0;
output   grp_float_to_bf16_fu_2336_p_start;
input   grp_float_to_bf16_fu_2336_p_ready;
input   grp_float_to_bf16_fu_2336_p_done;
input   grp_float_to_bf16_fu_2336_p_idle;
output  [31:0] grp_float_to_bf16_fu_2340_p_din1;
input  [15:0] grp_float_to_bf16_fu_2340_p_dout0;
output   grp_float_to_bf16_fu_2340_p_start;
input   grp_float_to_bf16_fu_2340_p_ready;
input   grp_float_to_bf16_fu_2340_p_done;
input   grp_float_to_bf16_fu_2340_p_idle;
output  [31:0] grp_float_to_bf16_fu_2344_p_din1;
input  [15:0] grp_float_to_bf16_fu_2344_p_dout0;
output   grp_float_to_bf16_fu_2344_p_start;
input   grp_float_to_bf16_fu_2344_p_ready;
input   grp_float_to_bf16_fu_2344_p_done;
input   grp_float_to_bf16_fu_2344_p_idle;
output  [31:0] grp_float_to_bf16_fu_2348_p_din1;
input  [15:0] grp_float_to_bf16_fu_2348_p_dout0;
output   grp_float_to_bf16_fu_2348_p_start;
input   grp_float_to_bf16_fu_2348_p_ready;
input   grp_float_to_bf16_fu_2348_p_done;
input   grp_float_to_bf16_fu_2348_p_idle;
output  [31:0] grp_float_to_bf16_fu_2352_p_din1;
input  [15:0] grp_float_to_bf16_fu_2352_p_dout0;
output   grp_float_to_bf16_fu_2352_p_start;
input   grp_float_to_bf16_fu_2352_p_ready;
input   grp_float_to_bf16_fu_2352_p_done;
input   grp_float_to_bf16_fu_2352_p_idle;
output  [31:0] grp_float_to_bf16_fu_2356_p_din1;
input  [15:0] grp_float_to_bf16_fu_2356_p_dout0;
output   grp_float_to_bf16_fu_2356_p_start;
input   grp_float_to_bf16_fu_2356_p_ready;
input   grp_float_to_bf16_fu_2356_p_done;
input   grp_float_to_bf16_fu_2356_p_idle;
output  [31:0] grp_float_to_bf16_fu_2360_p_din1;
input  [15:0] grp_float_to_bf16_fu_2360_p_dout0;
output   grp_float_to_bf16_fu_2360_p_start;
input   grp_float_to_bf16_fu_2360_p_ready;
input   grp_float_to_bf16_fu_2360_p_done;
input   grp_float_to_bf16_fu_2360_p_idle;
output  [31:0] grp_float_to_bf16_fu_2364_p_din1;
input  [15:0] grp_float_to_bf16_fu_2364_p_dout0;
output   grp_float_to_bf16_fu_2364_p_start;
input   grp_float_to_bf16_fu_2364_p_ready;
input   grp_float_to_bf16_fu_2364_p_done;
input   grp_float_to_bf16_fu_2364_p_idle;
output  [31:0] grp_float_to_bf16_fu_2368_p_din1;
input  [15:0] grp_float_to_bf16_fu_2368_p_dout0;
output   grp_float_to_bf16_fu_2368_p_start;
input   grp_float_to_bf16_fu_2368_p_ready;
input   grp_float_to_bf16_fu_2368_p_done;
input   grp_float_to_bf16_fu_2368_p_idle;
output  [31:0] grp_float_to_bf16_fu_2372_p_din1;
input  [15:0] grp_float_to_bf16_fu_2372_p_dout0;
output   grp_float_to_bf16_fu_2372_p_start;
input   grp_float_to_bf16_fu_2372_p_ready;
input   grp_float_to_bf16_fu_2372_p_done;
input   grp_float_to_bf16_fu_2372_p_idle;
output  [31:0] grp_float_to_bf16_fu_2376_p_din1;
input  [15:0] grp_float_to_bf16_fu_2376_p_dout0;
output   grp_float_to_bf16_fu_2376_p_start;
input   grp_float_to_bf16_fu_2376_p_ready;
input   grp_float_to_bf16_fu_2376_p_done;
input   grp_float_to_bf16_fu_2376_p_idle;
output  [31:0] grp_float_to_bf16_fu_2380_p_din1;
input  [15:0] grp_float_to_bf16_fu_2380_p_dout0;
output   grp_float_to_bf16_fu_2380_p_start;
input   grp_float_to_bf16_fu_2380_p_ready;
input   grp_float_to_bf16_fu_2380_p_done;
input   grp_float_to_bf16_fu_2380_p_idle;
output  [31:0] grp_float_to_bf16_fu_2384_p_din1;
input  [15:0] grp_float_to_bf16_fu_2384_p_dout0;
output   grp_float_to_bf16_fu_2384_p_start;
input   grp_float_to_bf16_fu_2384_p_ready;
input   grp_float_to_bf16_fu_2384_p_done;
input   grp_float_to_bf16_fu_2384_p_idle;
output  [31:0] grp_float_to_bf16_fu_2388_p_din1;
input  [15:0] grp_float_to_bf16_fu_2388_p_dout0;
output   grp_float_to_bf16_fu_2388_p_start;
input   grp_float_to_bf16_fu_2388_p_ready;
input   grp_float_to_bf16_fu_2388_p_done;
input   grp_float_to_bf16_fu_2388_p_idle;
output  [31:0] grp_float_to_bf16_fu_2392_p_din1;
input  [15:0] grp_float_to_bf16_fu_2392_p_dout0;
output   grp_float_to_bf16_fu_2392_p_start;
input   grp_float_to_bf16_fu_2392_p_ready;
input   grp_float_to_bf16_fu_2392_p_done;
input   grp_float_to_bf16_fu_2392_p_idle;
output  [31:0] grp_float_to_bf16_fu_2396_p_din1;
input  [15:0] grp_float_to_bf16_fu_2396_p_dout0;
output   grp_float_to_bf16_fu_2396_p_start;
input   grp_float_to_bf16_fu_2396_p_ready;
input   grp_float_to_bf16_fu_2396_p_done;
input   grp_float_to_bf16_fu_2396_p_idle;
output  [31:0] grp_float_to_bf16_fu_2400_p_din1;
input  [15:0] grp_float_to_bf16_fu_2400_p_dout0;
output   grp_float_to_bf16_fu_2400_p_start;
input   grp_float_to_bf16_fu_2400_p_ready;
input   grp_float_to_bf16_fu_2400_p_done;
input   grp_float_to_bf16_fu_2400_p_idle;
output  [31:0] grp_float_to_bf16_fu_2404_p_din1;
input  [15:0] grp_float_to_bf16_fu_2404_p_dout0;
output   grp_float_to_bf16_fu_2404_p_start;
input   grp_float_to_bf16_fu_2404_p_ready;
input   grp_float_to_bf16_fu_2404_p_done;
input   grp_float_to_bf16_fu_2404_p_idle;
output  [31:0] grp_float_to_bf16_fu_2408_p_din1;
input  [15:0] grp_float_to_bf16_fu_2408_p_dout0;
output   grp_float_to_bf16_fu_2408_p_start;
input   grp_float_to_bf16_fu_2408_p_ready;
input   grp_float_to_bf16_fu_2408_p_done;
input   grp_float_to_bf16_fu_2408_p_idle;
output  [31:0] grp_float_to_bf16_fu_2412_p_din1;
input  [15:0] grp_float_to_bf16_fu_2412_p_dout0;
output   grp_float_to_bf16_fu_2412_p_start;
input   grp_float_to_bf16_fu_2412_p_ready;
input   grp_float_to_bf16_fu_2412_p_done;
input   grp_float_to_bf16_fu_2412_p_idle;
output  [31:0] grp_float_to_bf16_fu_2416_p_din1;
input  [15:0] grp_float_to_bf16_fu_2416_p_dout0;
output   grp_float_to_bf16_fu_2416_p_start;
input   grp_float_to_bf16_fu_2416_p_ready;
input   grp_float_to_bf16_fu_2416_p_done;
input   grp_float_to_bf16_fu_2416_p_idle;
output  [31:0] grp_float_to_bf16_fu_2420_p_din1;
input  [15:0] grp_float_to_bf16_fu_2420_p_dout0;
output   grp_float_to_bf16_fu_2420_p_start;
input   grp_float_to_bf16_fu_2420_p_ready;
input   grp_float_to_bf16_fu_2420_p_done;
input   grp_float_to_bf16_fu_2420_p_idle;
output  [31:0] grp_float_to_bf16_fu_2424_p_din1;
input  [15:0] grp_float_to_bf16_fu_2424_p_dout0;
output   grp_float_to_bf16_fu_2424_p_start;
input   grp_float_to_bf16_fu_2424_p_ready;
input   grp_float_to_bf16_fu_2424_p_done;
input   grp_float_to_bf16_fu_2424_p_idle;
output  [31:0] grp_float_to_bf16_fu_2428_p_din1;
input  [15:0] grp_float_to_bf16_fu_2428_p_dout0;
output   grp_float_to_bf16_fu_2428_p_start;
input   grp_float_to_bf16_fu_2428_p_ready;
input   grp_float_to_bf16_fu_2428_p_done;
input   grp_float_to_bf16_fu_2428_p_idle;
output  [31:0] grp_fu_1330_p_din0;
output  [31:0] grp_fu_1330_p_din1;
input  [31:0] grp_fu_1330_p_dout0;
output   grp_fu_1330_p_ce;
output  [31:0] grp_fu_1335_p_din0;
output  [31:0] grp_fu_1335_p_din1;
input  [31:0] grp_fu_1335_p_dout0;
output   grp_fu_1335_p_ce;
output  [31:0] grp_fu_2672_p_din0;
output  [31:0] grp_fu_2672_p_din1;
input  [31:0] grp_fu_2672_p_dout0;
output   grp_fu_2672_p_ce;
output  [31:0] grp_fu_2676_p_din0;
output  [31:0] grp_fu_2676_p_din1;
input  [31:0] grp_fu_2676_p_dout0;
output   grp_fu_2676_p_ce;
output  [31:0] grp_fu_2680_p_din0;
output  [31:0] grp_fu_2680_p_din1;
input  [31:0] grp_fu_2680_p_dout0;
output   grp_fu_2680_p_ce;
output  [31:0] grp_fu_2684_p_din0;
output  [31:0] grp_fu_2684_p_din1;
input  [31:0] grp_fu_2684_p_dout0;
output   grp_fu_2684_p_ce;
output  [31:0] grp_fu_2688_p_din0;
output  [31:0] grp_fu_2688_p_din1;
input  [31:0] grp_fu_2688_p_dout0;
output   grp_fu_2688_p_ce;
output  [31:0] grp_fu_2692_p_din0;
output  [31:0] grp_fu_2692_p_din1;
input  [31:0] grp_fu_2692_p_dout0;
output   grp_fu_2692_p_ce;
output  [31:0] grp_fu_2696_p_din0;
output  [31:0] grp_fu_2696_p_din1;
input  [31:0] grp_fu_2696_p_dout0;
output   grp_fu_2696_p_ce;
output  [31:0] grp_fu_2700_p_din0;
output  [31:0] grp_fu_2700_p_din1;
input  [31:0] grp_fu_2700_p_dout0;
output   grp_fu_2700_p_ce;
output  [31:0] grp_fu_2704_p_din0;
output  [31:0] grp_fu_2704_p_din1;
input  [31:0] grp_fu_2704_p_dout0;
output   grp_fu_2704_p_ce;
output  [31:0] grp_fu_2708_p_din0;
output  [31:0] grp_fu_2708_p_din1;
input  [31:0] grp_fu_2708_p_dout0;
output   grp_fu_2708_p_ce;
output  [31:0] grp_fu_2712_p_din0;
output  [31:0] grp_fu_2712_p_din1;
input  [31:0] grp_fu_2712_p_dout0;
output   grp_fu_2712_p_ce;
output  [31:0] grp_fu_2716_p_din0;
output  [31:0] grp_fu_2716_p_din1;
input  [31:0] grp_fu_2716_p_dout0;
output   grp_fu_2716_p_ce;
output  [31:0] grp_fu_2720_p_din0;
output  [31:0] grp_fu_2720_p_din1;
input  [31:0] grp_fu_2720_p_dout0;
output   grp_fu_2720_p_ce;
output  [31:0] grp_fu_2724_p_din0;
output  [31:0] grp_fu_2724_p_din1;
input  [31:0] grp_fu_2724_p_dout0;
output   grp_fu_2724_p_ce;
output  [31:0] grp_fu_2608_p_din0;
output  [31:0] grp_fu_2608_p_din1;
input  [31:0] grp_fu_2608_p_dout0;
output   grp_fu_2608_p_ce;
output  [31:0] grp_fu_2612_p_din0;
output  [31:0] grp_fu_2612_p_din1;
input  [31:0] grp_fu_2612_p_dout0;
output   grp_fu_2612_p_ce;
output  [31:0] grp_fu_2616_p_din0;
output  [31:0] grp_fu_2616_p_din1;
input  [31:0] grp_fu_2616_p_dout0;
output   grp_fu_2616_p_ce;
output  [31:0] grp_fu_2620_p_din0;
output  [31:0] grp_fu_2620_p_din1;
input  [31:0] grp_fu_2620_p_dout0;
output   grp_fu_2620_p_ce;
output  [31:0] grp_fu_2624_p_din0;
output  [31:0] grp_fu_2624_p_din1;
input  [31:0] grp_fu_2624_p_dout0;
output   grp_fu_2624_p_ce;
output  [31:0] grp_fu_2628_p_din0;
output  [31:0] grp_fu_2628_p_din1;
input  [31:0] grp_fu_2628_p_dout0;
output   grp_fu_2628_p_ce;
output  [31:0] grp_fu_2632_p_din0;
output  [31:0] grp_fu_2632_p_din1;
input  [31:0] grp_fu_2632_p_dout0;
output   grp_fu_2632_p_ce;
output  [31:0] grp_fu_2636_p_din0;
output  [31:0] grp_fu_2636_p_din1;
input  [31:0] grp_fu_2636_p_dout0;
output   grp_fu_2636_p_ce;
output  [31:0] grp_fu_2640_p_din0;
output  [31:0] grp_fu_2640_p_din1;
input  [31:0] grp_fu_2640_p_dout0;
output   grp_fu_2640_p_ce;
output  [31:0] grp_fu_2644_p_din0;
output  [31:0] grp_fu_2644_p_din1;
input  [31:0] grp_fu_2644_p_dout0;
output   grp_fu_2644_p_ce;
output  [31:0] grp_fu_2648_p_din0;
output  [31:0] grp_fu_2648_p_din1;
input  [31:0] grp_fu_2648_p_dout0;
output   grp_fu_2648_p_ce;
output  [31:0] grp_fu_2652_p_din0;
output  [31:0] grp_fu_2652_p_din1;
input  [31:0] grp_fu_2652_p_dout0;
output   grp_fu_2652_p_ce;
output  [31:0] grp_fu_2656_p_din0;
output  [31:0] grp_fu_2656_p_din1;
input  [31:0] grp_fu_2656_p_dout0;
output   grp_fu_2656_p_ce;
output  [31:0] grp_fu_2660_p_din0;
output  [31:0] grp_fu_2660_p_din1;
input  [31:0] grp_fu_2660_p_dout0;
output   grp_fu_2660_p_ce;
output  [31:0] grp_fu_2664_p_din0;
output  [31:0] grp_fu_2664_p_din1;
input  [31:0] grp_fu_2664_p_dout0;
output   grp_fu_2664_p_ce;
output  [31:0] grp_fu_2668_p_din0;
output  [31:0] grp_fu_2668_p_din1;
input  [31:0] grp_fu_2668_p_dout0;
output   grp_fu_2668_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln420_fu_1260_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln420_reg_1792;
reg   [0:0] icmp_ln420_reg_1792_pp0_iter1_reg;
reg   [0:0] icmp_ln420_reg_1792_pp0_iter2_reg;
reg   [0:0] icmp_ln420_reg_1792_pp0_iter3_reg;
wire   [63:0] zext_ln433_fu_1286_p1;
reg   [63:0] zext_ln433_reg_1796;
reg   [63:0] zext_ln433_reg_1796_pp0_iter1_reg;
reg   [63:0] zext_ln433_reg_1796_pp0_iter2_reg;
reg   [63:0] zext_ln433_reg_1796_pp0_iter3_reg;
reg   [63:0] zext_ln433_reg_1796_pp0_iter4_reg;
reg   [63:0] zext_ln433_reg_1796_pp0_iter5_reg;
wire   [63:0] zext_ln433_1_fu_1334_p1;
reg   [63:0] zext_ln433_1_reg_1896;
reg   [63:0] zext_ln433_1_reg_1896_pp0_iter1_reg;
reg   [63:0] zext_ln433_1_reg_1896_pp0_iter2_reg;
reg   [63:0] zext_ln433_1_reg_1896_pp0_iter3_reg;
reg   [63:0] zext_ln433_1_reg_1896_pp0_iter4_reg;
reg   [63:0] zext_ln433_1_reg_1896_pp0_iter5_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_381_reg_1996;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_383_reg_2001;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_385_reg_2006;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_387_reg_2011;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_389_reg_2016;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_391_reg_2021;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_393_reg_2026;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_395_reg_2031;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_397_reg_2036;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_399_reg_2041;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2046;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2051;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_84_reg_2056;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_85_reg_2061;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_86_reg_2066;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_88_reg_2071;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_401_reg_2076;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_403_reg_2081;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_405_reg_2086;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_407_reg_2091;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_409_reg_2096;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_411_reg_2101;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_413_reg_2106;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_415_reg_2111;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_417_reg_2116;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_419_reg_2121;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_5_reg_2126;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_5_reg_2131;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_5_reg_2136;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_5_reg_2141;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_5_reg_2146;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_5_reg_2151;
wire   [31:0] v_fu_1372_p1;
wire   [31:0] v_63_fu_1384_p1;
wire   [31:0] v_64_fu_1396_p1;
wire   [31:0] v_65_fu_1408_p1;
wire   [31:0] v_66_fu_1420_p1;
wire   [31:0] v_67_fu_1432_p1;
wire   [31:0] v_68_fu_1444_p1;
wire   [31:0] v_69_fu_1456_p1;
wire   [31:0] v_70_fu_1468_p1;
wire   [31:0] v_71_fu_1480_p1;
wire   [31:0] v_72_fu_1492_p1;
wire   [31:0] v_73_fu_1504_p1;
wire   [31:0] v_74_fu_1516_p1;
wire   [31:0] v_75_fu_1528_p1;
wire   [31:0] v_76_fu_1540_p1;
wire   [31:0] v_77_fu_1552_p1;
wire   [31:0] v_78_fu_1564_p1;
wire   [31:0] v_79_fu_1576_p1;
wire   [31:0] v_80_fu_1588_p1;
wire   [31:0] v_81_fu_1600_p1;
wire   [31:0] v_82_fu_1612_p1;
wire   [31:0] v_83_fu_1624_p1;
wire   [31:0] v_84_fu_1636_p1;
wire   [31:0] v_85_fu_1648_p1;
wire   [31:0] v_86_fu_1660_p1;
wire   [31:0] v_87_fu_1672_p1;
wire   [31:0] v_88_fu_1684_p1;
wire   [31:0] v_89_fu_1696_p1;
wire   [31:0] v_90_fu_1708_p1;
wire   [31:0] v_91_fu_1720_p1;
wire   [31:0] v_92_fu_1732_p1;
wire   [31:0] v_93_fu_1744_p1;
reg   [31:0] out_f_reg_2316;
reg   [31:0] out_f_1_reg_2321;
reg   [31:0] out_f_2_reg_2326;
reg   [31:0] out_f_3_reg_2331;
reg   [31:0] out_f_4_reg_2336;
reg   [31:0] out_f_5_reg_2341;
reg   [31:0] out_f_6_reg_2346;
reg   [31:0] out_f_7_reg_2351;
reg   [31:0] out_f_8_reg_2356;
reg   [31:0] out_f_9_reg_2361;
reg   [31:0] out_f_32_reg_2366;
reg   [31:0] out_f_33_reg_2371;
reg   [31:0] out_f_34_reg_2376;
reg   [31:0] out_f_35_reg_2381;
reg   [31:0] out_f_36_reg_2386;
reg   [31:0] out_f_37_reg_2391;
reg   [31:0] out_f_38_reg_2396;
reg   [31:0] out_f_39_reg_2401;
reg   [31:0] out_f_40_reg_2406;
reg   [31:0] out_f_41_reg_2411;
reg   [31:0] out_f_42_reg_2416;
reg   [31:0] out_f_43_reg_2421;
reg   [31:0] out_f_44_reg_2426;
reg   [31:0] out_f_45_reg_2431;
reg   [31:0] out_f_46_reg_2436;
reg   [31:0] out_f_47_reg_2441;
reg   [31:0] out_f_48_reg_2446;
reg   [31:0] out_f_49_reg_2451;
reg   [31:0] out_f_50_reg_2456;
reg   [31:0] out_f_51_reg_2461;
reg   [31:0] out_f_52_reg_2466;
reg   [31:0] out_f_53_reg_2471;
wire    grp_float_to_bf16_fu_932_ap_ready;
wire    grp_float_to_bf16_fu_938_ap_ready;
wire    grp_float_to_bf16_fu_944_ap_ready;
wire    grp_float_to_bf16_fu_950_ap_ready;
wire    grp_float_to_bf16_fu_956_ap_ready;
wire    grp_float_to_bf16_fu_962_ap_ready;
wire    grp_float_to_bf16_fu_968_ap_ready;
wire    grp_float_to_bf16_fu_974_ap_ready;
wire    grp_float_to_bf16_fu_980_ap_ready;
wire    grp_float_to_bf16_fu_986_ap_ready;
wire    grp_float_to_bf16_fu_992_ap_ready;
wire    grp_float_to_bf16_fu_998_ap_ready;
wire    grp_float_to_bf16_fu_1004_ap_ready;
wire    grp_float_to_bf16_fu_1010_ap_ready;
wire    grp_float_to_bf16_fu_1016_ap_ready;
wire    grp_float_to_bf16_fu_1022_ap_ready;
wire    grp_float_to_bf16_fu_1028_ap_ready;
wire    grp_float_to_bf16_fu_1034_ap_ready;
wire    grp_float_to_bf16_fu_1040_ap_ready;
wire    grp_float_to_bf16_fu_1046_ap_ready;
wire    grp_float_to_bf16_fu_1052_ap_ready;
wire    grp_float_to_bf16_fu_1058_ap_ready;
wire    grp_float_to_bf16_fu_1064_ap_ready;
wire    grp_float_to_bf16_fu_1070_ap_ready;
wire    grp_float_to_bf16_fu_1076_ap_ready;
wire    grp_float_to_bf16_fu_1082_ap_ready;
wire    grp_float_to_bf16_fu_1088_ap_ready;
wire    grp_float_to_bf16_fu_1094_ap_ready;
wire    grp_float_to_bf16_fu_1100_ap_ready;
wire    grp_float_to_bf16_fu_1106_ap_ready;
wire    grp_float_to_bf16_fu_1112_ap_ready;
wire    grp_float_to_bf16_fu_1118_ap_ready;
reg    grp_float_to_bf16_fu_932_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp285;
reg    grp_float_to_bf16_fu_938_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp286;
reg    grp_float_to_bf16_fu_944_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp287;
reg    grp_float_to_bf16_fu_950_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp288;
reg    grp_float_to_bf16_fu_956_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp289;
reg    grp_float_to_bf16_fu_962_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp290;
reg    grp_float_to_bf16_fu_968_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp291;
reg    grp_float_to_bf16_fu_974_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp292;
reg    grp_float_to_bf16_fu_980_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp293;
reg    grp_float_to_bf16_fu_986_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp294;
reg    grp_float_to_bf16_fu_992_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp295;
reg    grp_float_to_bf16_fu_998_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp296;
reg    grp_float_to_bf16_fu_1004_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp297;
reg    grp_float_to_bf16_fu_1010_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp298;
reg    grp_float_to_bf16_fu_1016_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp299;
reg    grp_float_to_bf16_fu_1022_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp300;
reg    grp_float_to_bf16_fu_1028_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp301;
reg    grp_float_to_bf16_fu_1034_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp302;
reg    grp_float_to_bf16_fu_1040_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp303;
reg    grp_float_to_bf16_fu_1046_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp304;
reg    grp_float_to_bf16_fu_1052_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp305;
reg    grp_float_to_bf16_fu_1058_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp306;
reg    grp_float_to_bf16_fu_1064_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp307;
reg    grp_float_to_bf16_fu_1070_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp308;
reg    grp_float_to_bf16_fu_1076_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp309;
reg    grp_float_to_bf16_fu_1082_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp310;
reg    grp_float_to_bf16_fu_1088_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp311;
reg    grp_float_to_bf16_fu_1094_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp312;
reg    grp_float_to_bf16_fu_1100_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp313;
reg    grp_float_to_bf16_fu_1106_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp314;
reg    grp_float_to_bf16_fu_1112_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp315;
reg    grp_float_to_bf16_fu_1118_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp316;
wire    ap_block_pp0_stage0;
reg   [9:0] idx_fu_116;
wire   [9:0] add_ln420_fu_1354_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;
wire   [5:0] lshr_ln4_fu_1266_p4;
wire   [11:0] zext_ln432_fu_1276_p1;
wire   [11:0] add_ln432_fu_1280_p2;
wire   [4:0] tmp_s_fu_1306_p4;
wire   [5:0] or_ln4_fu_1316_p3;
wire   [11:0] zext_ln432_1_fu_1324_p1;
wire   [11:0] add_ln432_1_fu_1328_p2;
wire   [31:0] x_f32_fu_1365_p3;
wire   [31:0] x_f32_193_fu_1377_p3;
wire   [31:0] x_f32_194_fu_1389_p3;
wire   [31:0] x_f32_195_fu_1401_p3;
wire   [31:0] x_f32_196_fu_1413_p3;
wire   [31:0] x_f32_197_fu_1425_p3;
wire   [31:0] x_f32_198_fu_1437_p3;
wire   [31:0] x_f32_199_fu_1449_p3;
wire   [31:0] x_f32_200_fu_1461_p3;
wire   [31:0] x_f32_201_fu_1473_p3;
wire   [31:0] x_f32_202_fu_1485_p3;
wire   [31:0] x_f32_203_fu_1497_p3;
wire   [31:0] x_f32_204_fu_1509_p3;
wire   [31:0] x_f32_205_fu_1521_p3;
wire   [31:0] x_f32_206_fu_1533_p3;
wire   [31:0] x_f32_207_fu_1545_p3;
wire   [31:0] x_f32_208_fu_1557_p3;
wire   [31:0] x_f32_209_fu_1569_p3;
wire   [31:0] x_f32_210_fu_1581_p3;
wire   [31:0] x_f32_211_fu_1593_p3;
wire   [31:0] x_f32_212_fu_1605_p3;
wire   [31:0] x_f32_213_fu_1617_p3;
wire   [31:0] x_f32_214_fu_1629_p3;
wire   [31:0] x_f32_215_fu_1641_p3;
wire   [31:0] x_f32_216_fu_1653_p3;
wire   [31:0] x_f32_217_fu_1665_p3;
wire   [31:0] x_f32_218_fu_1677_p3;
wire   [31:0] x_f32_219_fu_1689_p3;
wire   [31:0] x_f32_220_fu_1701_p3;
wire   [31:0] x_f32_221_fu_1713_p3;
wire   [31:0] x_f32_222_fu_1725_p3;
wire   [31:0] x_f32_223_fu_1737_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 grp_float_to_bf16_fu_932_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_938_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_944_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_950_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_956_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_962_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_968_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_974_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_980_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_986_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_992_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_998_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1004_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1010_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1016_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1022_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1028_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1034_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1040_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1046_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1052_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1058_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1064_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1070_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1076_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1082_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1088_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1094_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1100_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1106_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1112_ap_start_reg = 1'b0;
#0 grp_float_to_bf16_fu_1118_ap_start_reg = 1'b0;
#0 idx_fu_116 = 10'd0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1004_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1004_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1004_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1004_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1010_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1010_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1010_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1010_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1016_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1016_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1016_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1016_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1022_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1022_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1022_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1022_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1028_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1028_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1028_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1028_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1034_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1034_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1034_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1034_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1040_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1040_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1040_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1040_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1046_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1046_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1046_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1046_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1052_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1052_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1052_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1052_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1058_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1058_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1058_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1058_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1064_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1064_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1064_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1064_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1070_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1070_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1070_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1070_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1076_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1076_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1076_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1076_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1082_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1082_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1082_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1082_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1088_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1088_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1088_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1088_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1094_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1094_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1094_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1094_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1100_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1100_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1100_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1106_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1106_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1106_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1106_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1112_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1112_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1112_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1112_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_1118_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_1118_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_1118_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_1118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_932_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_932_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_932_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_932_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_938_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_938_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_938_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_938_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_944_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_944_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_944_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_944_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_950_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_950_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_950_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_950_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_956_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_956_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_956_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_956_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_962_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_962_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_962_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_962_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_968_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_968_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_968_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_968_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_974_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_974_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_974_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_974_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_980_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_980_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_980_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_980_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_986_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_986_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_986_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_986_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_992_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_992_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_992_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_992_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_float_to_bf16_fu_998_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln420_reg_1792_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_float_to_bf16_fu_998_ap_start_reg <= 1'b1;
        end else if ((grp_float_to_bf16_fu_998_ap_ready == 1'b1)) begin
            grp_float_to_bf16_fu_998_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln420_fu_1260_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_116 <= add_ln420_fu_1354_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_116 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_381_reg_1996 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_383_reg_2001 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_385_reg_2006 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_387_reg_2011 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_389_reg_2016 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_391_reg_2021 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_393_reg_2026 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_395_reg_2031 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_397_reg_2036 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_399_reg_2041 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_401_reg_2076 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_403_reg_2081 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_405_reg_2086 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_407_reg_2091 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_409_reg_2096 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_411_reg_2101 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_413_reg_2106 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_415_reg_2111 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_417_reg_2116 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_419_reg_2121 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_84_reg_2056 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_85_reg_2061 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_86_reg_2066 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_88_reg_2071 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2051 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_5_reg_2136 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_5_reg_2141 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_5_reg_2146 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_5_reg_2151 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_5_reg_2131 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_5_reg_2126 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2046 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln420_reg_1792 <= icmp_ln420_fu_1260_p2;
        icmp_ln420_reg_1792_pp0_iter1_reg <= icmp_ln420_reg_1792;
        zext_ln433_1_reg_1896[11 : 0] <= zext_ln433_1_fu_1334_p1[11 : 0];
        zext_ln433_1_reg_1896_pp0_iter1_reg[11 : 0] <= zext_ln433_1_reg_1896[11 : 0];
        zext_ln433_reg_1796[11 : 0] <= zext_ln433_fu_1286_p1[11 : 0];
        zext_ln433_reg_1796_pp0_iter1_reg[11 : 0] <= zext_ln433_reg_1796[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln420_reg_1792_pp0_iter2_reg <= icmp_ln420_reg_1792_pp0_iter1_reg;
        icmp_ln420_reg_1792_pp0_iter3_reg <= icmp_ln420_reg_1792_pp0_iter2_reg;
        out_f_1_reg_2321 <= grp_fu_1335_p_dout0;
        out_f_2_reg_2326 <= grp_fu_2672_p_dout0;
        out_f_32_reg_2366 <= grp_fu_2704_p_dout0;
        out_f_33_reg_2371 <= grp_fu_2708_p_dout0;
        out_f_34_reg_2376 <= grp_fu_2712_p_dout0;
        out_f_35_reg_2381 <= grp_fu_2716_p_dout0;
        out_f_36_reg_2386 <= grp_fu_2720_p_dout0;
        out_f_37_reg_2391 <= grp_fu_2724_p_dout0;
        out_f_38_reg_2396 <= grp_fu_2608_p_dout0;
        out_f_39_reg_2401 <= grp_fu_2612_p_dout0;
        out_f_3_reg_2331 <= grp_fu_2676_p_dout0;
        out_f_40_reg_2406 <= grp_fu_2616_p_dout0;
        out_f_41_reg_2411 <= grp_fu_2620_p_dout0;
        out_f_42_reg_2416 <= grp_fu_2624_p_dout0;
        out_f_43_reg_2421 <= grp_fu_2628_p_dout0;
        out_f_44_reg_2426 <= grp_fu_2632_p_dout0;
        out_f_45_reg_2431 <= grp_fu_2636_p_dout0;
        out_f_46_reg_2436 <= grp_fu_2640_p_dout0;
        out_f_47_reg_2441 <= grp_fu_2644_p_dout0;
        out_f_48_reg_2446 <= grp_fu_2648_p_dout0;
        out_f_49_reg_2451 <= grp_fu_2652_p_dout0;
        out_f_4_reg_2336 <= grp_fu_2680_p_dout0;
        out_f_50_reg_2456 <= grp_fu_2656_p_dout0;
        out_f_51_reg_2461 <= grp_fu_2660_p_dout0;
        out_f_52_reg_2466 <= grp_fu_2664_p_dout0;
        out_f_53_reg_2471 <= grp_fu_2668_p_dout0;
        out_f_5_reg_2341 <= grp_fu_2684_p_dout0;
        out_f_6_reg_2346 <= grp_fu_2688_p_dout0;
        out_f_7_reg_2351 <= grp_fu_2692_p_dout0;
        out_f_8_reg_2356 <= grp_fu_2696_p_dout0;
        out_f_9_reg_2361 <= grp_fu_2700_p_dout0;
        out_f_reg_2316 <= grp_fu_1330_p_dout0;
        zext_ln433_1_reg_1896_pp0_iter2_reg[11 : 0] <= zext_ln433_1_reg_1896_pp0_iter1_reg[11 : 0];
        zext_ln433_1_reg_1896_pp0_iter3_reg[11 : 0] <= zext_ln433_1_reg_1896_pp0_iter2_reg[11 : 0];
        zext_ln433_1_reg_1896_pp0_iter4_reg[11 : 0] <= zext_ln433_1_reg_1896_pp0_iter3_reg[11 : 0];
        zext_ln433_1_reg_1896_pp0_iter5_reg[11 : 0] <= zext_ln433_1_reg_1896_pp0_iter4_reg[11 : 0];
        zext_ln433_reg_1796_pp0_iter2_reg[11 : 0] <= zext_ln433_reg_1796_pp0_iter1_reg[11 : 0];
        zext_ln433_reg_1796_pp0_iter3_reg[11 : 0] <= zext_ln433_reg_1796_pp0_iter2_reg[11 : 0];
        zext_ln433_reg_1796_pp0_iter4_reg[11 : 0] <= zext_ln433_reg_1796_pp0_iter3_reg[11 : 0];
        zext_ln433_reg_1796_pp0_iter5_reg[11 : 0] <= zext_ln433_reg_1796_pp0_iter4_reg[11 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln420_fu_1260_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = grp_float_to_bf16_fu_2352_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = grp_float_to_bf16_fu_2416_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 = zext_ln433_1_fu_1334_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 = zext_ln433_fu_1286_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = grp_float_to_bf16_fu_2348_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = grp_float_to_bf16_fu_2412_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = grp_float_to_bf16_fu_2344_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = grp_float_to_bf16_fu_2408_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = grp_float_to_bf16_fu_2340_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = grp_float_to_bf16_fu_2404_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = grp_float_to_bf16_fu_2336_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = grp_float_to_bf16_fu_2400_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = grp_float_to_bf16_fu_2332_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = grp_float_to_bf16_fu_2396_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = grp_float_to_bf16_fu_2328_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = grp_float_to_bf16_fu_2392_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = grp_float_to_bf16_fu_2580_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = grp_float_to_bf16_fu_2388_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = grp_float_to_bf16_fu_2576_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = grp_float_to_bf16_fu_2384_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = grp_float_to_bf16_fu_2356_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = grp_float_to_bf16_fu_2420_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local;

assign add_ln420_fu_1354_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln432_1_fu_1328_p2 = (zext_ln432_1_fu_1324_p1 + mul_ln351);

assign add_ln432_fu_1280_p2 = (zext_ln432_fu_1276_p1 + mul_ln351);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp285 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp286 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp287 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp288 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp289 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp290 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp291 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp292 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp293 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp294 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp295 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp296 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp297 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp298 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp299 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp300 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp301 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp302 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp303 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp304 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp305 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp306 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp307 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp308 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp309 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp310 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp311 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp312 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp313 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp314 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp315 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp316 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign grp_float_to_bf16_fu_1004_ap_ready = grp_float_to_bf16_fu_2560_p_ready;

assign grp_float_to_bf16_fu_1010_ap_ready = grp_float_to_bf16_fu_2564_p_ready;

assign grp_float_to_bf16_fu_1016_ap_ready = grp_float_to_bf16_fu_2568_p_ready;

assign grp_float_to_bf16_fu_1022_ap_ready = grp_float_to_bf16_fu_2572_p_ready;

assign grp_float_to_bf16_fu_1028_ap_ready = grp_float_to_bf16_fu_2576_p_ready;

assign grp_float_to_bf16_fu_1034_ap_ready = grp_float_to_bf16_fu_2580_p_ready;

assign grp_float_to_bf16_fu_1040_ap_ready = grp_float_to_bf16_fu_2328_p_ready;

assign grp_float_to_bf16_fu_1046_ap_ready = grp_float_to_bf16_fu_2332_p_ready;

assign grp_float_to_bf16_fu_1052_ap_ready = grp_float_to_bf16_fu_2336_p_ready;

assign grp_float_to_bf16_fu_1058_ap_ready = grp_float_to_bf16_fu_2340_p_ready;

assign grp_float_to_bf16_fu_1064_ap_ready = grp_float_to_bf16_fu_2344_p_ready;

assign grp_float_to_bf16_fu_1070_ap_ready = grp_float_to_bf16_fu_2348_p_ready;

assign grp_float_to_bf16_fu_1076_ap_ready = grp_float_to_bf16_fu_2352_p_ready;

assign grp_float_to_bf16_fu_1082_ap_ready = grp_float_to_bf16_fu_2356_p_ready;

assign grp_float_to_bf16_fu_1088_ap_ready = grp_float_to_bf16_fu_2360_p_ready;

assign grp_float_to_bf16_fu_1094_ap_ready = grp_float_to_bf16_fu_2364_p_ready;

assign grp_float_to_bf16_fu_1100_ap_ready = grp_float_to_bf16_fu_2368_p_ready;

assign grp_float_to_bf16_fu_1106_ap_ready = grp_float_to_bf16_fu_2372_p_ready;

assign grp_float_to_bf16_fu_1112_ap_ready = grp_float_to_bf16_fu_2376_p_ready;

assign grp_float_to_bf16_fu_1118_ap_ready = grp_float_to_bf16_fu_2380_p_ready;

assign grp_float_to_bf16_fu_2328_p_din1 = out_f_40_reg_2406;

assign grp_float_to_bf16_fu_2328_p_start = grp_float_to_bf16_fu_1040_ap_start_reg;

assign grp_float_to_bf16_fu_2332_p_din1 = out_f_41_reg_2411;

assign grp_float_to_bf16_fu_2332_p_start = grp_float_to_bf16_fu_1046_ap_start_reg;

assign grp_float_to_bf16_fu_2336_p_din1 = out_f_42_reg_2416;

assign grp_float_to_bf16_fu_2336_p_start = grp_float_to_bf16_fu_1052_ap_start_reg;

assign grp_float_to_bf16_fu_2340_p_din1 = out_f_43_reg_2421;

assign grp_float_to_bf16_fu_2340_p_start = grp_float_to_bf16_fu_1058_ap_start_reg;

assign grp_float_to_bf16_fu_2344_p_din1 = out_f_44_reg_2426;

assign grp_float_to_bf16_fu_2344_p_start = grp_float_to_bf16_fu_1064_ap_start_reg;

assign grp_float_to_bf16_fu_2348_p_din1 = out_f_45_reg_2431;

assign grp_float_to_bf16_fu_2348_p_start = grp_float_to_bf16_fu_1070_ap_start_reg;

assign grp_float_to_bf16_fu_2352_p_din1 = out_f_46_reg_2436;

assign grp_float_to_bf16_fu_2352_p_start = grp_float_to_bf16_fu_1076_ap_start_reg;

assign grp_float_to_bf16_fu_2356_p_din1 = out_f_47_reg_2441;

assign grp_float_to_bf16_fu_2356_p_start = grp_float_to_bf16_fu_1082_ap_start_reg;

assign grp_float_to_bf16_fu_2360_p_din1 = out_f_48_reg_2446;

assign grp_float_to_bf16_fu_2360_p_start = grp_float_to_bf16_fu_1088_ap_start_reg;

assign grp_float_to_bf16_fu_2364_p_din1 = out_f_49_reg_2451;

assign grp_float_to_bf16_fu_2364_p_start = grp_float_to_bf16_fu_1094_ap_start_reg;

assign grp_float_to_bf16_fu_2368_p_din1 = out_f_50_reg_2456;

assign grp_float_to_bf16_fu_2368_p_start = grp_float_to_bf16_fu_1100_ap_start_reg;

assign grp_float_to_bf16_fu_2372_p_din1 = out_f_51_reg_2461;

assign grp_float_to_bf16_fu_2372_p_start = grp_float_to_bf16_fu_1106_ap_start_reg;

assign grp_float_to_bf16_fu_2376_p_din1 = out_f_52_reg_2466;

assign grp_float_to_bf16_fu_2376_p_start = grp_float_to_bf16_fu_1112_ap_start_reg;

assign grp_float_to_bf16_fu_2380_p_din1 = out_f_53_reg_2471;

assign grp_float_to_bf16_fu_2380_p_start = grp_float_to_bf16_fu_1118_ap_start_reg;

assign grp_float_to_bf16_fu_2384_p_din1 = out_f_reg_2316;

assign grp_float_to_bf16_fu_2384_p_start = grp_float_to_bf16_fu_932_ap_start_reg;

assign grp_float_to_bf16_fu_2388_p_din1 = out_f_1_reg_2321;

assign grp_float_to_bf16_fu_2388_p_start = grp_float_to_bf16_fu_938_ap_start_reg;

assign grp_float_to_bf16_fu_2392_p_din1 = out_f_2_reg_2326;

assign grp_float_to_bf16_fu_2392_p_start = grp_float_to_bf16_fu_944_ap_start_reg;

assign grp_float_to_bf16_fu_2396_p_din1 = out_f_3_reg_2331;

assign grp_float_to_bf16_fu_2396_p_start = grp_float_to_bf16_fu_950_ap_start_reg;

assign grp_float_to_bf16_fu_2400_p_din1 = out_f_4_reg_2336;

assign grp_float_to_bf16_fu_2400_p_start = grp_float_to_bf16_fu_956_ap_start_reg;

assign grp_float_to_bf16_fu_2404_p_din1 = out_f_5_reg_2341;

assign grp_float_to_bf16_fu_2404_p_start = grp_float_to_bf16_fu_962_ap_start_reg;

assign grp_float_to_bf16_fu_2408_p_din1 = out_f_6_reg_2346;

assign grp_float_to_bf16_fu_2408_p_start = grp_float_to_bf16_fu_968_ap_start_reg;

assign grp_float_to_bf16_fu_2412_p_din1 = out_f_7_reg_2351;

assign grp_float_to_bf16_fu_2412_p_start = grp_float_to_bf16_fu_974_ap_start_reg;

assign grp_float_to_bf16_fu_2416_p_din1 = out_f_8_reg_2356;

assign grp_float_to_bf16_fu_2416_p_start = grp_float_to_bf16_fu_980_ap_start_reg;

assign grp_float_to_bf16_fu_2420_p_din1 = out_f_9_reg_2361;

assign grp_float_to_bf16_fu_2420_p_start = grp_float_to_bf16_fu_986_ap_start_reg;

assign grp_float_to_bf16_fu_2424_p_din1 = out_f_32_reg_2366;

assign grp_float_to_bf16_fu_2424_p_start = grp_float_to_bf16_fu_992_ap_start_reg;

assign grp_float_to_bf16_fu_2428_p_din1 = out_f_33_reg_2371;

assign grp_float_to_bf16_fu_2428_p_start = grp_float_to_bf16_fu_998_ap_start_reg;

assign grp_float_to_bf16_fu_2560_p_din1 = out_f_34_reg_2376;

assign grp_float_to_bf16_fu_2560_p_start = grp_float_to_bf16_fu_1004_ap_start_reg;

assign grp_float_to_bf16_fu_2564_p_din1 = out_f_35_reg_2381;

assign grp_float_to_bf16_fu_2564_p_start = grp_float_to_bf16_fu_1010_ap_start_reg;

assign grp_float_to_bf16_fu_2568_p_din1 = out_f_36_reg_2386;

assign grp_float_to_bf16_fu_2568_p_start = grp_float_to_bf16_fu_1016_ap_start_reg;

assign grp_float_to_bf16_fu_2572_p_din1 = out_f_37_reg_2391;

assign grp_float_to_bf16_fu_2572_p_start = grp_float_to_bf16_fu_1022_ap_start_reg;

assign grp_float_to_bf16_fu_2576_p_din1 = out_f_38_reg_2396;

assign grp_float_to_bf16_fu_2576_p_start = grp_float_to_bf16_fu_1028_ap_start_reg;

assign grp_float_to_bf16_fu_2580_p_din1 = out_f_39_reg_2401;

assign grp_float_to_bf16_fu_2580_p_start = grp_float_to_bf16_fu_1034_ap_start_reg;

assign grp_float_to_bf16_fu_932_ap_ready = grp_float_to_bf16_fu_2384_p_ready;

assign grp_float_to_bf16_fu_938_ap_ready = grp_float_to_bf16_fu_2388_p_ready;

assign grp_float_to_bf16_fu_944_ap_ready = grp_float_to_bf16_fu_2392_p_ready;

assign grp_float_to_bf16_fu_950_ap_ready = grp_float_to_bf16_fu_2396_p_ready;

assign grp_float_to_bf16_fu_956_ap_ready = grp_float_to_bf16_fu_2400_p_ready;

assign grp_float_to_bf16_fu_962_ap_ready = grp_float_to_bf16_fu_2404_p_ready;

assign grp_float_to_bf16_fu_968_ap_ready = grp_float_to_bf16_fu_2408_p_ready;

assign grp_float_to_bf16_fu_974_ap_ready = grp_float_to_bf16_fu_2412_p_ready;

assign grp_float_to_bf16_fu_980_ap_ready = grp_float_to_bf16_fu_2416_p_ready;

assign grp_float_to_bf16_fu_986_ap_ready = grp_float_to_bf16_fu_2420_p_ready;

assign grp_float_to_bf16_fu_992_ap_ready = grp_float_to_bf16_fu_2424_p_ready;

assign grp_float_to_bf16_fu_998_ap_ready = grp_float_to_bf16_fu_2428_p_ready;

assign grp_fu_1330_p_ce = 1'b1;

assign grp_fu_1330_p_din0 = v_fu_1372_p1;

assign grp_fu_1330_p_din1 = inv_rms;

assign grp_fu_1335_p_ce = 1'b1;

assign grp_fu_1335_p_din0 = v_63_fu_1384_p1;

assign grp_fu_1335_p_din1 = inv_rms;

assign grp_fu_2608_p_ce = 1'b1;

assign grp_fu_2608_p_din0 = v_78_fu_1564_p1;

assign grp_fu_2608_p_din1 = inv_rms;

assign grp_fu_2612_p_ce = 1'b1;

assign grp_fu_2612_p_din0 = v_79_fu_1576_p1;

assign grp_fu_2612_p_din1 = inv_rms;

assign grp_fu_2616_p_ce = 1'b1;

assign grp_fu_2616_p_din0 = v_80_fu_1588_p1;

assign grp_fu_2616_p_din1 = inv_rms;

assign grp_fu_2620_p_ce = 1'b1;

assign grp_fu_2620_p_din0 = v_81_fu_1600_p1;

assign grp_fu_2620_p_din1 = inv_rms;

assign grp_fu_2624_p_ce = 1'b1;

assign grp_fu_2624_p_din0 = v_82_fu_1612_p1;

assign grp_fu_2624_p_din1 = inv_rms;

assign grp_fu_2628_p_ce = 1'b1;

assign grp_fu_2628_p_din0 = v_83_fu_1624_p1;

assign grp_fu_2628_p_din1 = inv_rms;

assign grp_fu_2632_p_ce = 1'b1;

assign grp_fu_2632_p_din0 = v_84_fu_1636_p1;

assign grp_fu_2632_p_din1 = inv_rms;

assign grp_fu_2636_p_ce = 1'b1;

assign grp_fu_2636_p_din0 = v_85_fu_1648_p1;

assign grp_fu_2636_p_din1 = inv_rms;

assign grp_fu_2640_p_ce = 1'b1;

assign grp_fu_2640_p_din0 = v_86_fu_1660_p1;

assign grp_fu_2640_p_din1 = inv_rms;

assign grp_fu_2644_p_ce = 1'b1;

assign grp_fu_2644_p_din0 = v_87_fu_1672_p1;

assign grp_fu_2644_p_din1 = inv_rms;

assign grp_fu_2648_p_ce = 1'b1;

assign grp_fu_2648_p_din0 = v_88_fu_1684_p1;

assign grp_fu_2648_p_din1 = inv_rms;

assign grp_fu_2652_p_ce = 1'b1;

assign grp_fu_2652_p_din0 = v_89_fu_1696_p1;

assign grp_fu_2652_p_din1 = inv_rms;

assign grp_fu_2656_p_ce = 1'b1;

assign grp_fu_2656_p_din0 = v_90_fu_1708_p1;

assign grp_fu_2656_p_din1 = inv_rms;

assign grp_fu_2660_p_ce = 1'b1;

assign grp_fu_2660_p_din0 = v_91_fu_1720_p1;

assign grp_fu_2660_p_din1 = inv_rms;

assign grp_fu_2664_p_ce = 1'b1;

assign grp_fu_2664_p_din0 = v_92_fu_1732_p1;

assign grp_fu_2664_p_din1 = inv_rms;

assign grp_fu_2668_p_ce = 1'b1;

assign grp_fu_2668_p_din0 = v_93_fu_1744_p1;

assign grp_fu_2668_p_din1 = inv_rms;

assign grp_fu_2672_p_ce = 1'b1;

assign grp_fu_2672_p_din0 = v_64_fu_1396_p1;

assign grp_fu_2672_p_din1 = inv_rms;

assign grp_fu_2676_p_ce = 1'b1;

assign grp_fu_2676_p_din0 = v_65_fu_1408_p1;

assign grp_fu_2676_p_din1 = inv_rms;

assign grp_fu_2680_p_ce = 1'b1;

assign grp_fu_2680_p_din0 = v_66_fu_1420_p1;

assign grp_fu_2680_p_din1 = inv_rms;

assign grp_fu_2684_p_ce = 1'b1;

assign grp_fu_2684_p_din0 = v_67_fu_1432_p1;

assign grp_fu_2684_p_din1 = inv_rms;

assign grp_fu_2688_p_ce = 1'b1;

assign grp_fu_2688_p_din0 = v_68_fu_1444_p1;

assign grp_fu_2688_p_din1 = inv_rms;

assign grp_fu_2692_p_ce = 1'b1;

assign grp_fu_2692_p_din0 = v_69_fu_1456_p1;

assign grp_fu_2692_p_din1 = inv_rms;

assign grp_fu_2696_p_ce = 1'b1;

assign grp_fu_2696_p_din0 = v_70_fu_1468_p1;

assign grp_fu_2696_p_din1 = inv_rms;

assign grp_fu_2700_p_ce = 1'b1;

assign grp_fu_2700_p_din0 = v_71_fu_1480_p1;

assign grp_fu_2700_p_din1 = inv_rms;

assign grp_fu_2704_p_ce = 1'b1;

assign grp_fu_2704_p_din0 = v_72_fu_1492_p1;

assign grp_fu_2704_p_din1 = inv_rms;

assign grp_fu_2708_p_ce = 1'b1;

assign grp_fu_2708_p_din0 = v_73_fu_1504_p1;

assign grp_fu_2708_p_din1 = inv_rms;

assign grp_fu_2712_p_ce = 1'b1;

assign grp_fu_2712_p_din0 = v_74_fu_1516_p1;

assign grp_fu_2712_p_din1 = inv_rms;

assign grp_fu_2716_p_ce = 1'b1;

assign grp_fu_2716_p_din0 = v_75_fu_1528_p1;

assign grp_fu_2716_p_din1 = inv_rms;

assign grp_fu_2720_p_ce = 1'b1;

assign grp_fu_2720_p_din0 = v_76_fu_1540_p1;

assign grp_fu_2720_p_din1 = inv_rms;

assign grp_fu_2724_p_ce = 1'b1;

assign grp_fu_2724_p_din0 = v_77_fu_1552_p1;

assign grp_fu_2724_p_din1 = inv_rms;

assign icmp_ln420_fu_1260_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln4_fu_1266_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign or_ln4_fu_1316_p3 = {{tmp_s_fu_1306_p4}, {1'd1}};

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 = zext_ln433_1_fu_1334_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 = zext_ln433_fu_1286_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 = zext_ln433_1_fu_1334_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 = zext_ln433_fu_1286_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 = zext_ln433_1_fu_1334_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 = zext_ln433_fu_1286_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 = zext_ln433_1_fu_1334_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 = zext_ln433_fu_1286_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 = zext_ln433_1_fu_1334_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 = zext_ln433_fu_1286_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 = zext_ln433_1_fu_1334_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 = zext_ln433_fu_1286_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 = grp_float_to_bf16_fu_2360_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 = grp_float_to_bf16_fu_2424_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 = grp_float_to_bf16_fu_2364_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 = grp_float_to_bf16_fu_2428_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 = grp_float_to_bf16_fu_2368_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 = grp_float_to_bf16_fu_2560_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 = grp_float_to_bf16_fu_2372_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 = grp_float_to_bf16_fu_2564_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 = grp_float_to_bf16_fu_2376_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 = grp_float_to_bf16_fu_2568_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 = zext_ln433_1_reg_1896_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 = zext_ln433_reg_1796_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 = grp_float_to_bf16_fu_2380_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 = grp_float_to_bf16_fu_2572_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local;

assign tmp_s_fu_1306_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign v_63_fu_1384_p1 = x_f32_193_fu_1377_p3;

assign v_64_fu_1396_p1 = x_f32_194_fu_1389_p3;

assign v_65_fu_1408_p1 = x_f32_195_fu_1401_p3;

assign v_66_fu_1420_p1 = x_f32_196_fu_1413_p3;

assign v_67_fu_1432_p1 = x_f32_197_fu_1425_p3;

assign v_68_fu_1444_p1 = x_f32_198_fu_1437_p3;

assign v_69_fu_1456_p1 = x_f32_199_fu_1449_p3;

assign v_70_fu_1468_p1 = x_f32_200_fu_1461_p3;

assign v_71_fu_1480_p1 = x_f32_201_fu_1473_p3;

assign v_72_fu_1492_p1 = x_f32_202_fu_1485_p3;

assign v_73_fu_1504_p1 = x_f32_203_fu_1497_p3;

assign v_74_fu_1516_p1 = x_f32_204_fu_1509_p3;

assign v_75_fu_1528_p1 = x_f32_205_fu_1521_p3;

assign v_76_fu_1540_p1 = x_f32_206_fu_1533_p3;

assign v_77_fu_1552_p1 = x_f32_207_fu_1545_p3;

assign v_78_fu_1564_p1 = x_f32_208_fu_1557_p3;

assign v_79_fu_1576_p1 = x_f32_209_fu_1569_p3;

assign v_80_fu_1588_p1 = x_f32_210_fu_1581_p3;

assign v_81_fu_1600_p1 = x_f32_211_fu_1593_p3;

assign v_82_fu_1612_p1 = x_f32_212_fu_1605_p3;

assign v_83_fu_1624_p1 = x_f32_213_fu_1617_p3;

assign v_84_fu_1636_p1 = x_f32_214_fu_1629_p3;

assign v_85_fu_1648_p1 = x_f32_215_fu_1641_p3;

assign v_86_fu_1660_p1 = x_f32_216_fu_1653_p3;

assign v_87_fu_1672_p1 = x_f32_217_fu_1665_p3;

assign v_88_fu_1684_p1 = x_f32_218_fu_1677_p3;

assign v_89_fu_1696_p1 = x_f32_219_fu_1689_p3;

assign v_90_fu_1708_p1 = x_f32_220_fu_1701_p3;

assign v_91_fu_1720_p1 = x_f32_221_fu_1713_p3;

assign v_92_fu_1732_p1 = x_f32_222_fu_1725_p3;

assign v_93_fu_1744_p1 = x_f32_223_fu_1737_p3;

assign v_fu_1372_p1 = x_f32_fu_1365_p3;

assign x_f32_193_fu_1377_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_383_reg_2001}, {16'd0}};

assign x_f32_194_fu_1389_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_385_reg_2006}, {16'd0}};

assign x_f32_195_fu_1401_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_387_reg_2011}, {16'd0}};

assign x_f32_196_fu_1413_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_389_reg_2016}, {16'd0}};

assign x_f32_197_fu_1425_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_391_reg_2021}, {16'd0}};

assign x_f32_198_fu_1437_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_393_reg_2026}, {16'd0}};

assign x_f32_199_fu_1449_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_395_reg_2031}, {16'd0}};

assign x_f32_200_fu_1461_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_397_reg_2036}, {16'd0}};

assign x_f32_201_fu_1473_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_399_reg_2041}, {16'd0}};

assign x_f32_202_fu_1485_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2046}, {16'd0}};

assign x_f32_203_fu_1497_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2051}, {16'd0}};

assign x_f32_204_fu_1509_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_84_reg_2056}, {16'd0}};

assign x_f32_205_fu_1521_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_85_reg_2061}, {16'd0}};

assign x_f32_206_fu_1533_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_86_reg_2066}, {16'd0}};

assign x_f32_207_fu_1545_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_88_reg_2071}, {16'd0}};

assign x_f32_208_fu_1557_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_401_reg_2076}, {16'd0}};

assign x_f32_209_fu_1569_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_403_reg_2081}, {16'd0}};

assign x_f32_210_fu_1581_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_405_reg_2086}, {16'd0}};

assign x_f32_211_fu_1593_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_407_reg_2091}, {16'd0}};

assign x_f32_212_fu_1605_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_409_reg_2096}, {16'd0}};

assign x_f32_213_fu_1617_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_411_reg_2101}, {16'd0}};

assign x_f32_214_fu_1629_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_413_reg_2106}, {16'd0}};

assign x_f32_215_fu_1641_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_415_reg_2111}, {16'd0}};

assign x_f32_216_fu_1653_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_417_reg_2116}, {16'd0}};

assign x_f32_217_fu_1665_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_419_reg_2121}, {16'd0}};

assign x_f32_218_fu_1677_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_5_reg_2126}, {16'd0}};

assign x_f32_219_fu_1689_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_5_reg_2131}, {16'd0}};

assign x_f32_220_fu_1701_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_5_reg_2136}, {16'd0}};

assign x_f32_221_fu_1713_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_5_reg_2141}, {16'd0}};

assign x_f32_222_fu_1725_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_5_reg_2146}, {16'd0}};

assign x_f32_223_fu_1737_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_5_reg_2151}, {16'd0}};

assign x_f32_fu_1365_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_381_reg_1996}, {16'd0}};

assign zext_ln432_1_fu_1324_p1 = or_ln4_fu_1316_p3;

assign zext_ln432_fu_1276_p1 = lshr_ln4_fu_1266_p4;

assign zext_ln433_1_fu_1334_p1 = add_ln432_1_fu_1328_p2;

assign zext_ln433_fu_1286_p1 = add_ln432_fu_1280_p2;

always @ (posedge ap_clk) begin
    zext_ln433_reg_1796[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_reg_1796_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_reg_1796_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_reg_1796_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_reg_1796_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_reg_1796_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_1_reg_1896[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_1_reg_1896_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_1_reg_1896_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_1_reg_1896_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_1_reg_1896_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln433_1_reg_1896_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_420_28
