$date
	Sun Feb 25 10:09:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! t_Zero $end
$var wire 32 " t_ALUResult [31:0] $end
$var reg 3 # t_ALUControl [2:0] $end
$var reg 32 $ t_SrcA [31:0] $end
$var reg 32 % t_SrcB [31:0] $end
$scope module dut $end
$var wire 3 & ALUControl [2:0] $end
$var wire 32 ' SrcA [31:0] $end
$var wire 32 ( SrcB [31:0] $end
$var reg 32 ) ALUResult [31:0] $end
$var reg 32 * MuxOut [31:0] $end
$var reg 1 ! Zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 *
b111 )
b11 (
b100 '
b0 &
b11 %
b100 $
b0 #
b111 "
0!
$end
#10000
b1 "
b1 )
b1 *
b1 #
b1 &
#20000
1!
b0 "
b0 )
b0 *
b0 %
b0 (
b0 $
b0 '
b10 #
b10 &
#30000
b1 $
b1 '
#40000
b1 %
b1 (
b0 $
b0 '
#50000
0!
b1 "
b1 )
b1 *
b1 $
b1 '
#60000
1!
b0 "
b0 )
b0 *
b0 %
b0 (
b0 $
b0 '
b11 #
b11 &
#70000
0!
b1 "
b1 )
b1 *
b1 $
b1 '
#80000
b1 %
b1 (
b0 $
b0 '
#90000
b1 $
b1 '
#100000
b11 "
b11 )
b11 *
b11 %
b11 (
b100 $
b100 '
b100 #
b100 &
#110000
1!
b0 "
b0 )
b0 *
b101 #
b101 &
#120000
b11 $
b11 '
#130000
0!
b1 "
b1 )
b1 *
b100 %
b100 (
#140000
