# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../design_sources/DM_struct.vhd"
vhdl xil_defaultlib  "../../../../../simulation_sources/DM_tb.vhd"

# Do not sort compile order
nosort
