// Seed: 3496641977
module module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  wor   id_5,
    input  tri   id_6
);
  specify
    (id_8 => id_9) = (1, id_8  : 1 * -1 - -1  : id_8);
    (id_10 => id_11) = (id_1  : -1  : {1, -1}, 1);
    specparam id_12 = 1;
  endspecify
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2
);
  wire  id_4;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2
  );
  supply0 id_6 = id_6 == 1;
endmodule
