{"vcs1":{"timestamp_begin":1682283924.258852406, "rt":0.98, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682283925.298664293, "rt":1.46, "ut":0.23, "st":0.23}}
{"link":{"timestamp_begin":1682283926.817161949, "rt":1.66, "ut":0.07, "st":1.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682283923.974279321}
{"VCS_COMP_START_TIME": 1682283923.974279321}
{"VCS_COMP_END_TIME": 1682283929.337536699}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341180}}
{"stitch_vcselab": {"peak_mem": 239048}}
