INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_4/sim_DDR/sim_DDR.srcs/sim_1/new/DDR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DDR_TB'
