
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118262                       # Number of seconds simulated
sim_ticks                                118261504802                       # Number of ticks simulated
final_tick                               1176120326115                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67964                       # Simulator instruction rate (inst/s)
host_op_rate                                    85805                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3640709                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916704                       # Number of bytes of host memory used
host_seconds                                 32483.10                       # Real time elapsed on the host
sim_insts                                  2207686446                       # Number of instructions simulated
sim_ops                                    2787202938                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       446592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       202368                       # Number of bytes read from this memory
system.physmem.bytes_read::total               652160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       649088                       # Number of bytes written to this memory
system.physmem.bytes_written::total            649088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3489                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1581                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5095                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5071                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5071                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3776309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1711191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5514559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10823                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5488582                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5488582                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5488582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3776309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1711191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               11003141                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141970595                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23174154                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19083757                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933119                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9392764                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670051                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437856                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87615                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104499794                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128072758                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23174154                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107907                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27196134                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6268286                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4302513                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106406                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573807                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140301506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.111957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.553268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113105372     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2781924      1.98%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365826      1.69%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381803      1.70%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268084      1.62%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124238      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778423      0.55%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980502      1.41%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515334      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140301506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163232                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902108                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103333943                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5713613                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26848354                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108981                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4296606                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730878                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6460                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154478310                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51139                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4296606                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103848109                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3303251                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1264815                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26432777                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1155940                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153031727                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399747                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622361                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7354                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214103812                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713317595                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713317595                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45844587                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33568                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17546                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3790739                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15191526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309682                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1677268                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149168275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139224389                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107517                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25236933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57191086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1524                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140301506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.992323                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586936                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82933903     59.11%     59.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23706065     16.90%     76.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11946984      8.52%     84.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7825133      5.58%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6898457      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700999      1.93%     96.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3075832      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117922      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96211      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140301506                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         975715     74.71%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157689     12.07%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172633     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114983906     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013897      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363912     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7846652      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139224389                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.980657                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306037                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009381                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420163838                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174439453                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135108818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140530426                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201622                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979397                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       162156                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          602                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4296606                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2655347                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       246823                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149201843                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1168326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15191526                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903826                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17546                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        196339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13016                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151153                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235657                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136847573                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112795                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376816                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21957940                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293300                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7845145                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.963915                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135115655                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135108818                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81540020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221183425                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.951668                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368653                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26787228                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958231                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136004900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.900129                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714718                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86901637     63.90%     63.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22514793     16.55%     80.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10804623      7.94%     88.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4810385      3.54%     91.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764733      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543459      1.13%     95.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1566888      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097889      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3000493      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136004900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3000493                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282213551                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302715217                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1669089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.419706                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.419706                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.704371                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.704371                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618422606                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186431466                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145851691                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141970595                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23983687                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19647697                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2032050                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9821336                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9479693                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2453610                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93519                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106442928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128736344                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23983687                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11933303                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27885715                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6073784                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3106546                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12451973                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1587498                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141459404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.113251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.537665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113573689     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2252115      1.59%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3822347      2.70%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2224265      1.57%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1740573      1.23%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1528480      1.08%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          938937      0.66%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2360107      1.67%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13018891      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141459404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168934                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906782                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105767592                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4298218                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27297563                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72089                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4023936                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3932589                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155130476                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4023936                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106302325                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         606197                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2777849                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26817614                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       931478                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154079623                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94615                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       537564                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    217574770                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    716814794                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    716814794                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174301344                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43273423                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34681                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17366                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2705950                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14286409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7320069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70812                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1656821                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149031791                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34682                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139959485                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88221                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22098027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48916418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141459404                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.989397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548674                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84344681     59.62%     59.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21929390     15.50%     75.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11800855      8.34%     83.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8770153      6.20%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8545031      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3161340      2.23%     97.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2405580      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       321370      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181004      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141459404                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         124714     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165932     37.33%     65.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153870     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118132517     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1894355      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17315      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12620570      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7294728      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139959485                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985834                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             444516                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421911111                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171164739                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136972784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140404001                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285770                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2960489                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       117802                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4023936                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         405444                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54344                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149066473                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       774093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14286409                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7320069                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17366                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1169771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1078759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2248530                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137776963                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12304665                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2182522                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19599194                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19500622                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7294529                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970461                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136972844                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136972784                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80977613                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224294533                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.964797                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361032                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101343531                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124920242                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24146503                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2049137                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137435468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.908937                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.716499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86914979     63.24%     63.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24345737     17.71%     80.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9521404      6.93%     87.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5012533      3.65%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4263722      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2054436      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       959501      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1495224      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2867932      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137435468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101343531                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124920242                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18528187                       # Number of memory references committed
system.switch_cpus1.commit.loads             11325920                       # Number of loads committed
system.switch_cpus1.commit.membars              17316                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18124533                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112460442                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2583716                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2867932                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283634281                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302159092                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 511191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101343531                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124920242                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101343531                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.400885                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.400885                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713835                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713835                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       619591831                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191253820                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144878091                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34632                       # number of misc regfile writes
system.l20.replacements                          3499                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1180932                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69035                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.106279                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43896.677291                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.599121                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1819.669303                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           159.345143                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19650.709142                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.669810                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000146                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027766                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002431                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.299846                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        92926                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  92926                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           43613                       # number of Writeback hits
system.l20.Writeback_hits::total                43613                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        92926                       # number of demand (read+write) hits
system.l20.demand_hits::total                   92926                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        92926                       # number of overall hits
system.l20.overall_hits::total                  92926                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3489                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3499                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3489                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3499                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3489                       # number of overall misses
system.l20.overall_misses::total                 3499                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2246583                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    794878239                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      797124822                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2246583                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    794878239                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       797124822                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2246583                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    794878239                       # number of overall miss cycles
system.l20.overall_miss_latency::total      797124822                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96415                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96425                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        43613                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            43613                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96415                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96425                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96415                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96425                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.036187                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.036287                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.036187                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.036287                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.036187                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.036287                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 224658.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 227824.086844                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 227815.039154                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 224658.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 227824.086844                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 227815.039154                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 224658.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 227824.086844                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 227815.039154                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3476                       # number of writebacks
system.l20.writebacks::total                     3476                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3489                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3499                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3489                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3499                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3489                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3499                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1648550                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    585562605                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    587211155                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1648550                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    585562605                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    587211155                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1648550                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    585562605                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    587211155                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036187                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.036287                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.036187                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.036287                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.036187                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.036287                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       164855                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167831.070507                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 167822.565019                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       164855                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 167831.070507                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 167822.565019                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       164855                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 167831.070507                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 167822.565019                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1596                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          407009                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67132                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.062817                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        45196.308072                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.008651                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   802.911207                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         19331.772070                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.689641                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012251                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.294979                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31786                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31787                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11191                       # number of Writeback hits
system.l21.Writeback_hits::total                11191                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31786                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31787                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31786                       # number of overall hits
system.l21.overall_hits::total                  31787                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1581                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1596                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1581                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1596                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1581                       # number of overall misses
system.l21.overall_misses::total                 1596                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4115949                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    441111012                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      445226961                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4115949                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    441111012                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       445226961                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4115949                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    441111012                       # number of overall miss cycles
system.l21.overall_miss_latency::total      445226961                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33367                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33383                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11191                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11191                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33367                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33383                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33367                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33383                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.047382                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.047809                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.047382                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.047809                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.047382                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.047809                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 274396.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279007.597723                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278964.261278                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 274396.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279007.597723                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278964.261278                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 274396.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279007.597723                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278964.261278                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1595                       # number of writebacks
system.l21.writebacks::total                     1595                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1581                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1596                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1581                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1596                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1581                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1596                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3215382                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    346158777                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    349374159                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3215382                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    346158777                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    349374159                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3215382                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    346158777                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    349374159                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047382                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.047809                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.047382                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.047809                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.047382                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.047809                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 214358.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 218949.258065                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 218906.114662                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 214358.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 218949.258065                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 218906.114662                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 214358.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 218949.258065                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 218906.114662                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.599116                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114057                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.376364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.599116                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015383                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880768                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106396                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106396                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106396                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106396                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106396                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106396                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2438170                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2438170                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2438170                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2438170                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2438170                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2438170                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106406                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106406                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106406                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106406                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106406                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106406                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       243817                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       243817                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       243817                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       243817                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       243817                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       243817                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2333170                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2333170                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2333170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2333170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2333170                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2333170                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       233317                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       233317                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       233317                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       233317                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       233317                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       233317                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96415                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191233641                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96671                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1978.190367                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.492876                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.507124                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915988                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084012                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10969257                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10969257                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17130                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17130                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18678667                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18678667                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18678667                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18678667                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       397503                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       397503                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       397618                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        397618                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       397618                       # number of overall misses
system.cpu0.dcache.overall_misses::total       397618                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33134927376                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33134927376                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16068622                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16068622                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33150995998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33150995998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33150995998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33150995998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366760                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366760                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076285                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076285                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076285                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076285                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034971                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034971                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020844                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020844                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020844                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020844                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 83357.678750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83357.678750                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 139727.147826                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 139727.147826                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 83373.982058                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83373.982058                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 83373.982058                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83373.982058                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43613                       # number of writebacks
system.cpu0.dcache.writebacks::total            43613                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301088                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301088                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301203                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301203                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96415                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96415                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96415                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7039849763                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7039849763                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7039849763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7039849763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7039849763                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7039849763                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005054                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005054                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005054                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005054                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73016.125738                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73016.125738                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73016.125738                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73016.125738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73016.125738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73016.125738                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.008404                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018802521                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205200.261905                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.008404                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024052                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738796                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12451956                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12451956                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12451956                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12451956                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12451956                       # number of overall hits
system.cpu1.icache.overall_hits::total       12451956                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4637540                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4637540                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4637540                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4637540                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4637540                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4637540                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12451973                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12451973                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12451973                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12451973                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12451973                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12451973                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 272796.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 272796.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 272796.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 272796.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 272796.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 272796.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4304549                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4304549                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4304549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4304549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4304549                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4304549                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269034.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 269034.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 269034.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 269034.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 269034.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 269034.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33367                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163519366                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33623                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4863.318740                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.006358                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.993642                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902369                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097631                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9176373                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9176373                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7167636                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7167636                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17339                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17316                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16344009                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16344009                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16344009                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16344009                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85266                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85266                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85266                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85266                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85266                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85266                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7411425464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7411425464                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7411425464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7411425464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7411425464                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7411425464                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9261639                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9261639                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7167636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7167636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17316                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17316                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16429275                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16429275                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16429275                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16429275                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005190                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005190                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005190                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005190                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 86921.228438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86921.228438                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 86921.228438                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86921.228438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 86921.228438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86921.228438                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11191                       # number of writebacks
system.cpu1.dcache.writebacks::total            11191                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51899                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51899                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51899                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51899                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51899                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33367                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33367                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33367                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2531560785                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2531560785                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2531560785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2531560785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2531560785                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2531560785                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75870.194653                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75870.194653                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 75870.194653                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75870.194653                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 75870.194653                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75870.194653                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
