/*
 * Copyright (c) 2021 Arm Limited. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
// Auto-generated file
// ** DO NOT EDIT **

#ifndef MEM_REGION_DEFS_H
#define MEM_REGION_DEFS_H

/* #undef ITCM_SIZE */
/* #undef DTCM_BLK_SIZE */
/* #undef BRAM_SIZE */
/* #undef ISRAM0_SIZE */
/* #undef ISRAM1_SIZE */
/* #undef QSPI_SRAM_SIZE */
/* #undef DDR4_BLK_SIZE */

/* #undef ITCM_BASE_NS */
/* #undef BRAM_BASE_NS */
/* #undef DTCM0_BASE_NS */
/* #undef DTCM1_BASE_NS */
/* #undef DTCM2_BASE_NS */
/* #undef DTCM3_BASE_NS */
/* #undef ISRAM0_BASE_NS */
/* #undef ISRAM1_BASE_NS */
/* #undef QSPI_SRAM_BASE_NS */
/* #undef DDR4_BLK0_BASE_NS */
/* #undef DDR4_BLK1_BASE_NS */
/* #undef DDR4_BLK2_BASE_NS */
/* #undef DDR4_BLK3_BASE_NS */

/* #undef ITCM_BASE_S */
/* #undef BRAM_BASE_S */
/* #undef DTCM0_BASE_S */
/* #undef DTCM1_BASE_S */
/* #undef DTCM2_BASE_S */
/* #undef DTCM3_BASE_S */
/* #undef ISRAM0_BASE_S */
/* #undef ISRAM1_BASE_S */
/* #undef DDR4_BLK0_BASE_S */
/* #undef DDR4_BLK1_BASE_S */
/* #undef DDR4_BLK2_BASE_S */
/* #undef DDR4_BLK3_BASE_S */

#endif /*  MEM_REGION_DEFS_H  */
