// Seed: 2768030414
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_8(
      .id_0((1)), .id_1(1), .id_2(id_7), .id_3(1)
  );
  assign module_1.id_9 = 0;
endmodule
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    output wor module_1,
    output logic id_7,
    output logic id_8
    , id_13,
    input supply1 id_9,
    input uwire id_10,
    output wand id_11
);
  always @(posedge 1 or posedge ~id_9) begin : LABEL_0
    if (id_10) id_7 <= 1;
    else id_8 <= !id_13 - id_5;
  end
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_13,
      id_14,
      id_13,
      id_13
  );
endmodule
