PPA Report for parity_ring_counter.v (Module: parity_ring_counter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 7
IO Count: 9
Cell Count: 29

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 821.69 MHz
Reg-to-Reg Critical Path Delay: 0.995 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
