{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 15 00:05:21 2010 " "Info: Processing started: Mon Feb 15 00:05:21 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "c:/workspace/8bitbrain/addrgentest.vwf " "Info: Using vector source file \"c:/workspace/8bitbrain/addrgentest.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[0\] Output Buried " "Warning: Wrong node type for node \"count_end\[0\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[1\] Output Buried " "Warning: Wrong node type for node \"count_end\[1\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[2\] Output Buried " "Warning: Wrong node type for node \"count_end\[2\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[3\] Output Buried " "Warning: Wrong node type for node \"count_end\[3\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[4\] Output Buried " "Warning: Wrong node type for node \"count_end\[4\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[5\] Output Buried " "Warning: Wrong node type for node \"count_end\[5\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[6\] Output Buried " "Warning: Wrong node type for node \"count_end\[6\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[7\] Output Buried " "Warning: Wrong node type for node \"count_end\[7\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[8\] Output Buried " "Warning: Wrong node type for node \"count_end\[8\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[9\] Output Buried " "Warning: Wrong node type for node \"count_end\[9\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[10\] Output Buried " "Warning: Wrong node type for node \"count_end\[10\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[11\] Output Buried " "Warning: Wrong node type for node \"count_end\[11\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[12\] Output Buried " "Warning: Wrong node type for node \"count_end\[12\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[13\] Output Buried " "Warning: Wrong node type for node \"count_end\[13\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[14\] Output Buried " "Warning: Wrong node type for node \"count_end\[14\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[15\] Output Buried " "Warning: Wrong node type for node \"count_end\[15\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[16\] Output Buried " "Warning: Wrong node type for node \"count_end\[16\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "count_end\[17\] Output Buried " "Warning: Wrong node type for node \"count_end\[17\]\" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|addrgen\|altera_reserved_tms " "Warning: Can't find signal in vector source file for input pin \"\|addrgen\|altera_reserved_tms\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|addrgen\|altera_reserved_tck " "Warning: Can't find signal in vector source file for input pin \"\|addrgen\|altera_reserved_tck\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|addrgen\|altera_reserved_tdi " "Warning: Can't find signal in vector source file for input pin \"\|addrgen\|altera_reserved_tdi\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[5\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[4\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[3\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[2\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[1\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[0\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[9\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[9\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[8\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[7\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[6\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[12\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[12\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[11\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[11\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[10\] " "Info: Register: \|addrgen\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[10\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[1\] " "Info: Register: \|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[7\] " "Info: Register: \|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[5\] " "Info: Register: \|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[3\] " "Info: Register: \|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[4\] " "Info: Register: \|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[6\] " "Info: Register: \|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[2\] " "Info: Register: \|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\] " "Info: Register: \|addrgen\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|addrgen\|sld_hub:sld_hub_inst\|tdo " "Info: Register: \|addrgen\|sld_hub:sld_hub_inst\|tdo" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     25.23 % " "Info: Simulation coverage is      25.23 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "9858 " "Info: Number of transitions in simulation is 9858" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 21 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 15 00:05:22 2010 " "Info: Processing ended: Mon Feb 15 00:05:22 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
