
// File generated by mist version N-2018.03#7d02e3ca79#180723, Thu Feb 28 14:35:44 2019
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// mist -B -I../../../.. -I../../../../isg -r +f +i math-ff_sinf_ tlx


// m3;   next: m10, jump target: m79 (next offset: 10)
000000  1 0  "01001000000000110111111111111111"   // (R[3]) = lhi_const_1_B1 (32767); 
000001  1 0  "01010100011001011111111111111111"   // (R[5]) = w32_const_bor_1_B1 (R[3],65535); 
000002  1 0  "01001000000000110011111101001001"   // (R[3]) = lhi_const_1_B1 (16201); 
000003  1 0  "00000000100001010010100000000011"   // (R[5]) = _ad_1_B1 (R[4],R[5]); 
000004  1 0  "01010100011000110000111111011000"   // (R[3]) = w32_const_bor_1_B1 (R[3],4056); 
000005  1 0  "00001000001000010000000000001100"   // (SP,MC) = _pl_rd_res_reg_const_wr_res_reg_1_B1 (12,SP,SP); 
000006  1 0  "00000000101000110001100000010000"   // (R[3]) = _le_1_B1 (R[5],R[3]); 
000007  1 0  "00100000011000000000000000110001"   // () = nez_br_const_1_B1 (R[3],49); 
000008  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000009  1 0  "10101000001000101111111111111100"   // (__spill_DMw[-4]) = stack_store_bndl_B3 (R[2],SP,-4); 

// m10;   next: m18, jump target: m66 (next offset: 15)
000010  1 0  "01001000000000110111111110000000"   // (R[3]) = const_2_B1 (); 
000011  1 0  "00000000101000110001100000001100"   // (R[3]) = _ge_1_B1 (R[5],R[3]); 
000012  1 0  "00100000011000000000000000100110"   // () = nez_br_const_1_B1 (R[3],38); 
000013  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000014  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m18;   next: m19 (next offset: 17)
000015  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000016  1 0  "00001000001001011111111111110100"   // (R[5],MC) = _pl_rd_res_reg_const_1_B1 (-12,SP); 

// m19 subroutine call;   next: m64 (next offset: 17)

// m64;   next: m29, jump target: m26 (next offset: 21)
000017  1 0  "00010000011000110000000000000011"   // (R[3]) = _ad_const_1_B1 (R[3]); 
000018  1 0  "00010100011000000000000000011100"   // () = eqz_br_const_1_B1 (R[3],28); 
000019  1 0  "01010000001001011111111111111000"   // (R[5]) = load__pl_rd_res_reg_const_1_B1 (-8,DMb[-12],SP); 
000020  1 0  "01010000001001001111111111110100"   // (R[4]) = load__pl_rd_res_reg_const_1_B1 (-12,DMb[-12],SP); 

// m29;   next: m38, jump target: m35 (next offset: 25)
000021  1 0  "01100100011001100000000000000001"   // (R[6]) = _eq_const_2_B1 (R[3]); 
000022  1 0  "00100000110000000000000000010101"   // () = nez_br_const_1_B1 (R[6],21); 
000023  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000024  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m38;   next: m48, jump target: m42 (next offset: 29)
000025  1 0  "01100100011000110000000000000010"   // (R[3]) = _eq_const_1_B1 (R[3]); 
000026  1 0  "00100000011000000000000000001000"   // () = nez_br_const_1_B1 (R[3],8); 
000027  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000028  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m48;   next: m49 (next offset: 31)
000029  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000030  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m49 subroutine call;   next: m74 (next offset: 31)

// m74;   next: m75 (next offset: 34)
000031  1 0  "01010100011001010000000000000000"   // R[5] = R[3]; 
000032  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000033  1 0  "01001000000001000000000000000000"   // (R[4]) = const_3_B3 (); 

// m75 subroutine call;   next: m81 (next offset: 34)

// m81, jump target: m57 (next offset: 36)
000034  1 0  "00100100000000000000000000011100"   // () = j_const_1_B1 (28); 
000035  1 0  "01010000001001001111111111111100"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-4],SP,-4); 

// m42;   next: m43 (next offset: 38)
000036  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000037  1 0  "01010100000001100000000000000001"   // (R[6]) = const_1_B2 (); 

// m43 subroutine call;   next: m70 (next offset: 38)

// m70;   next: m71 (next offset: 41)
000038  1 0  "01010100011001010000000000000000"   // R[5] = R[3]; 
000039  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000040  1 0  "01001000000001000000000000000000"   // (R[4]) = const_3_B3 (); 

// m71 subroutine call;   next: m46 (next offset: 41)

// m46 (next offset: 45)
000041  1 0  "01010000001001001111111111111100"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-4],SP,-4); 
000042  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000043  1 0  "00001000001000011111111111110100"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-12,SP,SP); 
000044  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m35;   next: m34 (next offset: 48)
000045  1 0  "01010000001000101111111111111100"   // (R[2]) = stack_load_bndl_B3 (__spill_DMw[-4],SP,-4); 
000046  1 0  "00100100000000000000000000000000"   // () = j_const_1_B1 (0); 
000047  1 0  "00001000001000011111111111110100"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-12,SP,SP); 

// m34 subroutine call;   next: m36 (next offset: 48)

// m36 (next offset: 48)

// m26;   next: m25 (next offset: 52)
000048  1 0  "01010000001000101111111111111100"   // (R[2]) = stack_load_bndl_B3 (__spill_DMw[-4],SP,-4); 
000049  1 0  "01010100000001100000000000000001"   // (R[6]) = const_1_B2 (); 
000050  1 0  "00100100000000000000000000000000"   // () = j_const_1_B1 (0); 
000051  1 0  "00001000001000011111111111110100"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-12,SP,SP); 

// m25 subroutine call;   next: m27 (next offset: 52)

// m27 (next offset: 52)

// m66;   next: m67 (next offset: 54)
000052  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000053  1 0  "01010100100001010000000000000000"   // R[5] = R[4]; 

// m67 subroutine call;   next: m16 (next offset: 54)

// m16 (next offset: 58)
000054  1 0  "01010000001001001111111111111100"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-4],SP,-4); 
000055  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000056  1 0  "00001000001000011111111111110100"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-12,SP,SP); 
000057  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m79;   next: m8 (next offset: 63)
000058  1 0  "01001000000001010000000000000000"   // (R[5]) = const_3_B3 (); 
000059  1 0  "01001000000001100000000000000000"   // (R[6]) = const_3_B3 (); 
000060  1 0  "01010000001000101111111111111100"   // (R[2]) = stack_load_bndl_B3 (__spill_DMw[-4],SP,-4); 
000061  1 0  "00100100000000000000000000000000"   // () = j_const_1_B1 (0); 
000062  1 0  "00001000001000011111111111110100"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-12,SP,SP); 

// m8 subroutine call;   next: m80 (next offset: 63)

// m80 (next offset: 63)

// m57 (next offset: /)
000063  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000064  1 0  "00001000001000011111111111110100"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-12,SP,SP); 
000065  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

