

================================================================
== Vitis HLS Report for 'ALU'
================================================================
* Date:           Tue Sep 16 03:06:40 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        alu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     747|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     182|     296|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     182|    1108|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  182|  296|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  182|  296|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln29_fu_212_p2     |         +|   0|  0|   39|          32|          32|
    |sub_ln30_fu_205_p2     |         -|   0|  0|   39|          32|          32|
    |and_ln32_fu_185_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln34_fu_165_p2     |       and|   0|  0|   32|          32|          32|
    |ashr_ln38_fu_137_p2    |      ashr|   0|  0|  100|          32|          32|
    |icmp_ln39_fu_122_p2    |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln40_fu_107_p2    |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln41_fu_92_p2     |      icmp|   0|  0|   39|          32|          32|
    |or_ln33_fu_172_p2      |        or|   0|  0|   32|          32|          32|
    |or_ln35_fu_158_p2      |        or|   0|  0|   32|          32|          32|
    |select_ln39_fu_128_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln40_fu_113_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln41_fu_98_p3   |    select|   0|  0|   32|           1|          32|
    |shl_ln37_fu_144_p2     |       shl|   0|  0|  100|          32|          32|
    |xor_ln31_fu_198_p2     |       xor|   0|  0|   32|           2|          32|
    |xor_ln32_fu_191_p2     |       xor|   0|  0|   32|           2|          32|
    |xor_ln33_fu_178_p2     |       xor|   0|  0|   32|          32|           2|
    |xor_ln36_fu_151_p2     |       xor|   0|  0|   32|          32|          32|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  747|         423|         546|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------+----+-----------+-----+-----------+
    |  Name  | LUT| Input Size| Bits| Total Bits|
    +--------+----+-----------+-----+-----------+
    |result  |  65|         15|   32|        480|
    +--------+----+-----------+-----+-----------+
    |Total   |  65|         15|   32|        480|
    +--------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    6|         s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    6|         s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|           ALU|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|           ALU|  return value|
+-----------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [alu.cpp:21]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [alu.cpp:21]   --->   Operation 3 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %op" [alu.cpp:21]   --->   Operation 16 'read' 'op_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b" [alu.cpp:21]   --->   Operation 17 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %a" [alu.cpp:21]   --->   Operation 18 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.10ns)   --->   "%switch_ln28 = switch i32 %op_read, void %sw.default, i32 0, void %sw.bb, i32 1, void %sw.bb1, i32 2, void %sw.bb2, i32 3, void %sw.bb3, i32 4, void %sw.bb5, i32 5, void %sw.bb7, i32 6, void %sw.bb9, i32 7, void %sw.bb11, i32 8, void %sw.bb12, i32 9, void %sw.bb13, i32 10, void %sw.bb14, i32 11, void %sw.bb15, i32 12, void %sw.bb21" [alu.cpp:28]   --->   Operation 19 'switch' 'switch_ln28' <Predicate = true> <Delay = 1.10>
ST_1 : Operation 20 [1/1] (1.20ns)   --->   "%icmp_ln41 = icmp_eq  i32 %a_read, i32 %b_read" [alu.cpp:41]   --->   Operation 20 'icmp' 'icmp_ln41' <Predicate = (op_read == 12)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.52ns)   --->   "%select_ln41 = select i1 %icmp_ln41, i32 %a_read, i32 0" [alu.cpp:41]   --->   Operation 21 'select' 'select_ln41' <Predicate = (op_read == 12)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %select_ln41" [alu.cpp:41]   --->   Operation 22 'write' 'write_ln41' <Predicate = (op_read == 12)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln41 = br void %sw.epilog" [alu.cpp:41]   --->   Operation 23 'br' 'br_ln41' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.20ns)   --->   "%icmp_ln40 = icmp_slt  i32 %a_read, i32 %b_read" [alu.cpp:40]   --->   Operation 24 'icmp' 'icmp_ln40' <Predicate = (op_read == 11)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.52ns)   --->   "%select_ln40 = select i1 %icmp_ln40, i32 %a_read, i32 %b_read" [alu.cpp:40]   --->   Operation 25 'select' 'select_ln40' <Predicate = (op_read == 11)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %select_ln40" [alu.cpp:40]   --->   Operation 26 'write' 'write_ln40' <Predicate = (op_read == 11)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln40 = br void %sw.epilog" [alu.cpp:40]   --->   Operation 27 'br' 'br_ln40' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.20ns)   --->   "%icmp_ln39 = icmp_sgt  i32 %a_read, i32 %b_read" [alu.cpp:39]   --->   Operation 28 'icmp' 'icmp_ln39' <Predicate = (op_read == 10)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.52ns)   --->   "%select_ln39 = select i1 %icmp_ln39, i32 %a_read, i32 %b_read" [alu.cpp:39]   --->   Operation 29 'select' 'select_ln39' <Predicate = (op_read == 10)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %select_ln39" [alu.cpp:39]   --->   Operation 30 'write' 'write_ln39' <Predicate = (op_read == 10)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln39 = br void %sw.epilog" [alu.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.45ns)   --->   "%ashr_ln38 = ashr i32 %a_read, i32 %b_read" [alu.cpp:38]   --->   Operation 32 'ashr' 'ashr_ln38' <Predicate = (op_read == 9)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %ashr_ln38" [alu.cpp:38]   --->   Operation 33 'write' 'write_ln38' <Predicate = (op_read == 9)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln38 = br void %sw.epilog" [alu.cpp:38]   --->   Operation 34 'br' 'br_ln38' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.45ns)   --->   "%shl_ln37 = shl i32 %a_read, i32 %b_read" [alu.cpp:37]   --->   Operation 35 'shl' 'shl_ln37' <Predicate = (op_read == 8)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %shl_ln37" [alu.cpp:37]   --->   Operation 36 'write' 'write_ln37' <Predicate = (op_read == 8)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln37 = br void %sw.epilog" [alu.cpp:37]   --->   Operation 37 'br' 'br_ln37' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.40ns)   --->   "%xor_ln36 = xor i32 %b_read, i32 %a_read" [alu.cpp:36]   --->   Operation 38 'xor' 'xor_ln36' <Predicate = (op_read == 7)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %xor_ln36" [alu.cpp:36]   --->   Operation 39 'write' 'write_ln36' <Predicate = (op_read == 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln36 = br void %sw.epilog" [alu.cpp:36]   --->   Operation 40 'br' 'br_ln36' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.40ns)   --->   "%or_ln35 = or i32 %b_read, i32 %a_read" [alu.cpp:35]   --->   Operation 41 'or' 'or_ln35' <Predicate = (op_read == 6)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %or_ln35" [alu.cpp:35]   --->   Operation 42 'write' 'write_ln35' <Predicate = (op_read == 6)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln35 = br void %sw.epilog" [alu.cpp:35]   --->   Operation 43 'br' 'br_ln35' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.40ns)   --->   "%and_ln34 = and i32 %b_read, i32 %a_read" [alu.cpp:34]   --->   Operation 44 'and' 'and_ln34' <Predicate = (op_read == 5)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %and_ln34" [alu.cpp:34]   --->   Operation 45 'write' 'write_ln34' <Predicate = (op_read == 5)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln34 = br void %sw.epilog" [alu.cpp:34]   --->   Operation 46 'br' 'br_ln34' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln33)   --->   "%or_ln33 = or i32 %b_read, i32 %a_read" [alu.cpp:33]   --->   Operation 47 'or' 'or_ln33' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln33 = xor i32 %or_ln33, i32 4294967295" [alu.cpp:33]   --->   Operation 48 'xor' 'xor_ln33' <Predicate = (op_read == 4)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %xor_ln33" [alu.cpp:33]   --->   Operation 49 'write' 'write_ln33' <Predicate = (op_read == 4)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln33 = br void %sw.epilog" [alu.cpp:33]   --->   Operation 50 'br' 'br_ln33' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln32)   --->   "%and_ln32 = and i32 %b_read, i32 %a_read" [alu.cpp:32]   --->   Operation 51 'and' 'and_ln32' <Predicate = (op_read == 3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln32 = xor i32 %and_ln32, i32 4294967295" [alu.cpp:32]   --->   Operation 52 'xor' 'xor_ln32' <Predicate = (op_read == 3)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %xor_ln32" [alu.cpp:32]   --->   Operation 53 'write' 'write_ln32' <Predicate = (op_read == 3)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln32 = br void %sw.epilog" [alu.cpp:32]   --->   Operation 54 'br' 'br_ln32' <Predicate = (op_read == 3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.40ns)   --->   "%xor_ln31 = xor i32 %a_read, i32 4294967295" [alu.cpp:31]   --->   Operation 55 'xor' 'xor_ln31' <Predicate = (op_read == 2)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %xor_ln31" [alu.cpp:31]   --->   Operation 56 'write' 'write_ln31' <Predicate = (op_read == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln31 = br void %sw.epilog" [alu.cpp:31]   --->   Operation 57 'br' 'br_ln31' <Predicate = (op_read == 2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.20ns)   --->   "%sub_ln30 = sub i32 %a_read, i32 %b_read" [alu.cpp:30]   --->   Operation 58 'sub' 'sub_ln30' <Predicate = (op_read == 1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %sub_ln30" [alu.cpp:30]   --->   Operation 59 'write' 'write_ln30' <Predicate = (op_read == 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln30 = br void %sw.epilog" [alu.cpp:30]   --->   Operation 60 'br' 'br_ln30' <Predicate = (op_read == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.20ns)   --->   "%add_ln29 = add i32 %b_read, i32 %a_read" [alu.cpp:29]   --->   Operation 61 'add' 'add_ln29' <Predicate = (op_read == 0)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %add_ln29" [alu.cpp:29]   --->   Operation 62 'write' 'write_ln29' <Predicate = (op_read == 0)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln29 = br void %sw.epilog" [alu.cpp:29]   --->   Operation 63 'br' 'br_ln29' <Predicate = (op_read == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 0" [alu.cpp:42]   --->   Operation 64 'write' 'write_ln42' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2 & op_read != 3 & op_read != 4 & op_read != 5 & op_read != 6 & op_read != 7 & op_read != 8 & op_read != 9 & op_read != 10 & op_read != 11 & op_read != 12)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln42 = br void %sw.epilog" [alu.cpp:42]   --->   Operation 65 'br' 'br_ln42' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2 & op_read != 3 & op_read != 4 & op_read != 5 & op_read != 6 & op_read != 7 & op_read != 8 & op_read != 9 & op_read != 10 & op_read != 11 & op_read != 12)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [alu.cpp:44]   --->   Operation 66 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln21 (spectopmodule) [ 00]
specinterface_ln21 (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
op_read            (read         ) [ 01]
b_read             (read         ) [ 00]
a_read             (read         ) [ 00]
switch_ln28        (switch       ) [ 00]
icmp_ln41          (icmp         ) [ 00]
select_ln41        (select       ) [ 00]
write_ln41         (write        ) [ 00]
br_ln41            (br           ) [ 00]
icmp_ln40          (icmp         ) [ 00]
select_ln40        (select       ) [ 00]
write_ln40         (write        ) [ 00]
br_ln40            (br           ) [ 00]
icmp_ln39          (icmp         ) [ 00]
select_ln39        (select       ) [ 00]
write_ln39         (write        ) [ 00]
br_ln39            (br           ) [ 00]
ashr_ln38          (ashr         ) [ 00]
write_ln38         (write        ) [ 00]
br_ln38            (br           ) [ 00]
shl_ln37           (shl          ) [ 00]
write_ln37         (write        ) [ 00]
br_ln37            (br           ) [ 00]
xor_ln36           (xor          ) [ 00]
write_ln36         (write        ) [ 00]
br_ln36            (br           ) [ 00]
or_ln35            (or           ) [ 00]
write_ln35         (write        ) [ 00]
br_ln35            (br           ) [ 00]
and_ln34           (and          ) [ 00]
write_ln34         (write        ) [ 00]
br_ln34            (br           ) [ 00]
or_ln33            (or           ) [ 00]
xor_ln33           (xor          ) [ 00]
write_ln33         (write        ) [ 00]
br_ln33            (br           ) [ 00]
and_ln32           (and          ) [ 00]
xor_ln32           (xor          ) [ 00]
write_ln32         (write        ) [ 00]
br_ln32            (br           ) [ 00]
xor_ln31           (xor          ) [ 00]
write_ln31         (write        ) [ 00]
br_ln31            (br           ) [ 00]
sub_ln30           (sub          ) [ 00]
write_ln30         (write        ) [ 00]
br_ln30            (br           ) [ 00]
add_ln29           (add          ) [ 00]
write_ln29         (write        ) [ 00]
br_ln29            (br           ) [ 00]
write_ln42         (write        ) [ 00]
br_ln42            (br           ) [ 00]
ret_ln44           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="op_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 write_ln40/1 write_ln39/1 write_ln38/1 write_ln37/1 write_ln36/1 write_ln35/1 write_ln34/1 write_ln33/1 write_ln32/1 write_ln31/1 write_ln30/1 write_ln29/1 write_ln42/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln41_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="select_ln41_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln40_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="select_ln40_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln39_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln39_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="ashr_ln38_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln38/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="shl_ln37_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="xor_ln36_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln35_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="and_ln34_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="or_ln33_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln33_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="and_ln32_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="xor_ln32_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln31_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_ln30_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln29_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="78" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="72" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="78" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="106"><net_src comp="98" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="111"><net_src comp="78" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="72" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="78" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="72" pin="2"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="126"><net_src comp="78" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="72" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="78" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="72" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="141"><net_src comp="78" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="72" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="148"><net_src comp="78" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="72" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="155"><net_src comp="72" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="78" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="162"><net_src comp="72" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="78" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="169"><net_src comp="72" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="78" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="176"><net_src comp="72" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="78" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="189"><net_src comp="72" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="78" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="202"><net_src comp="78" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="209"><net_src comp="78" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="72" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="216"><net_src comp="72" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="78" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="212" pin="2"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {1 }
 - Input state : 
	Port: ALU : a | {1 }
	Port: ALU : b | {1 }
	Port: ALU : op | {1 }
  - Chain level:
	State 1
		select_ln41 : 1
		write_ln41 : 2
		select_ln40 : 1
		write_ln40 : 2
		select_ln39 : 1
		write_ln39 : 2
		write_ln38 : 1
		write_ln37 : 1
		write_ln30 : 1
		write_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   xor_ln36_fu_151  |    0    |    32   |
|    xor   |   xor_ln33_fu_178  |    0    |    32   |
|          |   xor_ln32_fu_191  |    0    |    32   |
|          |   xor_ln31_fu_198  |    0    |    32   |
|----------|--------------------|---------|---------|
|          |   icmp_ln41_fu_92  |    0    |    39   |
|   icmp   |  icmp_ln40_fu_107  |    0    |    39   |
|          |  icmp_ln39_fu_122  |    0    |    39   |
|----------|--------------------|---------|---------|
|   ashr   |  ashr_ln38_fu_137  |    0    |   100   |
|----------|--------------------|---------|---------|
|    shl   |   shl_ln37_fu_144  |    0    |   100   |
|----------|--------------------|---------|---------|
|          |  select_ln41_fu_98 |    0    |    32   |
|  select  | select_ln40_fu_113 |    0    |    32   |
|          | select_ln39_fu_128 |    0    |    32   |
|----------|--------------------|---------|---------|
|    or    |   or_ln35_fu_158   |    0    |    32   |
|          |   or_ln33_fu_172   |    0    |    32   |
|----------|--------------------|---------|---------|
|    and   |   and_ln34_fu_165  |    0    |    32   |
|          |   and_ln32_fu_185  |    0    |    32   |
|----------|--------------------|---------|---------|
|    sub   |   sub_ln30_fu_205  |    0    |    39   |
|----------|--------------------|---------|---------|
|    add   |   add_ln29_fu_212  |    0    |    39   |
|----------|--------------------|---------|---------|
|          | op_read_read_fu_66 |    0    |    0    |
|   read   |  b_read_read_fu_72 |    0    |    0    |
|          |  a_read_read_fu_78 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_84  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   747   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_84 |  p2  |  14  |  32  |   448  ||    65   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   448  ||  0.7325 ||    65   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   747  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   65   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   812  |
+-----------+--------+--------+--------+
