$date
	Sun Jan 12 18:20:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module control_unit_tb $end
$var wire 1 ! memWrite $end
$var wire 1 " resultSrc $end
$var wire 1 # regWrite $end
$var wire 1 $ pcSrc $end
$var wire 3 % immSrc [2:0] $end
$var wire 1 & aluSrc $end
$var wire 6 ' aluControl [5:0] $end
$var reg 3 ( funct3 [2:0] $end
$var reg 3 ) funct7 [2:0] $end
$var reg 7 * op [6:0] $end
$var reg 1 + zero $end
$scope module dut $end
$var wire 1 , branch_taken $end
$var wire 3 - funct3 [2:0] $end
$var wire 3 . funct7 [2:0] $end
$var wire 7 / op [6:0] $end
$var wire 1 + zero $end
$var reg 6 0 aluControl [5:0] $end
$var reg 1 & aluSrc $end
$var reg 3 1 immSrc [2:0] $end
$var reg 1 2 memWrite $end
$var reg 1 $ pcSrc $end
$var reg 1 # regWrite $end
$var reg 1 " resultSrc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
b0 1
b0 0
b110011 /
b0 .
b0 -
z,
0+
b110011 *
b0 )
b0 (
b0 '
0&
b0 %
0$
1#
0"
z!
$end
#10
1"
b1 %
b1 1
1&
1#
b11 *
b11 /
#20
1#
b1 %
b1 1
1&
0"
b10011 *
b10011 /
#30
12
0#
b10 %
b10 1
1&
b10 (
b10 -
b100011 *
b100011 /
#40
b101111 '
b101111 0
z$
b0 %
b0 1
0&
02
1+
b0 (
b0 -
b1100011 *
b1100011 /
#50
b100 %
b100 1
1"
1#
b110101 '
b110101 0
1$
0+
b1101111 *
b1101111 /
#60
1&
1#
b11 %
b11 1
b0 '
b0 0
0"
0$
b110111 *
b110111 /
#70
0#
b0 %
b0 1
0&
b1111 *
b1111 /
#80
b1110011 *
b1110011 /
#90
