#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT12_PC6
#define Pin_1__0__PORT 12u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT12_AG
#define Pin_1__BIE CYREG_PRT12_BIE
#define Pin_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_1__BYP CYREG_PRT12_BYP
#define Pin_1__DM0 CYREG_PRT12_DM0
#define Pin_1__DM1 CYREG_PRT12_DM1
#define Pin_1__DM2 CYREG_PRT12_DM2
#define Pin_1__DR CYREG_PRT12_DR
#define Pin_1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 12u
#define Pin_1__PRT CYREG_PRT12_PRT
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_1__PS CYREG_PRT12_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_1__SLW CYREG_PRT12_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Pin_2__0__MASK 0x80u
#define Pin_2__0__PC CYREG_PRT12_PC7
#define Pin_2__0__PORT 12u
#define Pin_2__0__SHIFT 7u
#define Pin_2__AG CYREG_PRT12_AG
#define Pin_2__BIE CYREG_PRT12_BIE
#define Pin_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_2__BYP CYREG_PRT12_BYP
#define Pin_2__DM0 CYREG_PRT12_DM0
#define Pin_2__DM1 CYREG_PRT12_DM1
#define Pin_2__DM2 CYREG_PRT12_DM2
#define Pin_2__DR CYREG_PRT12_DR
#define Pin_2__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_2__MASK 0x80u
#define Pin_2__PORT 12u
#define Pin_2__PRT CYREG_PRT12_PRT
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_2__PS CYREG_PRT12_PS
#define Pin_2__SHIFT 7u
#define Pin_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_2__SLW CYREG_PRT12_SLW

/* UART_1_BUART */
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__2__MASK 0x04u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__2__POS 2
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__3__MASK 0x08u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__3__POS 3
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__4__MASK 0x10u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__4__POS 4
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK 0x1Cu
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_1_BUART_sRX_RxSts__2__MASK 0x04u
#define UART_1_BUART_sRX_RxSts__2__POS 2
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x3Cu
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x00u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x01u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x01u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* sensor_1 */
#define sensor_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define sensor_1__0__MASK 0x01u
#define sensor_1__0__PC CYREG_PRT0_PC0
#define sensor_1__0__PORT 0u
#define sensor_1__0__SHIFT 0u
#define sensor_1__AG CYREG_PRT0_AG
#define sensor_1__AMUX CYREG_PRT0_AMUX
#define sensor_1__BIE CYREG_PRT0_BIE
#define sensor_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define sensor_1__BYP CYREG_PRT0_BYP
#define sensor_1__CTL CYREG_PRT0_CTL
#define sensor_1__DM0 CYREG_PRT0_DM0
#define sensor_1__DM1 CYREG_PRT0_DM1
#define sensor_1__DM2 CYREG_PRT0_DM2
#define sensor_1__DR CYREG_PRT0_DR
#define sensor_1__INP_DIS CYREG_PRT0_INP_DIS
#define sensor_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sensor_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sensor_1__LCD_EN CYREG_PRT0_LCD_EN
#define sensor_1__MASK 0x01u
#define sensor_1__PORT 0u
#define sensor_1__PRT CYREG_PRT0_PRT
#define sensor_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sensor_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sensor_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sensor_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sensor_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sensor_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sensor_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sensor_1__PS CYREG_PRT0_PS
#define sensor_1__SHIFT 0u
#define sensor_1__SLW CYREG_PRT0_SLW

/* sensor_2 */
#define sensor_2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define sensor_2__0__MASK 0x02u
#define sensor_2__0__PC CYREG_PRT0_PC1
#define sensor_2__0__PORT 0u
#define sensor_2__0__SHIFT 1u
#define sensor_2__AG CYREG_PRT0_AG
#define sensor_2__AMUX CYREG_PRT0_AMUX
#define sensor_2__BIE CYREG_PRT0_BIE
#define sensor_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define sensor_2__BYP CYREG_PRT0_BYP
#define sensor_2__CTL CYREG_PRT0_CTL
#define sensor_2__DM0 CYREG_PRT0_DM0
#define sensor_2__DM1 CYREG_PRT0_DM1
#define sensor_2__DM2 CYREG_PRT0_DM2
#define sensor_2__DR CYREG_PRT0_DR
#define sensor_2__INP_DIS CYREG_PRT0_INP_DIS
#define sensor_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sensor_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sensor_2__LCD_EN CYREG_PRT0_LCD_EN
#define sensor_2__MASK 0x02u
#define sensor_2__PORT 0u
#define sensor_2__PRT CYREG_PRT0_PRT
#define sensor_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sensor_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sensor_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sensor_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sensor_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sensor_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sensor_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sensor_2__PS CYREG_PRT0_PS
#define sensor_2__SHIFT 1u
#define sensor_2__SLW CYREG_PRT0_SLW

/* sensor_3 */
#define sensor_3__0__INTTYPE CYREG_PICU0_INTTYPE2
#define sensor_3__0__MASK 0x04u
#define sensor_3__0__PC CYREG_PRT0_PC2
#define sensor_3__0__PORT 0u
#define sensor_3__0__SHIFT 2u
#define sensor_3__AG CYREG_PRT0_AG
#define sensor_3__AMUX CYREG_PRT0_AMUX
#define sensor_3__BIE CYREG_PRT0_BIE
#define sensor_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define sensor_3__BYP CYREG_PRT0_BYP
#define sensor_3__CTL CYREG_PRT0_CTL
#define sensor_3__DM0 CYREG_PRT0_DM0
#define sensor_3__DM1 CYREG_PRT0_DM1
#define sensor_3__DM2 CYREG_PRT0_DM2
#define sensor_3__DR CYREG_PRT0_DR
#define sensor_3__INP_DIS CYREG_PRT0_INP_DIS
#define sensor_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sensor_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sensor_3__LCD_EN CYREG_PRT0_LCD_EN
#define sensor_3__MASK 0x04u
#define sensor_3__PORT 0u
#define sensor_3__PRT CYREG_PRT0_PRT
#define sensor_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sensor_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sensor_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sensor_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sensor_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sensor_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sensor_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sensor_3__PS CYREG_PRT0_PS
#define sensor_3__SHIFT 2u
#define sensor_3__SLW CYREG_PRT0_SLW

/* sensor_4 */
#define sensor_4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define sensor_4__0__MASK 0x08u
#define sensor_4__0__PC CYREG_PRT0_PC3
#define sensor_4__0__PORT 0u
#define sensor_4__0__SHIFT 3u
#define sensor_4__AG CYREG_PRT0_AG
#define sensor_4__AMUX CYREG_PRT0_AMUX
#define sensor_4__BIE CYREG_PRT0_BIE
#define sensor_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define sensor_4__BYP CYREG_PRT0_BYP
#define sensor_4__CTL CYREG_PRT0_CTL
#define sensor_4__DM0 CYREG_PRT0_DM0
#define sensor_4__DM1 CYREG_PRT0_DM1
#define sensor_4__DM2 CYREG_PRT0_DM2
#define sensor_4__DR CYREG_PRT0_DR
#define sensor_4__INP_DIS CYREG_PRT0_INP_DIS
#define sensor_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sensor_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sensor_4__LCD_EN CYREG_PRT0_LCD_EN
#define sensor_4__MASK 0x08u
#define sensor_4__PORT 0u
#define sensor_4__PRT CYREG_PRT0_PRT
#define sensor_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sensor_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sensor_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sensor_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sensor_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sensor_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sensor_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sensor_4__PS CYREG_PRT0_PS
#define sensor_4__SHIFT 3u
#define sensor_4__SLW CYREG_PRT0_SLW

/* sensor_5 */
#define sensor_5__0__INTTYPE CYREG_PICU0_INTTYPE4
#define sensor_5__0__MASK 0x10u
#define sensor_5__0__PC CYREG_PRT0_PC4
#define sensor_5__0__PORT 0u
#define sensor_5__0__SHIFT 4u
#define sensor_5__AG CYREG_PRT0_AG
#define sensor_5__AMUX CYREG_PRT0_AMUX
#define sensor_5__BIE CYREG_PRT0_BIE
#define sensor_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define sensor_5__BYP CYREG_PRT0_BYP
#define sensor_5__CTL CYREG_PRT0_CTL
#define sensor_5__DM0 CYREG_PRT0_DM0
#define sensor_5__DM1 CYREG_PRT0_DM1
#define sensor_5__DM2 CYREG_PRT0_DM2
#define sensor_5__DR CYREG_PRT0_DR
#define sensor_5__INP_DIS CYREG_PRT0_INP_DIS
#define sensor_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sensor_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sensor_5__LCD_EN CYREG_PRT0_LCD_EN
#define sensor_5__MASK 0x10u
#define sensor_5__PORT 0u
#define sensor_5__PRT CYREG_PRT0_PRT
#define sensor_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sensor_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sensor_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sensor_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sensor_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sensor_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sensor_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sensor_5__PS CYREG_PRT0_PS
#define sensor_5__SHIFT 4u
#define sensor_5__SLW CYREG_PRT0_SLW

/* sensor_6 */
#define sensor_6__0__INTTYPE CYREG_PICU0_INTTYPE5
#define sensor_6__0__MASK 0x20u
#define sensor_6__0__PC CYREG_PRT0_PC5
#define sensor_6__0__PORT 0u
#define sensor_6__0__SHIFT 5u
#define sensor_6__AG CYREG_PRT0_AG
#define sensor_6__AMUX CYREG_PRT0_AMUX
#define sensor_6__BIE CYREG_PRT0_BIE
#define sensor_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define sensor_6__BYP CYREG_PRT0_BYP
#define sensor_6__CTL CYREG_PRT0_CTL
#define sensor_6__DM0 CYREG_PRT0_DM0
#define sensor_6__DM1 CYREG_PRT0_DM1
#define sensor_6__DM2 CYREG_PRT0_DM2
#define sensor_6__DR CYREG_PRT0_DR
#define sensor_6__INP_DIS CYREG_PRT0_INP_DIS
#define sensor_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sensor_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sensor_6__LCD_EN CYREG_PRT0_LCD_EN
#define sensor_6__MASK 0x20u
#define sensor_6__PORT 0u
#define sensor_6__PRT CYREG_PRT0_PRT
#define sensor_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sensor_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sensor_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sensor_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sensor_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sensor_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sensor_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sensor_6__PS CYREG_PRT0_PS
#define sensor_6__SHIFT 5u
#define sensor_6__SLW CYREG_PRT0_SLW

/* sensor_7 */
#define sensor_7__0__INTTYPE CYREG_PICU0_INTTYPE6
#define sensor_7__0__MASK 0x40u
#define sensor_7__0__PC CYREG_PRT0_PC6
#define sensor_7__0__PORT 0u
#define sensor_7__0__SHIFT 6u
#define sensor_7__AG CYREG_PRT0_AG
#define sensor_7__AMUX CYREG_PRT0_AMUX
#define sensor_7__BIE CYREG_PRT0_BIE
#define sensor_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define sensor_7__BYP CYREG_PRT0_BYP
#define sensor_7__CTL CYREG_PRT0_CTL
#define sensor_7__DM0 CYREG_PRT0_DM0
#define sensor_7__DM1 CYREG_PRT0_DM1
#define sensor_7__DM2 CYREG_PRT0_DM2
#define sensor_7__DR CYREG_PRT0_DR
#define sensor_7__INP_DIS CYREG_PRT0_INP_DIS
#define sensor_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sensor_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sensor_7__LCD_EN CYREG_PRT0_LCD_EN
#define sensor_7__MASK 0x40u
#define sensor_7__PORT 0u
#define sensor_7__PRT CYREG_PRT0_PRT
#define sensor_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sensor_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sensor_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sensor_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sensor_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sensor_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sensor_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sensor_7__PS CYREG_PRT0_PS
#define sensor_7__SHIFT 6u
#define sensor_7__SLW CYREG_PRT0_SLW

/* sensor_8 */
#define sensor_8__0__INTTYPE CYREG_PICU0_INTTYPE7
#define sensor_8__0__MASK 0x80u
#define sensor_8__0__PC CYREG_PRT0_PC7
#define sensor_8__0__PORT 0u
#define sensor_8__0__SHIFT 7u
#define sensor_8__AG CYREG_PRT0_AG
#define sensor_8__AMUX CYREG_PRT0_AMUX
#define sensor_8__BIE CYREG_PRT0_BIE
#define sensor_8__BIT_MASK CYREG_PRT0_BIT_MASK
#define sensor_8__BYP CYREG_PRT0_BYP
#define sensor_8__CTL CYREG_PRT0_CTL
#define sensor_8__DM0 CYREG_PRT0_DM0
#define sensor_8__DM1 CYREG_PRT0_DM1
#define sensor_8__DM2 CYREG_PRT0_DM2
#define sensor_8__DR CYREG_PRT0_DR
#define sensor_8__INP_DIS CYREG_PRT0_INP_DIS
#define sensor_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sensor_8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sensor_8__LCD_EN CYREG_PRT0_LCD_EN
#define sensor_8__MASK 0x80u
#define sensor_8__PORT 0u
#define sensor_8__PRT CYREG_PRT0_PRT
#define sensor_8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sensor_8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sensor_8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sensor_8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sensor_8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sensor_8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sensor_8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sensor_8__PS CYREG_PRT0_PS
#define sensor_8__SHIFT 7u
#define sensor_8__SLW CYREG_PRT0_SLW

/* sensor_9 */
#define sensor_9__0__INTTYPE CYREG_PICU2_INTTYPE0
#define sensor_9__0__MASK 0x01u
#define sensor_9__0__PC CYREG_PRT2_PC0
#define sensor_9__0__PORT 2u
#define sensor_9__0__SHIFT 0u
#define sensor_9__AG CYREG_PRT2_AG
#define sensor_9__AMUX CYREG_PRT2_AMUX
#define sensor_9__BIE CYREG_PRT2_BIE
#define sensor_9__BIT_MASK CYREG_PRT2_BIT_MASK
#define sensor_9__BYP CYREG_PRT2_BYP
#define sensor_9__CTL CYREG_PRT2_CTL
#define sensor_9__DM0 CYREG_PRT2_DM0
#define sensor_9__DM1 CYREG_PRT2_DM1
#define sensor_9__DM2 CYREG_PRT2_DM2
#define sensor_9__DR CYREG_PRT2_DR
#define sensor_9__INP_DIS CYREG_PRT2_INP_DIS
#define sensor_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sensor_9__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sensor_9__LCD_EN CYREG_PRT2_LCD_EN
#define sensor_9__MASK 0x01u
#define sensor_9__PORT 2u
#define sensor_9__PRT CYREG_PRT2_PRT
#define sensor_9__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sensor_9__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sensor_9__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sensor_9__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sensor_9__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sensor_9__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sensor_9__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sensor_9__PS CYREG_PRT2_PS
#define sensor_9__SHIFT 0u
#define sensor_9__SLW CYREG_PRT2_SLW

/* sensor_10 */
#define sensor_10__0__INTTYPE CYREG_PICU2_INTTYPE1
#define sensor_10__0__MASK 0x02u
#define sensor_10__0__PC CYREG_PRT2_PC1
#define sensor_10__0__PORT 2u
#define sensor_10__0__SHIFT 1u
#define sensor_10__AG CYREG_PRT2_AG
#define sensor_10__AMUX CYREG_PRT2_AMUX
#define sensor_10__BIE CYREG_PRT2_BIE
#define sensor_10__BIT_MASK CYREG_PRT2_BIT_MASK
#define sensor_10__BYP CYREG_PRT2_BYP
#define sensor_10__CTL CYREG_PRT2_CTL
#define sensor_10__DM0 CYREG_PRT2_DM0
#define sensor_10__DM1 CYREG_PRT2_DM1
#define sensor_10__DM2 CYREG_PRT2_DM2
#define sensor_10__DR CYREG_PRT2_DR
#define sensor_10__INP_DIS CYREG_PRT2_INP_DIS
#define sensor_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sensor_10__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sensor_10__LCD_EN CYREG_PRT2_LCD_EN
#define sensor_10__MASK 0x02u
#define sensor_10__PORT 2u
#define sensor_10__PRT CYREG_PRT2_PRT
#define sensor_10__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sensor_10__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sensor_10__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sensor_10__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sensor_10__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sensor_10__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sensor_10__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sensor_10__PS CYREG_PRT2_PS
#define sensor_10__SHIFT 1u
#define sensor_10__SLW CYREG_PRT2_SLW

/* sensor_11 */
#define sensor_11__0__INTTYPE CYREG_PICU2_INTTYPE2
#define sensor_11__0__MASK 0x04u
#define sensor_11__0__PC CYREG_PRT2_PC2
#define sensor_11__0__PORT 2u
#define sensor_11__0__SHIFT 2u
#define sensor_11__AG CYREG_PRT2_AG
#define sensor_11__AMUX CYREG_PRT2_AMUX
#define sensor_11__BIE CYREG_PRT2_BIE
#define sensor_11__BIT_MASK CYREG_PRT2_BIT_MASK
#define sensor_11__BYP CYREG_PRT2_BYP
#define sensor_11__CTL CYREG_PRT2_CTL
#define sensor_11__DM0 CYREG_PRT2_DM0
#define sensor_11__DM1 CYREG_PRT2_DM1
#define sensor_11__DM2 CYREG_PRT2_DM2
#define sensor_11__DR CYREG_PRT2_DR
#define sensor_11__INP_DIS CYREG_PRT2_INP_DIS
#define sensor_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sensor_11__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sensor_11__LCD_EN CYREG_PRT2_LCD_EN
#define sensor_11__MASK 0x04u
#define sensor_11__PORT 2u
#define sensor_11__PRT CYREG_PRT2_PRT
#define sensor_11__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sensor_11__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sensor_11__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sensor_11__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sensor_11__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sensor_11__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sensor_11__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sensor_11__PS CYREG_PRT2_PS
#define sensor_11__SHIFT 2u
#define sensor_11__SLW CYREG_PRT2_SLW

/* sensor_12 */
#define sensor_12__0__INTTYPE CYREG_PICU2_INTTYPE3
#define sensor_12__0__MASK 0x08u
#define sensor_12__0__PC CYREG_PRT2_PC3
#define sensor_12__0__PORT 2u
#define sensor_12__0__SHIFT 3u
#define sensor_12__AG CYREG_PRT2_AG
#define sensor_12__AMUX CYREG_PRT2_AMUX
#define sensor_12__BIE CYREG_PRT2_BIE
#define sensor_12__BIT_MASK CYREG_PRT2_BIT_MASK
#define sensor_12__BYP CYREG_PRT2_BYP
#define sensor_12__CTL CYREG_PRT2_CTL
#define sensor_12__DM0 CYREG_PRT2_DM0
#define sensor_12__DM1 CYREG_PRT2_DM1
#define sensor_12__DM2 CYREG_PRT2_DM2
#define sensor_12__DR CYREG_PRT2_DR
#define sensor_12__INP_DIS CYREG_PRT2_INP_DIS
#define sensor_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sensor_12__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sensor_12__LCD_EN CYREG_PRT2_LCD_EN
#define sensor_12__MASK 0x08u
#define sensor_12__PORT 2u
#define sensor_12__PRT CYREG_PRT2_PRT
#define sensor_12__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sensor_12__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sensor_12__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sensor_12__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sensor_12__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sensor_12__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sensor_12__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sensor_12__PS CYREG_PRT2_PS
#define sensor_12__SHIFT 3u
#define sensor_12__SLW CYREG_PRT2_SLW

/* sensor_13 */
#define sensor_13__0__INTTYPE CYREG_PICU2_INTTYPE4
#define sensor_13__0__MASK 0x10u
#define sensor_13__0__PC CYREG_PRT2_PC4
#define sensor_13__0__PORT 2u
#define sensor_13__0__SHIFT 4u
#define sensor_13__AG CYREG_PRT2_AG
#define sensor_13__AMUX CYREG_PRT2_AMUX
#define sensor_13__BIE CYREG_PRT2_BIE
#define sensor_13__BIT_MASK CYREG_PRT2_BIT_MASK
#define sensor_13__BYP CYREG_PRT2_BYP
#define sensor_13__CTL CYREG_PRT2_CTL
#define sensor_13__DM0 CYREG_PRT2_DM0
#define sensor_13__DM1 CYREG_PRT2_DM1
#define sensor_13__DM2 CYREG_PRT2_DM2
#define sensor_13__DR CYREG_PRT2_DR
#define sensor_13__INP_DIS CYREG_PRT2_INP_DIS
#define sensor_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sensor_13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sensor_13__LCD_EN CYREG_PRT2_LCD_EN
#define sensor_13__MASK 0x10u
#define sensor_13__PORT 2u
#define sensor_13__PRT CYREG_PRT2_PRT
#define sensor_13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sensor_13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sensor_13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sensor_13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sensor_13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sensor_13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sensor_13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sensor_13__PS CYREG_PRT2_PS
#define sensor_13__SHIFT 4u
#define sensor_13__SLW CYREG_PRT2_SLW

/* isr_1_sensor */
#define isr_1_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1_sensor__INTC_MASK 0x10u
#define isr_1_sensor__INTC_NUMBER 4u
#define isr_1_sensor__INTC_PRIOR_NUM 7u
#define isr_1_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_1_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2_sensor */
#define isr_2_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2_sensor__INTC_MASK 0x20u
#define isr_2_sensor__INTC_NUMBER 5u
#define isr_2_sensor__INTC_PRIOR_NUM 7u
#define isr_2_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_2_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3_sensor */
#define isr_3_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3_sensor__INTC_MASK 0x40u
#define isr_3_sensor__INTC_NUMBER 6u
#define isr_3_sensor__INTC_PRIOR_NUM 7u
#define isr_3_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_3_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_4_sensor */
#define isr_4_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_4_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_4_sensor__INTC_MASK 0x80u
#define isr_4_sensor__INTC_NUMBER 7u
#define isr_4_sensor__INTC_PRIOR_NUM 7u
#define isr_4_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_4_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_4_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_5_sensor */
#define isr_5_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_5_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_5_sensor__INTC_MASK 0x100u
#define isr_5_sensor__INTC_NUMBER 8u
#define isr_5_sensor__INTC_PRIOR_NUM 7u
#define isr_5_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_5_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_5_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_6_sensor */
#define isr_6_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_6_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_6_sensor__INTC_MASK 0x200u
#define isr_6_sensor__INTC_NUMBER 9u
#define isr_6_sensor__INTC_PRIOR_NUM 7u
#define isr_6_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_6_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_6_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_7_sensor */
#define isr_7_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_7_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_7_sensor__INTC_MASK 0x400u
#define isr_7_sensor__INTC_NUMBER 10u
#define isr_7_sensor__INTC_PRIOR_NUM 7u
#define isr_7_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define isr_7_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_7_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_8_sensor */
#define isr_8_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_8_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_8_sensor__INTC_MASK 0x800u
#define isr_8_sensor__INTC_NUMBER 11u
#define isr_8_sensor__INTC_PRIOR_NUM 7u
#define isr_8_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_8_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_8_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_9_sensor */
#define isr_9_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_9_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_9_sensor__INTC_MASK 0x1000u
#define isr_9_sensor__INTC_NUMBER 12u
#define isr_9_sensor__INTC_PRIOR_NUM 7u
#define isr_9_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define isr_9_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_9_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_10_sensor */
#define isr_10_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_10_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_10_sensor__INTC_MASK 0x01u
#define isr_10_sensor__INTC_NUMBER 0u
#define isr_10_sensor__INTC_PRIOR_NUM 7u
#define isr_10_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_10_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_10_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_11_sensor */
#define isr_11_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_11_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_11_sensor__INTC_MASK 0x02u
#define isr_11_sensor__INTC_NUMBER 1u
#define isr_11_sensor__INTC_PRIOR_NUM 7u
#define isr_11_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_11_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_11_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_12_sensor */
#define isr_12_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_12_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_12_sensor__INTC_MASK 0x04u
#define isr_12_sensor__INTC_NUMBER 2u
#define isr_12_sensor__INTC_PRIOR_NUM 7u
#define isr_12_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_12_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_12_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_13_sensor */
#define isr_13_sensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_13_sensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_13_sensor__INTC_MASK 0x08u
#define isr_13_sensor__INTC_NUMBER 3u
#define isr_13_sensor__INTC_PRIOR_NUM 7u
#define isr_13_sensor__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_13_sensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_13_sensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* serial_in_buff */
#define serial_in_buff__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define serial_in_buff__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define serial_in_buff__INTC_MASK 0x2000u
#define serial_in_buff__INTC_NUMBER 13u
#define serial_in_buff__INTC_PRIOR_NUM 7u
#define serial_in_buff__INTC_PRIOR_REG CYREG_NVIC_PRI_13
#define serial_in_buff__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define serial_in_buff__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "galton board"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00003FFFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
