# cells.yaml  â€“ primitive cell library
# ------------------------------------

LUT2:
  ports:
    I0: { dir: input,  width: 1 }
    I1: { dir: input,  width: 1 }
    O:  { dir: output, width: 1 }
  params:
    INIT: { type: hex, width: 4 }   # 4-bit hex literal (e.g. 4'h8)
  resource: { lut: 1 }

FDRE:
  ports:
    C:  { dir: input,  width: 1 }
    CE: { dir: input,  width: 1 }
    D:  { dir: input,  width: 1 }
    Q:  { dir: output, width: 1 }
    R:  { dir: input,  width: 1 }
  params:
    INIT: { type: bin, width: 1 }   # 1-bit binary literal (0/1/x)
  resource: { ff: 1 }

BUFG:
  ports:
    I: { dir: input,  width: 1 }
    O: { dir: output, width: 1 }
  params:   {}                      # no configurable parameters
  resource: { bufg: 1 }
