{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447706641880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447706641885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:44:01 2015 " "Processing started: Mon Nov 16 14:44:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447706641885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447706641885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step2 -c step2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off step2 -c step2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447706641887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1447706642273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step2 " "Found entity 1: step2" {  } { { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447706642351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1447706642351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step2 " "Elaborating entity \"step2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1447706642451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/Lab11/step2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447706642565 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1447706642565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst15 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst15\"" {  } { { "step2.bdf" "inst15" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 224 784 904 400 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1447706642570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447706642671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1447706642671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst11 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst11\"" {  } { { "step2.bdf" "inst11" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 520 56 168 584 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1447706642674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447706642771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1447706642771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst11\|clock_divider_1024:inst102 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst11\|clock_divider_1024:inst102\"" {  } { { "clock_generator.bdf" "inst102" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_generator.bdf" { { 208 184 304 280 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1447706642775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1447706644341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1447706644341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1447706644612 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1447706644612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1447706644612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1447706644612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447706644744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:44:04 2015 " "Processing ended: Mon Nov 16 14:44:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447706644744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447706644744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447706644744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447706644744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447706646049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447706646050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:44:05 2015 " "Processing started: Mon Nov 16 14:44:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447706646050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447706646050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off step2 -c step2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off step2 -c step2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447706646051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1447706646266 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "step2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"step2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1447706646369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447706646390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447706646390 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1447706646572 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447706646953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447706646953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1447706646953 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1447706646959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1447706646959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1447706646959 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1447706646959 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name1 } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 248 904 1080 264 "pin_name1" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 7 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name2 " "Pin pin_name2 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name2 } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 264 904 1080 280 "pin_name2" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 10 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3 " "Pin pin_name3 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name3 } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 280 904 1080 296 "pin_name3" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 11 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name4 " "Pin pin_name4 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name4 } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 296 904 1080 312 "pin_name4" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 12 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name5 " "Pin pin_name5 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name5 } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 312 904 1080 328 "pin_name5" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 13 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name6 " "Pin pin_name6 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name6 } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 328 904 1080 344 "pin_name6" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 14 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name7 " "Pin pin_name7 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name7 } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 344 904 1080 360 "pin_name7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 15 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W " "Pin W not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { W } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 200 -224 -56 216 "W" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 9 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 544 -136 32 560 "CLK" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 8 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1447706646999 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1447706646999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step2.sdc " "Synopsys Design Constraints File file not found: 'step2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1447706647040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1447706647041 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1447706647045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447706647055 ""}  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "step2.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/step2.bdf" { { 544 -136 32 560 "CLK" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 8 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447706647055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst11\|clock_divider_1024:inst101\|inst10  " "Automatically promoted node clock_generator:inst11\|clock_divider_1024:inst101\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447706647055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst11\|clock_divider_1024:inst101\|inst10~1 " "Destination node clock_generator:inst11\|clock_divider_1024:inst101\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst11|clock_divider_1024:inst101|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1447706647055 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1447706647055 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst11|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 38 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447706647055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst11\|clock_divider_1024:inst102\|inst10  " "Automatically promoted node clock_generator:inst11\|clock_divider_1024:inst102\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447706647056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst11\|clock_divider_1024:inst102\|inst10~1 " "Destination node clock_generator:inst11\|clock_divider_1024:inst102\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst11|clock_divider_1024:inst102|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1447706647056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1447706647056 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst11|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 16 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447706647056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst11\|inst7  " "Automatically promoted node clock_generator:inst11\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447706647056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst11\|inst7~0 " "Destination node clock_generator:inst11\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst11|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1447706647056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1447706647056 ""}  } { { "clock_generator.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step2/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst11|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447706647056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1447706647092 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1447706647093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1447706647093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1447706647094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1447706647095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1447706647095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1447706647095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1447706647095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1447706647096 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1447706647096 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1447706647096 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 1 7 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 1 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1447706647098 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1447706647098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1447706647098 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1447706647100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1447706647100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1447706647100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1447706647100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1447706647100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1447706647100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1447706647100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1447706647100 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1447706647100 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1447706647100 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447706647105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1447706647740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447706647796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1447706647799 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1447706648220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447706648221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1447706648606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y24 X21_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } { { "loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} 11 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1447706649258 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1447706649258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447706649739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1447706649741 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1447706649741 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1447706649751 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447706649753 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447706649753 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name3 0 " "Pin \"pin_name3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447706649753 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name4 0 " "Pin \"pin_name4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447706649753 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name5 0 " "Pin \"pin_name5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447706649753 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name6 0 " "Pin \"pin_name6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447706649753 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447706649753 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1447706649753 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1447706649842 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1447706649851 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1447706649942 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447706650276 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1447706650296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447706651040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:44:11 2015 " "Processing ended: Mon Nov 16 14:44:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447706651040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447706651040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447706651040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447706651040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447706652964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447706652966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:44:12 2015 " "Processing started: Mon Nov 16 14:44:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447706652966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447706652966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off step2 -c step2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off step2 -c step2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447706652966 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1447706654083 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1447706654165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447706654877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:44:14 2015 " "Processing ended: Mon Nov 16 14:44:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447706654877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447706654877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447706654877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447706654877 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1447706655024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447706656134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447706656135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:44:15 2015 " "Processing started: Mon Nov 16 14:44:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447706656135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447706656135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta step2 -c step2 " "Command: quartus_sta step2 -c step2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447706656135 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1447706656159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1447706656334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447706656356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447706656357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step2.sdc " "Synopsys Design Constraints File file not found: 'step2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1447706656562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1447706656562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst11\|inst7 clock_generator:inst11\|inst7 " "create_clock -period 1.000 -name clock_generator:inst11\|inst7 clock_generator:inst11\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447706656563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst11\|clock_divider_1024:inst102\|inst10 clock_generator:inst11\|clock_divider_1024:inst102\|inst10 " "create_clock -period 1.000 -name clock_generator:inst11\|clock_divider_1024:inst102\|inst10 clock_generator:inst11\|clock_divider_1024:inst102\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447706656563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst11\|clock_divider_1024:inst101\|inst10 clock_generator:inst11\|clock_divider_1024:inst101\|inst10 " "create_clock -period 1.000 -name clock_generator:inst11\|clock_divider_1024:inst101\|inst10 clock_generator:inst11\|clock_divider_1024:inst101\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447706656563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447706656563 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447706656563 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1447706656567 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1447706656594 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1447706656620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.890 " "Worst-case setup slack is -0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890        -4.560 CLK  " "   -0.890        -4.560 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759        -4.023 clock_generator:inst11\|clock_divider_1024:inst101\|inst10  " "   -0.759        -4.023 clock_generator:inst11\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450        -1.630 clock_generator:inst11\|clock_divider_1024:inst102\|inst10  " "   -0.450        -1.630 clock_generator:inst11\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246         0.000 clock_generator:inst11\|inst7  " "    0.246         0.000 clock_generator:inst11\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447706656641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.540 " "Worst-case hold slack is -2.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.540        -2.540 CLK  " "   -2.540        -2.540 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.186        -2.186 clock_generator:inst11\|clock_divider_1024:inst101\|inst10  " "   -2.186        -2.186 clock_generator:inst11\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.143        -2.143 clock_generator:inst11\|clock_divider_1024:inst102\|inst10  " "   -2.143        -2.143 clock_generator:inst11\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_generator:inst11\|inst7  " "    0.391         0.000 clock_generator:inst11\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447706656650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1447706656676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1447706656696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 CLK  " "   -1.380       -11.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:inst11\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:inst11\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:inst11\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:inst11\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 clock_generator:inst11\|inst7  " "   -0.500        -2.000 clock_generator:inst11\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706656720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447706656720 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1447706657063 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1447706657064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.150 " "Worst-case setup slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 CLK  " "    0.150         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 clock_generator:inst11\|clock_divider_1024:inst101\|inst10  " "    0.192         0.000 clock_generator:inst11\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328         0.000 clock_generator:inst11\|clock_divider_1024:inst102\|inst10  " "    0.328         0.000 clock_generator:inst11\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640         0.000 clock_generator:inst11\|inst7  " "    0.640         0.000 clock_generator:inst11\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447706657103 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1447706657104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.584 " "Worst-case hold slack is -1.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584        -1.584 CLK  " "   -1.584        -1.584 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.346        -1.346 clock_generator:inst11\|clock_divider_1024:inst101\|inst10  " "   -1.346        -1.346 clock_generator:inst11\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313        -1.313 clock_generator:inst11\|clock_divider_1024:inst102\|inst10  " "   -1.313        -1.313 clock_generator:inst11\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_generator:inst11\|inst7  " "    0.215         0.000 clock_generator:inst11\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447706657125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1447706657151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1447706657177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 CLK  " "   -1.380       -11.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:inst11\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:inst11\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:inst11\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:inst11\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 clock_generator:inst11\|inst7  " "   -0.500        -2.000 clock_generator:inst11\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447706657199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447706657199 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1447706657578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1447706657693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1447706657693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447706657969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:44:17 2015 " "Processing ended: Mon Nov 16 14:44:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447706657969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447706657969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447706657969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447706657969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447706659621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447706659624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:44:19 2015 " "Processing started: Mon Nov 16 14:44:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447706659624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447706659624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off step2 -c step2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off step2 -c step2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447706659624 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "step2.vho\", \"step2_fast.vho step2_vhd.sdo step2_vhd_fast.sdo /home/halkaabi/CPRE281/Lab11/step2/simulation/modelsim/ simulation " "Generated files \"step2.vho\", \"step2_fast.vho\", \"step2_vhd.sdo\" and \"step2_vhd_fast.sdo\" in directory \"/home/halkaabi/CPRE281/Lab11/step2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1447706660159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447706660350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:44:20 2015 " "Processing ended: Mon Nov 16 14:44:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447706660350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447706660350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447706660350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447706660350 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447706660560 ""}
