<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>capture_system</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>capture_system_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5b127d3c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>capture_system_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5b127d3c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1ba8f121</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>52644890</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="8" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="9" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/capture_system_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/stream_worker.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/capture_system_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_60ecb603</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/capture_system_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/stream_worker.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/capture_system_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/capture_system_v1_0/data/capture_system.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/capture_system_v1_0/data/capture_system.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/capture_system_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/capture_system_v1_0/src/capture_system.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/capture_system_v1_0/src/capture_system.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/capture_system_v1_0/src/capture_system_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/capture_system_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_52644890</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Capture System</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="8" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="9">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">capture_system_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>capture_system_v1.0</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-02-23T16:29:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5e2b5e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667a6ae9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6334b275_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e64bfdc_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118ae201_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7f146d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c2b487_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532cc899_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b3f636_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ef384d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2ab37e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b5066_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38869f08_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20717b88_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c95be7_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d9893d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca78f0e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f7a17b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72227156_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58036b4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d52160_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7307120f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568a0590_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a5dbc2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4161d6b3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f46ddb_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d51334_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a01ab7_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5923f884_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d15323_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d99ae5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746e01b1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a62372f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605efb92_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3038dc9d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44428ebf_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd38414_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3433e1bc_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f10eb0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221b838b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405b0119_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b16326_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bcc39f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fd6545_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a34a790_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5746a30b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52af1281_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1371b55d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1bd62c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3718e004_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130e1199_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7e8f08_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6278b6a4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fc5b02_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c93afd_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ef1a50_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2159250e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a640e95_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1172aeaf_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fd8912_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f26b09e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b330c04_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3544a0e0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7befdcb7_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55899338_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d616ce_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262befb0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e15816b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a94435_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a02628d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d5e3b5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40895fbf_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e486486_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485620a2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3278366f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bfccd6_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b202f1c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e033a9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3f7ad6_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b7453d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ea6a8f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22928e57_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1708900_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfe6d18_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e8e64b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517d81fb_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e341af_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3dc373_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e64af_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb57d08_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7729059d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3672a2e5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308570c0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b60dc2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14beaa6e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224dd950_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5e2f0b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2c59bc_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452fa6b1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35dd191a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa415ec_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a9aa26_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2b375e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121b9ffb_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fdb06c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768fdfe5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c2896d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64456565_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36267e41_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1766f978_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7b9eed_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138548ae_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6286901e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719f7c22_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fb2475_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5495ab_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0ca187_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606855c4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c006cd_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f020281_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70afd84c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bdb4b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17694056_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d0d8e3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3141ac6b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5370c7f9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2add3e7c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecd3dbc_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b487e19_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eaaed3e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75294da4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a2be27_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b713d14_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e926030_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558a9838_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c2480d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c10230_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29436496_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d72a9a0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f350fdf_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be3ea7_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79669fc4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aca0a4a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21228706_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c981b01_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788e93d6_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78570575_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4371ed8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5dc827_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8fc5d3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5920818f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a79a07_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6206ae5a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fa8d22_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2d8733_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f3fb94_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddfcdba_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b9a00b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b02f8a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b51d37_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc3da8c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6eb699_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125e5b7c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5e9a43_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a49c1c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104ed1d6_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa75759_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d93f39e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6bbc6b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64113d91_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33324427_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cff82e8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b433980_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/capture_system_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f5a65f82"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="abea00cc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="46c1c638"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3698c1f1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="baf63c67"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
