<p> </p><p><u>Executive Summary</u></p><p>Tiger team making good progress with focus on improving the functional health of the performance models.  9 issues resolved last week with 4 key issues under debug.  Driving as top priority to enable Ncore2.5 release by end of month to Intel PSG and MobileEye.  Ncore Concerto units making strong progress on bring-up.  Specifications advancing with system structure chapter complete and storage chapter nearly complete.  CodaCache in full regression mode with write-partial allocate being the biggest source of bugs; regressions pass 99% with write-partial allocate disabled.  Symphony HW team focused on Legato and Presto component design, test bench development and bring-up.  Driving the planning and definition of IE2.  Maestro is ramping the new team members and starting integration of the iNoCs code.  CodaCache “pipe-cleaning” project defined to path-clear Maestro Client-Server integration ahead of Ncore3.  Finally, we are actively scoping the scope and schedule of meeting MobileEye EyeQ6 requirements on Ncore2.x.  Also gathering Toshiba Visconti 6 requirements to understand full scope of release.</p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p><u>Highlights</u></p><ul><li>Strong progress on IO-AIU, DII, DMI and CHI-AIU bring up.  </li></ul><p> </p><p><u>Lowlights</u></p><ul><li>Ncore fast models not converging on predictable schedule.</li></ul><p> </p><p><u>Key Deliverables</u></p><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>Deliverable</p></td><td class="confluenceTd"><p>Schedule Window</p></td><td class="confluenceTd"><p>Trend</p></td><td class="confluenceTd"><p>Risk Exposure</p></td><td class="confluenceTd"><p>Notes</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.5</p></td><td class="confluenceTd"><p>3/30/2018 – 4/30/2018</p></td><td class="confluenceTd"><p>4/30/2018</p></td><td class="confluenceTd"><p>5/15/2018</p></td><td class="confluenceTd"><p>Critical path is Ncore Fast Perf Models functionality/stability.</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.6</p></td><td class="confluenceTd"><p>5/31/2018 – 6/30/2018</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Proxy$ Fast Models</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.7</p></td><td class="confluenceTd"><p>6/30/2018 – 7/31/2018</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CMC Fast Models + Multi SF.</p></td></tr><tr><td class="confluenceTd"><p>CodaCache1.0</p></td><td class="confluenceTd"><p>4/30/2018 – 5/31/2018</p></td><td class="confluenceTd"><p>5/15/2018</p></td><td class="confluenceTd"><p>5/31/2018</p></td><td class="confluenceTd"><p>Bug rate needs to stabilize to hold April target.</p></td></tr><tr><td class="confluenceTd"><p>Piano2.3</p><p>Piano2.4</p></td><td class="confluenceTd"><p>Q3’18</p><p>Q4’18</p></td><td class="confluenceTd"><p>N/A</p><p>N/A</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Timing Debugger, Critical Path Analysis</p><p>Latency Reporting, Critical Path Optim</p></td></tr><tr><td class="confluenceTd"><p>Ncore3.0</p></td><td class="confluenceTd"><p>9/30/2018 – 12/31/2018</p></td><td class="confluenceTd"><p>10/31/2018</p></td><td class="confluenceTd"><p>11/15/2018</p></td><td class="confluenceTd"><p>Looking at scope options to hold schedule.</p></td></tr><tr><td class="confluenceTd"><p>Presto1.0</p></td><td class="confluenceTd"><p>3/31/2019 – 6/30/2019</p></td><td class="confluenceTd"><p>3/31/2019</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>On track but early</p></td></tr></tbody></table></div><p> </p><p><u>Engineering Progress</u></p><p> </p><ul><li>Architecture</li><ul><li>Finalizing details of next Concerto C Architecture Formal Verification SOW with Oski.</li><li>Ncore 3 Architecture Specifications: System Structure chapter completed.  Programming Interface chapter new material nearly complete.  Storage Architecture chapter nearly complete.  Nearing completion of work on Ncore 3 Configuration Architecture.</li><li>Symphony Memory performance results under review.</li><li>Advancing the micro-architectural documentation of Perfmon, VC Pipe Adapter and VC Sync Adapter.</li></ul><li>Maestro</li><ul><li>Several sessions of Arteris technical presentations to new team members</li><li>Driving the plan for the next SW spec release (0.9) especially Data Model formalization.</li><li>GUI working on CodaCache integration (Pipe Cleaning for GUI + Kernel + Server communication ).  Working on Kernel Physical awareness Data structure for Topology editor</li><li>Kernel (Parameter handling + Topology view Data structures + Physical awareness harness) started integration of iNoCs code into Maestro.  Completed first testing and bug fixes of the Physical Awareness Harness and related GUI.  Also started work on the Client-Server communication for the pipe cleaner project.</li></ul><li>Ncore2.5</li><ul><li>Tiger team driving functional health and performance correlation of Ncore Fast Models.  Synopsys provided 2 training sessions on PA / PA Ultra.  Working on debug/fix of ~4 main signatures impacting our regressions.  Current regression fail rate &gt;60%.  Top issue is AN-27; Synopsys testing work-around over the weekend and will report results Monday 4/16.</li><li>All issues now tracked in JIRA.  9 issues fixed.  12 open issues under debug/fix.</li><li>RTL fix for Verilator perf model issue will require a new HW for RC6.</li><li>Working to enable RC6 to be delivered this coming week to Intel PSG will all required functionality and testing complete until we can deliver full release with Fast Performance Models.</li></ul><li>CodaCache</li><ul><li>First regression with write partial  allocate disabled at 99% pass rate.  RTL fix identified for write partial allocate corner cases.</li><li>Need to work on synthesis memory fix and lint setup.  Json parameter fixes identified for 512bit issues. Fix in progress</li><li>CSR initialization complete. Bitbash and reset test cases complete. Working on maintenance flush test cases.</li><li>Added additional configurations including 512b configuration.  Need TACHL code coverage and uglification solution for release.</li></ul><li>Ncore3.0</li><ul><li>DII got the first read transaction through without scoreboard.</li><li>IO-AIU 50 reads and 50 writes working without scoreboard. Scoreboard working with one read. </li><li>CHI-AIU regular and data less reads working without scoreboard. DMI Coherent read is up. Working on writes and non-coherent reads.</li><li>DCE micro-arch review and updates complete; did some minimal coding.</li><li>System: IE1 Environment complete. Next week we will start stitching Legato with Ncore units and compiling and running a test.  System BFM for AIU/NCB fixing bugs as we turn-on IO-AIU.  Driving convergence to standardized parameters across all units to avoid issues at the system level.</li></ul><li>Presto1.0</li><ul><li>Driving the planning and definition of our next Integrating Event IE2.</li><li>Team delivering remaining Legato components from design and verification side.</li><li>In parallel, team is also working on bringing up Presto components and testbench.</li><li>Lots of attention on setting up proper infrastructure to pass parameters and creating top level testbench. </li><li>Next week is the focus week.</li></ul><li>Documentation</li><ul><li>Ncore 2.5 – User Guide, Getting started guide, and Reference manual ready for release.  Received most of the feedback for System Integration Guide. Working with the SMEs for the SystemC chapter.</li><li>Went through most of the 2.5 release notes JIRAs and added a few to the Release Notes.</li><li>Will meet next week with CodaCache team to get things rolling on documentation.</li><li>Working on XML input for customer documentation with Software team.</li></ul></ul><p> </p><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW EDA Developer (1) – Presented offer to Youcef Bourai after strong positive references.</li><li>Presto HW RTL Designer – one candidate for on-site.  Proceeding to reference checks.</li><li>Physical Design – Offer made to Mark Rempel.</li><li>Ncore HW Design (2) – 1 candidate in for on-site.  Proceeding to offer stage.</li><li>Ncore HW Verification (2) – Additional offer declined.  Interviews / phone screens continue.</li></ul></ul><p> </p><p><u>Individual Progress</u></p><ul><li>Driving Tiger Team to deliver Ncore Fast SystemC Performance Models.</li><li>Coordinated and attended 2 PA / PA Ultra advanced training sessions in Campbell.</li><li>Finalized details with Oski on SOW6 for Concerto C CHI+ACE+CCIX formal verification.</li><li>Reviewed Piano2.5 plans and options with George and determined next steps.</li><li>Worked with team to scope high-level schedule for delivering MobileEye EyeQ6 requirements in Ncore2.7 (August).</li><li>Drove discussion on Toshiba Visconti 6 requirements for Ncore2.x.</li><li>Completed review of Ncore2.5 customer documentation and provided feedback.</li><li>Met with Mark Rempel and agreed to give him PD offer we gave him late last year.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18. Trend 5/15/2018.</li><li>Ncore3.0 Production Release in September, 2018. Trend Nov, ‘18.</li><li>CodaCache1.0 in April, 2018.  Trend May ‘18.</li><li>Finalize Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology by May ’18.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p> </p><p> </p>