// biu_reg.h 8-30-2011
// gen_biu Ver 1.0 generated by  
#define    p_eagle_reg_lnk2ofdm_data_63_56	0xF6A7 

#define    p_eagle_reg_fec_sw_rst	0xF702 
#define    p_eagle_reg_tps_gi	0xF725 
#define    p_eagle_reg_iqik_c1_7_0	0xF752 
#define    p_eagle_reg_iqik_c1_10_8	0xF753 
#define    p_eagle_reg_iqik_c2_7_0	0xF754 
#define    p_eagle_reg_iqik_c2_10_8	0xF755 
#define    p_eagle_reg_iqik_c3_7_0	0xF756 
#define    p_eagle_reg_iqik_c3_10_8	0xF757 
#define    p_mp2if_mpeg_ser_mode	0xF985 
#define	mp2if_mpeg_ser_mode_pos 0
#define	mp2if_mpeg_ser_mode_len 1
#define	mp2if_mpeg_ser_mode_lsb 0
#define    p_mp2if_mpeg_par_mode	0xF986 
#define	mp2if_mpeg_par_mode_pos 0
#define	mp2if_mpeg_par_mode_len 1
#define	mp2if_mpeg_par_mode_lsb 0
#define    p_eagle_reg_mpeg_full_speed	0xF990 
#define	eagle_reg_mpeg_full_speed_pos 0
#define	eagle_reg_mpeg_full_speed_len 1
#define	eagle_reg_mpeg_full_speed_lsb 0
#define    p_eagle_reg_mp2_sw_rst	0xF99D 
#define	eagle_reg_mp2_sw_rst_pos 0
#define	eagle_reg_mp2_sw_rst_len 1
#define	eagle_reg_mp2_sw_rst_lsb 0
#define    p_eagle_reg_mp2if2_en	0xF9A3 
#define	eagle_reg_mp2if2_en_pos 0
#define	eagle_reg_mp2if2_en_len 1
#define	eagle_reg_mp2if2_en_lsb 0
#define    p_eagle_reg_mp2if2_sw_rst	0xF9A4 
#define	eagle_reg_mp2if2_sw_rst_pos 0
#define	eagle_reg_mp2if2_sw_rst_len 1
#define	eagle_reg_mp2if2_sw_rst_lsb 0
#define    p_eagle_reg_mp2if2_half_psb	0xF9A5 
#define	eagle_reg_mp2if2_half_psb_pos 0
#define	eagle_reg_mp2if2_half_psb_len 1
#define	eagle_reg_mp2if2_half_psb_lsb 0
#define    p_eagle_reg_mp2if_stop_en	0xF9B5 
#define	eagle_reg_mp2if_stop_en_pos 0
#define	eagle_reg_mp2if_stop_en_len 1
#define	eagle_reg_mp2if_stop_en_lsb 0
#define    p_eagle_reg_sys_buf_overflow	0xF9B9 
#define	eagle_reg_sys_buf_overflow_pos 0
#define	eagle_reg_sys_buf_overflow_len 1
#define	eagle_reg_sys_buf_overflow_lsb 0
#define    p_eagle_reg_tsip_en	0xF9CC 
#define	eagle_reg_tsip_en_pos 0
#define	eagle_reg_tsip_en_len 1
#define	eagle_reg_tsip_en_lsb 0
#define    p_eagle_reg_tsis_en	0xF9CD 
#define	eagle_reg_tsis_en_pos 0
#define	eagle_reg_tsis_en_len 1
#define	eagle_reg_tsis_en_lsb 0
#define    p_eagle_reg_ts_in_src	0xF9D8 
#define eagle_reg_tx_fifo_overflow	0xF9E7
#define    p_eagle_reg_afe_mem0	0xFB24 
#define    p_eagle_reg_afe_mem1	0xFB25 
#define    p_eagle_reg_dyn0_clk	0xFBA8 

// biu_reg.h 6-29-2010
// gen_biu Ver 1.0 generated by weili.su 
#define    p_eagle_reg_top_padmiscdr2	0xD830 
#define    p_eagle_reg_top_padmiscdr4	0xD831 
#define    p_eagle_reg_top_padmiscdr8	0xD832 
#define    p_eagle_reg_top_padmiscdrsr	0xD833 
#define    p_eagle_reg_top_lock3_out	0xD8FD 
#define    p_eagle_reg_top_hostb_mpeg_par_mode	0xD91B 
#define	eagle_reg_top_hostb_mpeg_par_mode_pos 0
#define	eagle_reg_top_hostb_mpeg_par_mode_len 1
#define	eagle_reg_top_hostb_mpeg_par_mode_lsb 0
#define    p_eagle_reg_top_hostb_mpeg_ser_mode	0xD91C 
#define	eagle_reg_top_hostb_mpeg_ser_mode_pos 0
#define	eagle_reg_top_hostb_mpeg_ser_mode_len 1
#define	eagle_reg_top_hostb_mpeg_ser_mode_lsb 0
#define    p_eagle_reg_top_host_reverse	0xD920 

#define    p_eagle_reg_dvbt_en	0xF41A 
#define	eagle_reg_dvbt_en_pos 0
#define	eagle_reg_dvbt_en_len 1
#define	eagle_reg_dvbt_en_lsb 0
#define    p_eagle_reg_dvbt_inten	0xF41F 
#define	eagle_reg_dvbt_inten_pos 2
#define	eagle_reg_dvbt_inten_len 1
#define	eagle_reg_dvbt_inten_lsb 0

// usb_biu_reg.h 8-1-2011
// gen_biu Ver 1.0 generated by cphsu 
#define    p_eagle_reg_ep5_max_pkt	0xDD0D 
#define    p_eagle_reg_ep6_max_pkt	0xDD0E 
#define    p_eagle_reg_ep5_tx_en	0xDD11 
#define	eagle_reg_ep5_tx_en_pos 6
#define	eagle_reg_ep5_tx_en_len 1
#define	eagle_reg_ep5_tx_en_lsb 0
#define    p_eagle_reg_ep6_rx_en	0xDD11 
#define	eagle_reg_ep6_rx_en_pos 7
#define	eagle_reg_ep6_rx_en_len 1
#define	eagle_reg_ep6_rx_en_lsb 0
#define    p_eagle_reg_ep5_tx_nak	0xDD13 
#define	eagle_reg_ep5_tx_nak_pos 6
#define	eagle_reg_ep5_tx_nak_len 1
#define	eagle_reg_ep5_tx_nak_lsb 0
#define    p_eagle_reg_ep6_rx_nak	0xDD13 
#define	eagle_reg_ep6_rx_nak_pos 7
#define	eagle_reg_ep6_rx_nak_len 1
#define	eagle_reg_ep6_rx_nak_lsb 0
#define    p_eagle_reg_ep5_tx_len_7_0	0xDD8A 
#define    p_eagle_reg_ep5_tx_len_15_8	0xDD8B 
#define    p_eagle_reg_ep6_cnt_num_7_0	0xDDA9 
