$date
  Wed Sep 14 14:55:54 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dmux4way $end
$var reg 1 ! a $end
$var reg 2 " sel[1:0] $end
$var reg 1 # q0 $end
$var reg 1 $ q1 $end
$var reg 1 % q2 $end
$var reg 1 & q3 $end
$upscope $end
$enddefinitions $end
#0
1!
b00 "
1#
0$
0%
0&
#1000000
#2000000
b01 "
0#
1$
#3000000
#4000000
b10 "
0$
1%
#5000000
#6000000
b11 "
0%
1&
#7000000
#8000000
0!
b00 "
0&
#9000000
#10000000
b01 "
#11000000
#12000000
b10 "
#13000000
#14000000
b11 "
#15000000
#16000000
