TimeQuest Timing Analyzer report for Single_Cycle_CPU
Sat May 11 21:21:34 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Arena_ALU_IN_Operation[0]'
 12. Slow Model Hold: 'Arena_ALU_IN_Operation[0]'
 13. Slow Model Minimum Pulse Width: 'Arena_ALU_IN_Operation[0]'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'Arena_ALU_IN_Operation[0]'
 24. Fast Model Hold: 'Arena_ALU_IN_Operation[0]'
 25. Fast Model Minimum Pulse Width: 'Arena_ALU_IN_Operation[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Single_Cycle_CPU                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clock Name                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                       ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Arena_ALU_IN_Operation[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Arena_ALU_IN_Operation[0] } ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+


+-----------------------------------------------------------------+
; Slow Model Fmax Summary                                         ;
+------------+-----------------+---------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note ;
+------------+-----------------+---------------------------+------+
; 184.74 MHz ; 184.74 MHz      ; Arena_ALU_IN_Operation[0] ;      ;
+------------+-----------------+---------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow Model Setup Summary                           ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Arena_ALU_IN_Operation[0] ; -4.413 ; -146.187      ;
+---------------------------+--------+---------------+


+----------------------------------------------------+
; Slow Model Hold Summary                            ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Arena_ALU_IN_Operation[0] ; -0.821 ; -23.086       ;
+---------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------+
; Slow Model Minimum Pulse Width Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Arena_ALU_IN_Operation[0] ; -1.380 ; -1.380        ;
+---------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Arena_ALU_IN_Operation[0]'                                                                                                               ;
+--------+-----------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -4.413 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.020     ; 4.564      ;
; -4.326 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.018     ; 4.479      ;
; -4.302 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.019     ; 4.454      ;
; -4.302 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.027     ; 4.446      ;
; -4.282 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.020     ; 4.401      ;
; -4.255 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.012      ; 4.438      ;
; -4.195 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.018     ; 4.316      ;
; -4.190 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.048     ; 4.313      ;
; -4.171 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.019     ; 4.291      ;
; -4.171 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.027     ; 4.283      ;
; -4.124 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.012      ; 4.275      ;
; -4.091 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.095      ; 4.238      ;
; -4.078 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.020     ; 4.229      ;
; -4.061 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.025     ; 4.207      ;
; -4.059 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.048     ; 4.150      ;
; -4.046 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.026     ; 4.191      ;
; -4.042 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.111      ; 4.203      ;
; -4.032 ; Arena_sign_conv_B[8]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.041     ; 4.162      ;
; -4.008 ; Arena_sign_conv_A[2]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.029     ; 4.150      ;
; -4.004 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.097      ; 4.153      ;
; -4.003 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.114      ; 4.135      ;
; -3.986 ; Arena_sign_conv_B[9]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.019     ; 4.138      ;
; -3.983 ; Arena_sign_conv_B[11] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.119     ; 4.035      ;
; -3.980 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.096      ; 4.128      ;
; -3.980 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.088      ; 4.120      ;
; -3.955 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.113      ; 4.118      ;
; -3.950 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.009      ; 4.098      ;
; -3.947 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.020     ; 4.066      ;
; -3.935 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.002     ; 4.104      ;
; -3.933 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.127      ; 4.112      ;
; -3.931 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.112      ; 4.093      ;
; -3.931 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.104      ; 4.085      ;
; -3.930 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.025     ; 4.044      ;
; -3.916 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.116      ; 4.050      ;
; -3.915 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.026     ; 4.028      ;
; -3.901 ; Arena_sign_conv_B[8]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.041     ; 3.999      ;
; -3.896 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.020     ; 4.047      ;
; -3.894 ; Arena_sign_conv_B[10] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.039     ; 4.026      ;
; -3.892 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.115      ; 4.025      ;
; -3.892 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.107      ; 4.017      ;
; -3.890 ; Arena_sign_conv_A[0]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.027      ; 4.088      ;
; -3.884 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.143      ; 4.077      ;
; -3.877 ; Arena_sign_conv_A[2]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.029     ; 3.987      ;
; -3.868 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.067      ; 3.987      ;
; -3.863 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.011      ; 4.013      ;
; -3.855 ; Arena_sign_conv_B[9]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.019     ; 3.975      ;
; -3.852 ; Arena_sign_conv_B[11] ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.119     ; 3.872      ;
; -3.848 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.000      ; 4.019      ;
; -3.845 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.146      ; 4.009      ;
; -3.839 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.010      ; 3.988      ;
; -3.839 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.002      ; 3.980      ;
; -3.828 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.114      ; 3.993      ;
; -3.824 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.001     ; 3.994      ;
; -3.824 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.009     ; 3.986      ;
; -3.819 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.083      ; 3.952      ;
; -3.809 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.018     ; 3.962      ;
; -3.802 ; Arena_sign_conv_B[12] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.047     ; 3.926      ;
; -3.792 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.041      ; 3.972      ;
; -3.785 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.019     ; 3.937      ;
; -3.785 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.027     ; 3.929      ;
; -3.780 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.086      ; 3.884      ;
; -3.778 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[19] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.039     ; 3.885      ;
; -3.777 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.030      ; 3.978      ;
; -3.768 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[18] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.010      ; 3.946      ;
; -3.763 ; Arena_sign_conv_B[10] ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.039     ; 3.863      ;
; -3.759 ; Arena_sign_conv_A[0]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.027      ; 3.925      ;
; -3.758 ; Arena_sign_conv_A[11] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.025     ; 3.904      ;
; -3.756 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.095      ; 3.903      ;
; -3.741 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.116      ; 3.908      ;
; -3.739 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.090      ; 3.881      ;
; -3.738 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.012      ; 3.921      ;
; -3.727 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.019     ; 3.847      ;
; -3.725 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[22] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.013      ; 4.055      ;
; -3.724 ; Arena_sign_conv_B[13] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.043     ; 3.852      ;
; -3.724 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.089      ; 3.865      ;
; -3.717 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.115      ; 3.883      ;
; -3.717 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.107      ; 3.875      ;
; -3.712 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.030     ; 3.853      ;
; -3.710 ; Arena_sign_conv_B[8]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.074      ; 3.836      ;
; -3.707 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.111      ; 3.868      ;
; -3.699 ; Arena_sign_conv_A[8]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.023     ; 3.847      ;
; -3.691 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[19] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.037     ; 3.800      ;
; -3.690 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[24] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.113      ; 3.853      ;
; -3.690 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.106      ; 3.846      ;
; -3.688 ; Arena_sign_conv_A[3]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.025     ; 3.834      ;
; -3.686 ; Arena_sign_conv_A[6]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.020     ; 3.837      ;
; -3.686 ; Arena_sign_conv_A[2]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.086      ; 3.824      ;
; -3.684 ; Arena_sign_conv_A[5]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.011      ; 3.866      ;
; -3.681 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[18] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.012      ; 3.861      ;
; -3.675 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.105      ; 3.830      ;
; -3.673 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.048     ; 3.796      ;
; -3.671 ; Arena_sign_conv_B[12] ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.047     ; 3.763      ;
; -3.670 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.146      ; 3.867      ;
; -3.668 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.114      ; 3.800      ;
; -3.667 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[19] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.038     ; 3.775      ;
; -3.667 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[19] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.046     ; 3.767      ;
; -3.664 ; Arena_sign_conv_B[9]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.096      ; 3.812      ;
; -3.661 ; Arena_sign_conv_B[11] ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.004     ; 3.709      ;
; -3.661 ; Arena_sign_conv_B[8]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.090      ; 3.801      ;
; -3.657 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[18] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.011      ; 3.836      ;
+--------+-----------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Arena_ALU_IN_Operation[0]'                                                                                                                    ;
+--------+---------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.821 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[6]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.339      ; 3.518      ;
; -0.820 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[1]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.340      ; 3.520      ;
; -0.814 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[7]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.338      ; 3.524      ;
; -0.813 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[0]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.339      ; 3.526      ;
; -0.792 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[25]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.250      ; 3.458      ;
; -0.790 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[20]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.339      ; 3.549      ;
; -0.762 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[10]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.288      ; 3.526      ;
; -0.762 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[11]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.242      ; 3.480      ;
; -0.757 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[30]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.234      ; 3.477      ;
; -0.750 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[9]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.286      ; 3.536      ;
; -0.749 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[24]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.253      ; 3.504      ;
; -0.743 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[8]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.289      ; 3.546      ;
; -0.740 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[5]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.232      ; 3.492      ;
; -0.738 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[27]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.242      ; 3.504      ;
; -0.723 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[18]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.244      ; 3.521      ;
; -0.714 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[4]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.268      ; 3.554      ;
; -0.712 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[3]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.268      ; 3.556      ;
; -0.706 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[2]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.267      ; 3.561      ;
; -0.704 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[22]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.243      ; 3.539      ;
; -0.703 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[23]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.252      ; 3.549      ;
; -0.700 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[21]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.242      ; 3.542      ;
; -0.682 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[29]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.255      ; 3.573      ;
; -0.676 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[28]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.255      ; 3.579      ;
; -0.674 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[31]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.265      ; 3.591      ;
; -0.670 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[12]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.251      ; 3.581      ;
; -0.670 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[17]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.253      ; 3.583      ;
; -0.659 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[15]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.250      ; 3.591      ;
; -0.655 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[19]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.253      ; 3.598      ;
; -0.654 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[14]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.249      ; 3.595      ;
; -0.649 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[16]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.250      ; 3.601      ;
; -0.646 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[13]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.252      ; 3.606      ;
; -0.638 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[26]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 4.252      ; 3.614      ;
; -0.321 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[6]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.339      ; 3.518      ;
; -0.320 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[1]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.340      ; 3.520      ;
; -0.314 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[7]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.338      ; 3.524      ;
; -0.313 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[0]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.339      ; 3.526      ;
; -0.292 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[25]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.250      ; 3.458      ;
; -0.290 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[20]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.339      ; 3.549      ;
; -0.262 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[10]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.288      ; 3.526      ;
; -0.262 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[11]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.242      ; 3.480      ;
; -0.257 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[30]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.234      ; 3.477      ;
; -0.250 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[9]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.286      ; 3.536      ;
; -0.249 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[24]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.253      ; 3.504      ;
; -0.243 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[8]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.289      ; 3.546      ;
; -0.240 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[5]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.232      ; 3.492      ;
; -0.238 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[27]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.242      ; 3.504      ;
; -0.223 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[18]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.244      ; 3.521      ;
; -0.214 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[4]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.268      ; 3.554      ;
; -0.212 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[3]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.268      ; 3.556      ;
; -0.206 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[2]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.267      ; 3.561      ;
; -0.204 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[22]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.243      ; 3.539      ;
; -0.203 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[23]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.252      ; 3.549      ;
; -0.200 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[21]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.242      ; 3.542      ;
; -0.182 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[29]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.255      ; 3.573      ;
; -0.176 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[28]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.255      ; 3.579      ;
; -0.174 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[31]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.265      ; 3.591      ;
; -0.170 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[12]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.251      ; 3.581      ;
; -0.170 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[17]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.253      ; 3.583      ;
; -0.159 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[15]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.250      ; 3.591      ;
; -0.155 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[19]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.253      ; 3.598      ;
; -0.154 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[14]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.249      ; 3.595      ;
; -0.149 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[16]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.250      ; 3.601      ;
; -0.146 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[13]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.252      ; 3.606      ;
; -0.138 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[26]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 4.252      ; 3.614      ;
; 0.887  ; Arena_arithmetic_conv[4]  ; Arena_ALU_OUT[4]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.255      ; 1.142      ;
; 1.046  ; Arena_arithmetic_conv[1]  ; Arena_ALU_OUT[1]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.332      ; 1.378      ;
; 1.046  ; Arena_arithmetic_conv[27] ; Arena_ALU_OUT[27]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.086      ; 1.132      ;
; 1.111  ; Arena_arithmetic_conv[2]  ; Arena_ALU_OUT[2]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.253      ; 1.364      ;
; 1.125  ; Arena_arithmetic_conv[23] ; Arena_ALU_OUT[23]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.182      ; 1.307      ;
; 1.160  ; Arena_arithmetic_conv[10] ; Arena_ALU_OUT[10]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.228      ; 1.388      ;
; 1.160  ; Arena_arithmetic_conv[13] ; Arena_ALU_OUT[13]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.231      ; 1.391      ;
; 1.170  ; Arena_arithmetic_conv[16] ; Arena_ALU_OUT[16]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.187      ; 1.357      ;
; 1.197  ; Arena_arithmetic_conv[19] ; Arena_ALU_OUT[19]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.231      ; 1.428      ;
; 1.200  ; Arena_arithmetic_conv[17] ; Arena_ALU_OUT[17]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.230      ; 1.430      ;
; 1.211  ; Arena_arithmetic_conv[11] ; Arena_ALU_OUT[11]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.175      ; 1.386      ;
; 1.214  ; Arena_arithmetic_conv[15] ; Arena_ALU_OUT[15]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.186      ; 1.400      ;
; 1.313  ; Arena_arithmetic_conv[25] ; Arena_ALU_OUT[25]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.209      ; 1.522      ;
; 1.358  ; Arena_sign_conv_A[27]     ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.085      ; 1.443      ;
; 1.359  ; Arena_arithmetic_conv[12] ; Arena_ALU_OUT[12]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.176      ; 1.535      ;
; 1.375  ; Arena_arithmetic_conv[5]  ; Arena_ALU_OUT[5]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.161      ; 1.536      ;
; 1.377  ; Arena_arithmetic_conv[14] ; Arena_ALU_OUT[14]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.169      ; 1.546      ;
; 1.384  ; Arena_sign_conv_A[24]     ; Arena_arithmetic_conv[24] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.136      ; 1.520      ;
; 1.387  ; Arena_arithmetic_conv[30] ; Arena_ALU_OUT[30]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.193      ; 1.580      ;
; 1.388  ; Arena_sign_conv_A[26]     ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.133      ; 1.521      ;
; 1.393  ; Arena_arithmetic_conv[18] ; Arena_ALU_OUT[18]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.173      ; 1.566      ;
; 1.454  ; Arena_arithmetic_conv[21] ; Arena_ALU_OUT[21]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.183      ; 1.637      ;
; 1.463  ; Arena_arithmetic_conv[26] ; Arena_ALU_OUT[26]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.077      ; 1.540      ;
; 1.470  ; Arena_arithmetic_conv[28] ; Arena_ALU_OUT[28]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.475  ; Arena_sign_conv_A[29]     ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.134      ; 1.609      ;
; 1.493  ; Arena_arithmetic_conv[29] ; Arena_ALU_OUT[29]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.083      ; 1.576      ;
; 1.509  ; Arena_arithmetic_conv[20] ; Arena_ALU_OUT[20]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.261      ; 1.770      ;
; 1.517  ; Arena_sign_conv_A[28]     ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.016      ; 1.533      ;
; 1.528  ; Arena_sign_conv_A[3]      ; Arena_arithmetic_conv[3]  ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.008      ; 1.536      ;
; 1.529  ; Arena_sign_conv_B[31]     ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; -0.016     ; 1.513      ;
; 1.547  ; Arena_arithmetic_conv[0]  ; Arena_ALU_OUT[0]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.268      ; 1.815      ;
; 1.548  ; Arena_sign_conv_A[27]     ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.104      ; 1.652      ;
; 1.551  ; Arena_arithmetic_conv[7]  ; Arena_ALU_OUT[7]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.276      ; 1.827      ;
; 1.582  ; Arena_sign_conv_B[28]     ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.119      ; 1.701      ;
; 1.599  ; Arena_arithmetic_conv[9]  ; Arena_ALU_OUT[9]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.207      ; 1.806      ;
; 1.604  ; Arena_sign_conv_A[0]      ; Arena_arithmetic_conv[0]  ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.057      ; 1.661      ;
+--------+---------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Arena_ALU_IN_Operation[0]'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_IN_Operation[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_IN_Operation[0]|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_IN_Operation[0]|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[0]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[0]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[0]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[0]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[10]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[10]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[10]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[10]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[11]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[11]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[11]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[11]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[12]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[12]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[12]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[12]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[13]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[13]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[13]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[13]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[14]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[14]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[14]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[14]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[15]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[15]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[15]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[15]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[16]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[16]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[16]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[16]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[17]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[17]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[17]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[17]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[18]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[18]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[18]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[18]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[19]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[19]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[19]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[19]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[1]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[1]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[1]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[1]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[20]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[20]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[20]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[20]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[21]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[21]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[21]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[21]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[22]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[22]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[22]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[22]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[23]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[23]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[23]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[23]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[24]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[24]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[24]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[24]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[25]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[25]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[25]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[25]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[26]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[26]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[26]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[26]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[27]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[27]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[27]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[27]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[28]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[28]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[28]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[28]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[29]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[29]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[29]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[29]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[2]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[2]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[2]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[2]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[30]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[30]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[30]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[30]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[31]$latch           ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+----------------------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port                  ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+----------------------------+---------------------------+-------+-------+------------+---------------------------+
; Arena_ALU_IN_Operation[*]  ; Arena_ALU_IN_Operation[0] ; 7.097 ; 7.097 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.227 ; 0.227 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[1] ; Arena_ALU_IN_Operation[0] ; 4.663 ; 4.663 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[2] ; Arena_ALU_IN_Operation[0] ; 7.097 ; 7.097 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; 5.280 ; 5.280 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; 4.005 ; 4.005 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; 4.196 ; 4.196 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; 5.280 ; 5.280 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; 4.308 ; 4.308 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; 4.161 ; 4.161 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; 4.686 ; 4.686 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; 4.168 ; 4.168 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; 4.731 ; 4.731 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; 4.625 ; 4.625 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; 4.494 ; 4.494 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; 4.379 ; 4.379 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; 4.936 ; 4.936 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; 4.302 ; 4.302 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; 5.113 ; 5.113 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; 4.609 ; 4.609 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; 4.664 ; 4.664 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; 4.751 ; 4.751 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; 4.829 ; 4.829 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; 5.067 ; 5.067 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; 4.332 ; 4.332 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; 4.278 ; 4.278 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; 4.692 ; 4.692 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; 4.695 ; 4.695 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; 4.903 ; 4.903 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; 4.672 ; 4.672 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; 4.753 ; 4.753 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; 5.154 ; 5.154 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; 4.705 ; 4.705 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; 4.593 ; 4.593 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; 4.589 ; 4.589 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; 4.652 ; 4.652 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; 4.244 ; 4.244 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 5.727 ; 5.727 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; 0.265 ; 0.265 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; 4.686 ; 4.686 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; 4.872 ; 4.872 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; 4.647 ; 4.647 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; 4.495 ; 4.495 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; 4.652 ; 4.652 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; 5.112 ; 5.112 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; 5.148 ; 5.148 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; 5.014 ; 5.014 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; 4.689 ; 4.689 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; 4.545 ; 4.545 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; 4.646 ; 4.646 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; 4.616 ; 4.616 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; 4.792 ; 4.792 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; 5.168 ; 5.168 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; 5.340 ; 5.340 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; 5.172 ; 5.172 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; 4.536 ; 4.536 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; 5.066 ; 5.066 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; 5.727 ; 5.727 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; 4.630 ; 4.630 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; 4.611 ; 4.611 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; 4.808 ; 4.808 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; 4.691 ; 4.691 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; 4.838 ; 4.838 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; 4.831 ; 4.831 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; 4.823 ; 4.823 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; 4.895 ; 4.895 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; 4.068 ; 4.068 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; 4.588 ; 4.588 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; 4.685 ; 4.685 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; 4.536 ; 4.536 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; 9.474 ; 9.474 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; 8.946 ; 8.946 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; 8.621 ; 8.621 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; 9.474 ; 9.474 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; 8.767 ; 8.767 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; 8.746 ; 8.746 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; 9.125 ; 9.125 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; 8.509 ; 8.509 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; 8.955 ; 8.955 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; 8.974 ; 8.974 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; 8.685 ; 8.685 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; 8.363 ; 8.363 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; 8.772 ; 8.772 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; 8.237 ; 8.237 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; 8.431 ; 8.431 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; 8.331 ; 8.331 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; 8.307 ; 8.307 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; 8.332 ; 8.332 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; 8.080 ; 8.080 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; 8.001 ; 8.001 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; 7.686 ; 7.686 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; 7.402 ; 7.402 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; 8.096 ; 8.096 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; 7.505 ; 7.505 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; 7.823 ; 7.823 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; 7.859 ; 7.859 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; 7.729 ; 7.729 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; 7.582 ; 7.582 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; 7.179 ; 7.179 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; 7.211 ; 7.211 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; 7.692 ; 7.692 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; 7.410 ; 7.410 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; 5.813 ; 5.813 ; Fall       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 9.452 ; 9.452 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; 4.818 ; 4.818 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; 9.125 ; 9.125 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; 9.340 ; 9.340 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; 9.321 ; 9.321 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; 8.539 ; 8.539 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; 9.394 ; 9.394 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; 9.054 ; 9.054 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; 9.452 ; 9.452 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; 8.784 ; 8.784 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; 8.920 ; 8.920 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; 8.409 ; 8.409 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; 9.337 ; 9.337 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; 8.272 ; 8.272 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; 8.823 ; 8.823 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; 8.648 ; 8.648 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; 8.680 ; 8.680 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; 8.211 ; 8.211 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; 8.317 ; 8.317 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; 7.990 ; 7.990 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; 7.925 ; 7.925 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; 7.598 ; 7.598 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; 7.794 ; 7.794 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; 8.192 ; 8.192 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; 8.029 ; 8.029 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; 7.274 ; 7.274 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; 7.437 ; 7.437 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; 7.714 ; 7.714 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; 7.442 ; 7.442 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; 6.672 ; 6.672 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; 7.264 ; 7.264 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; 7.032 ; 7.032 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; 6.368 ; 6.368 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+----------------------------+---------------------------+-------+-------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+
; Data Port                  ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+
; Arena_ALU_IN_Operation[*]  ; Arena_ALU_IN_Operation[0] ; 0.821  ; 0.821  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.821  ; 0.821  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[1] ; Arena_ALU_IN_Operation[0] ; -2.300 ; -2.300 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[2] ; Arena_ALU_IN_Operation[0] ; -3.081 ; -3.081 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; -1.882 ; -1.882 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; -1.932 ; -1.932 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; -2.389 ; -2.389 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; -2.777 ; -2.777 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; -2.014 ; -2.014 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; -1.882 ; -1.882 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; -2.808 ; -2.808 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; -2.713 ; -2.713 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; -2.786 ; -2.786 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; -2.754 ; -2.754 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; -2.800 ; -2.800 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; -2.331 ; -2.331 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; -2.867 ; -2.867 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; -2.024 ; -2.024 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; -2.775 ; -2.775 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; -2.800 ; -2.800 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; -2.835 ; -2.835 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; -2.985 ; -2.985 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; -2.741 ; -2.741 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; -2.751 ; -2.751 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; -2.367 ; -2.367 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; -2.152 ; -2.152 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; -2.720 ; -2.720 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; -2.077 ; -2.077 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; -2.865 ; -2.865 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; -2.948 ; -2.948 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; -2.881 ; -2.881 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; -3.022 ; -3.022 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; -2.809 ; -2.809 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; -2.422 ; -2.422 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; -2.813 ; -2.813 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; -2.907 ; -2.907 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; -2.437 ; -2.437 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 1.740  ; 1.740  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; 1.740  ; 1.740  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; -2.783 ; -2.783 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; -2.887 ; -2.887 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; -2.882 ; -2.882 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; -2.246 ; -2.246 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; -2.940 ; -2.940 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; -2.669 ; -2.669 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; -3.108 ; -3.108 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; -2.129 ; -2.129 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; -2.688 ; -2.688 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; -2.279 ; -2.279 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; -2.756 ; -2.756 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; -2.105 ; -2.105 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; -2.822 ; -2.822 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; -2.756 ; -2.756 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; -2.869 ; -2.869 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; -2.656 ; -2.656 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; -2.371 ; -2.371 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; -2.632 ; -2.632 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; -2.870 ; -2.870 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; -2.125 ; -2.125 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; -2.904 ; -2.904 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; -2.822 ; -2.822 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; -2.921 ; -2.921 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; -2.584 ; -2.584 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; -2.678 ; -2.678 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; -2.875 ; -2.875 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; -2.791 ; -2.791 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; -2.498 ; -2.498 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; -2.535 ; -2.535 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; -2.658 ; -2.658 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; -2.004 ; -2.004 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; -5.131 ; -5.131 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; -8.264 ; -8.264 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; -7.939 ; -7.939 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; -8.792 ; -8.792 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; -8.085 ; -8.085 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; -8.064 ; -8.064 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; -8.443 ; -8.443 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; -7.827 ; -7.827 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; -8.273 ; -8.273 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; -8.292 ; -8.292 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; -8.003 ; -8.003 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; -7.681 ; -7.681 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; -8.090 ; -8.090 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; -7.555 ; -7.555 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; -7.749 ; -7.749 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; -7.649 ; -7.649 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; -7.625 ; -7.625 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; -7.650 ; -7.650 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; -7.398 ; -7.398 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; -7.319 ; -7.319 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; -7.004 ; -7.004 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; -6.720 ; -6.720 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; -7.414 ; -7.414 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; -6.823 ; -6.823 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; -7.141 ; -7.141 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; -7.177 ; -7.177 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; -7.047 ; -7.047 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; -6.900 ; -6.900 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; -6.497 ; -6.497 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; -6.529 ; -6.529 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; -7.010 ; -7.010 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; -6.728 ; -6.728 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; -5.131 ; -5.131 ; Fall       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; -4.136 ; -4.136 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; -4.136 ; -4.136 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; -8.443 ; -8.443 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; -8.658 ; -8.658 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; -8.639 ; -8.639 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; -7.857 ; -7.857 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; -8.712 ; -8.712 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; -8.372 ; -8.372 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; -8.770 ; -8.770 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; -8.102 ; -8.102 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; -8.238 ; -8.238 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; -7.727 ; -7.727 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; -8.655 ; -8.655 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; -7.590 ; -7.590 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; -8.141 ; -8.141 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; -7.966 ; -7.966 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; -7.998 ; -7.998 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; -7.529 ; -7.529 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; -7.635 ; -7.635 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; -7.308 ; -7.308 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; -7.243 ; -7.243 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; -6.916 ; -6.916 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; -7.112 ; -7.112 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; -7.510 ; -7.510 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; -7.347 ; -7.347 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; -6.592 ; -6.592 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; -6.755 ; -6.755 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; -7.032 ; -7.032 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; -6.760 ; -6.760 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; -5.990 ; -5.990 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; -6.582 ; -6.582 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; -6.350 ; -6.350 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; -5.686 ; -5.686 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port          ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Arena_ALU_OUT[*]   ; Arena_ALU_IN_Operation[0] ; 9.528 ; 9.528 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[0]  ; Arena_ALU_IN_Operation[0] ; 9.139 ; 9.139 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[1]  ; Arena_ALU_IN_Operation[0] ; 8.667 ; 8.667 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[2]  ; Arena_ALU_IN_Operation[0] ; 9.335 ; 9.335 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[3]  ; Arena_ALU_IN_Operation[0] ; 9.062 ; 9.062 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[4]  ; Arena_ALU_IN_Operation[0] ; 9.320 ; 9.320 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[5]  ; Arena_ALU_IN_Operation[0] ; 8.285 ; 8.285 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[6]  ; Arena_ALU_IN_Operation[0] ; 9.317 ; 9.317 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[7]  ; Arena_ALU_IN_Operation[0] ; 9.528 ; 9.528 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[8]  ; Arena_ALU_IN_Operation[0] ; 9.076 ; 9.076 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[9]  ; Arena_ALU_IN_Operation[0] ; 8.155 ; 8.155 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[10] ; Arena_ALU_IN_Operation[0] ; 8.129 ; 8.129 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[11] ; Arena_ALU_IN_Operation[0] ; 8.374 ; 8.374 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[12] ; Arena_ALU_IN_Operation[0] ; 8.141 ; 8.141 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[13] ; Arena_ALU_IN_Operation[0] ; 8.339 ; 8.339 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[14] ; Arena_ALU_IN_Operation[0] ; 8.117 ; 8.117 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[15] ; Arena_ALU_IN_Operation[0] ; 9.037 ; 9.037 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[16] ; Arena_ALU_IN_Operation[0] ; 9.296 ; 9.296 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[17] ; Arena_ALU_IN_Operation[0] ; 9.231 ; 9.231 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[18] ; Arena_ALU_IN_Operation[0] ; 8.856 ; 8.856 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[19] ; Arena_ALU_IN_Operation[0] ; 8.122 ; 8.122 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[20] ; Arena_ALU_IN_Operation[0] ; 8.673 ; 8.673 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[21] ; Arena_ALU_IN_Operation[0] ; 9.216 ; 9.216 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[22] ; Arena_ALU_IN_Operation[0] ; 8.375 ; 8.375 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[23] ; Arena_ALU_IN_Operation[0] ; 9.090 ; 9.090 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[24] ; Arena_ALU_IN_Operation[0] ; 8.645 ; 8.645 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[25] ; Arena_ALU_IN_Operation[0] ; 9.067 ; 9.067 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[26] ; Arena_ALU_IN_Operation[0] ; 9.100 ; 9.100 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[27] ; Arena_ALU_IN_Operation[0] ; 8.348 ; 8.348 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[28] ; Arena_ALU_IN_Operation[0] ; 8.443 ; 8.443 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[29] ; Arena_ALU_IN_Operation[0] ; 8.383 ; 8.383 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[30] ; Arena_ALU_IN_Operation[0] ; 9.011 ; 9.011 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[31] ; Arena_ALU_IN_Operation[0] ; 9.108 ; 9.108 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_ALU_Zero     ; Arena_ALU_IN_Operation[0] ; 7.254 ; 7.254 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port          ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Arena_ALU_OUT[*]   ; Arena_ALU_IN_Operation[0] ; 8.117 ; 8.117 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[0]  ; Arena_ALU_IN_Operation[0] ; 9.139 ; 9.139 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[1]  ; Arena_ALU_IN_Operation[0] ; 8.667 ; 8.667 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[2]  ; Arena_ALU_IN_Operation[0] ; 9.335 ; 9.335 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[3]  ; Arena_ALU_IN_Operation[0] ; 9.062 ; 9.062 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[4]  ; Arena_ALU_IN_Operation[0] ; 9.320 ; 9.320 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[5]  ; Arena_ALU_IN_Operation[0] ; 8.285 ; 8.285 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[6]  ; Arena_ALU_IN_Operation[0] ; 9.317 ; 9.317 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[7]  ; Arena_ALU_IN_Operation[0] ; 9.528 ; 9.528 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[8]  ; Arena_ALU_IN_Operation[0] ; 9.076 ; 9.076 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[9]  ; Arena_ALU_IN_Operation[0] ; 8.155 ; 8.155 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[10] ; Arena_ALU_IN_Operation[0] ; 8.129 ; 8.129 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[11] ; Arena_ALU_IN_Operation[0] ; 8.374 ; 8.374 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[12] ; Arena_ALU_IN_Operation[0] ; 8.141 ; 8.141 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[13] ; Arena_ALU_IN_Operation[0] ; 8.339 ; 8.339 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[14] ; Arena_ALU_IN_Operation[0] ; 8.117 ; 8.117 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[15] ; Arena_ALU_IN_Operation[0] ; 9.037 ; 9.037 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[16] ; Arena_ALU_IN_Operation[0] ; 9.296 ; 9.296 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[17] ; Arena_ALU_IN_Operation[0] ; 9.231 ; 9.231 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[18] ; Arena_ALU_IN_Operation[0] ; 8.856 ; 8.856 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[19] ; Arena_ALU_IN_Operation[0] ; 8.122 ; 8.122 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[20] ; Arena_ALU_IN_Operation[0] ; 8.673 ; 8.673 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[21] ; Arena_ALU_IN_Operation[0] ; 9.216 ; 9.216 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[22] ; Arena_ALU_IN_Operation[0] ; 8.375 ; 8.375 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[23] ; Arena_ALU_IN_Operation[0] ; 9.090 ; 9.090 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[24] ; Arena_ALU_IN_Operation[0] ; 8.645 ; 8.645 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[25] ; Arena_ALU_IN_Operation[0] ; 9.067 ; 9.067 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[26] ; Arena_ALU_IN_Operation[0] ; 9.100 ; 9.100 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[27] ; Arena_ALU_IN_Operation[0] ; 8.348 ; 8.348 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[28] ; Arena_ALU_IN_Operation[0] ; 8.443 ; 8.443 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[29] ; Arena_ALU_IN_Operation[0] ; 8.383 ; 8.383 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[30] ; Arena_ALU_IN_Operation[0] ; 9.011 ; 9.011 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[31] ; Arena_ALU_IN_Operation[0] ; 9.108 ; 9.108 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_ALU_Zero     ; Arena_ALU_IN_Operation[0] ; 7.254 ; 7.254 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+


+----------------------------------------------------+
; Fast Model Setup Summary                           ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Arena_ALU_IN_Operation[0] ; -1.487 ; -29.933       ;
+---------------------------+--------+---------------+


+----------------------------------------------------+
; Fast Model Hold Summary                            ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Arena_ALU_IN_Operation[0] ; -0.696 ; -20.106       ;
+---------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------+
; Fast Model Minimum Pulse Width Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; Arena_ALU_IN_Operation[0] ; -1.380 ; -1.380        ;
+---------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Arena_ALU_IN_Operation[0]'                                                                                                               ;
+--------+-----------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.487 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.012     ; 2.131      ;
; -1.446 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.016     ; 2.086      ;
; -1.442 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.010     ; 2.088      ;
; -1.428 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.011     ; 2.073      ;
; -1.401 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.011     ; 2.035      ;
; -1.389 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.005      ; 2.050      ;
; -1.360 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.015     ; 1.990      ;
; -1.356 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.009     ; 1.992      ;
; -1.349 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.026     ; 1.979      ;
; -1.342 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.010     ; 1.977      ;
; -1.331 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.015     ; 1.972      ;
; -1.322 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.014     ; 1.964      ;
; -1.315 ; Arena_sign_conv_A[2]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.015     ; 1.956      ;
; -1.313 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.033      ; 1.954      ;
; -1.312 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.012     ; 1.956      ;
; -1.303 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.006      ; 1.954      ;
; -1.298 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.042      ; 1.948      ;
; -1.273 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.045      ; 1.916      ;
; -1.272 ; Arena_sign_conv_B[8]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.022     ; 1.906      ;
; -1.272 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.029      ; 1.909      ;
; -1.268 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.035      ; 1.911      ;
; -1.267 ; Arena_sign_conv_A[0]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.013      ; 1.936      ;
; -1.263 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.025     ; 1.883      ;
; -1.257 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.038      ; 1.903      ;
; -1.254 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.034      ; 1.896      ;
; -1.253 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.044      ; 1.905      ;
; -1.247 ; Arena_sign_conv_B[9]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.011     ; 1.892      ;
; -1.245 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.014     ; 1.876      ;
; -1.239 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.043      ; 1.890      ;
; -1.236 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.013     ; 1.868      ;
; -1.232 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.041      ; 1.871      ;
; -1.231 ; Arena_sign_conv_B[11] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.045     ; 1.842      ;
; -1.229 ; Arena_sign_conv_A[2]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.014     ; 1.860      ;
; -1.228 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.047      ; 1.873      ;
; -1.226 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.005      ; 1.876      ;
; -1.226 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.011     ; 1.860      ;
; -1.217 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.012     ; 1.861      ;
; -1.215 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.050      ; 1.873      ;
; -1.214 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.046      ; 1.858      ;
; -1.203 ; Arena_sign_conv_B[10] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.021     ; 1.838      ;
; -1.202 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.003     ; 1.855      ;
; -1.200 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.059      ; 1.867      ;
; -1.192 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.045      ; 1.846      ;
; -1.186 ; Arena_sign_conv_B[8]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.021     ; 1.810      ;
; -1.185 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.001      ; 1.831      ;
; -1.181 ; Arena_sign_conv_A[0]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.014      ; 1.840      ;
; -1.181 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.007      ; 1.833      ;
; -1.176 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.016     ; 1.816      ;
; -1.175 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.019      ; 1.802      ;
; -1.175 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.062      ; 1.835      ;
; -1.172 ; Arena_sign_conv_A[3]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.014     ; 1.814      ;
; -1.172 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.010     ; 1.818      ;
; -1.167 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.006      ; 1.818      ;
; -1.161 ; Arena_sign_conv_B[9]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.010     ; 1.796      ;
; -1.161 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.007     ; 1.810      ;
; -1.160 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.028      ; 1.796      ;
; -1.158 ; Arena_sign_conv_B[12] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.026     ; 1.788      ;
; -1.158 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.011     ; 1.803      ;
; -1.157 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.030      ; 1.795      ;
; -1.157 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.001     ; 1.812      ;
; -1.155 ; Arena_sign_conv_A[5]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.005      ; 1.816      ;
; -1.151 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.041      ; 1.801      ;
; -1.148 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.031      ; 1.787      ;
; -1.147 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.047      ; 1.803      ;
; -1.146 ; Arena_sign_conv_A[11] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.013     ; 1.789      ;
; -1.145 ; Arena_sign_conv_B[11] ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.044     ; 1.746      ;
; -1.143 ; Arena_sign_conv_A[6]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.012     ; 1.787      ;
; -1.143 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.002     ; 1.797      ;
; -1.142 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.039      ; 1.789      ;
; -1.141 ; Arena_sign_conv_A[2]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.030      ; 1.779      ;
; -1.138 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.033      ; 1.779      ;
; -1.136 ; Arena_sign_conv_A[8]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.015     ; 1.777      ;
; -1.135 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.031      ; 1.764      ;
; -1.134 ; Arena_sign_conv_A[4]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.016     ; 1.774      ;
; -1.133 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.040      ; 1.781      ;
; -1.133 ; Arena_sign_conv_B[3]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.046      ; 1.788      ;
; -1.128 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[19] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.022     ; 1.754      ;
; -1.128 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.022      ; 1.795      ;
; -1.126 ; Arena_sign_conv_A[2]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.039      ; 1.773      ;
; -1.124 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[24] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.045      ; 1.777      ;
; -1.123 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.042      ; 1.773      ;
; -1.119 ; Arena_sign_conv_B[13] ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.025     ; 1.750      ;
; -1.119 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[25] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.005      ; 1.780      ;
; -1.117 ; Arena_sign_conv_B[10] ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.020     ; 1.742      ;
; -1.117 ; Arena_sign_conv_A[1]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.042      ; 1.757      ;
; -1.114 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[22] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.006      ; 1.847      ;
; -1.113 ; Arena_sign_conv_B[1]  ; Arena_arithmetic_conv[18] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.005      ; 1.773      ;
; -1.108 ; Arena_sign_conv_B[4]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.043      ; 1.749      ;
; -1.104 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[21] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.014      ; 1.774      ;
; -1.101 ; Arena_sign_conv_A[2]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.042      ; 1.741      ;
; -1.098 ; Arena_sign_conv_B[8]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.023      ; 1.729      ;
; -1.098 ; Arena_sign_conv_B[6]  ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.045      ; 1.741      ;
; -1.094 ; Arena_sign_conv_A[9]  ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.015     ; 1.735      ;
; -1.094 ; Arena_sign_conv_B[5]  ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.062      ; 1.765      ;
; -1.093 ; Arena_sign_conv_A[0]  ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.058      ; 1.759      ;
; -1.088 ; Arena_sign_conv_B[7]  ; Arena_arithmetic_conv[23] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.009     ; 1.724      ;
; -1.087 ; Arena_sign_conv_B[0]  ; Arena_arithmetic_conv[19] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.026     ; 1.709      ;
; -1.086 ; Arena_sign_conv_A[3]  ; Arena_arithmetic_conv[30] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.013     ; 1.718      ;
; -1.083 ; Arena_sign_conv_B[8]  ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; 0.032      ; 1.723      ;
; -1.083 ; Arena_sign_conv_B[2]  ; Arena_arithmetic_conv[19] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1.000        ; -0.020     ; 1.711      ;
+--------+-----------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Arena_ALU_IN_Operation[0]'                                                                                                                    ;
+--------+---------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.696 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[6]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.339      ; 1.643      ;
; -0.691 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[1]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.340      ; 1.649      ;
; -0.687 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[0]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.338      ; 1.651      ;
; -0.686 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[20]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.339      ; 1.653      ;
; -0.679 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[7]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.337      ; 1.658      ;
; -0.652 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[25]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.289      ; 1.637      ;
; -0.651 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[10]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.310      ; 1.659      ;
; -0.647 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[30]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.281      ; 1.634      ;
; -0.644 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[24]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.291      ; 1.647      ;
; -0.643 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[9]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.308      ; 1.665      ;
; -0.640 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[11]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.285      ; 1.645      ;
; -0.638 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[8]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.312      ; 1.674      ;
; -0.634 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[5]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.279      ; 1.645      ;
; -0.631 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[4]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.302      ; 1.671      ;
; -0.628 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[3]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.301      ; 1.673      ;
; -0.626 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[27]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.284      ; 1.658      ;
; -0.625 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[2]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.301      ; 1.676      ;
; -0.618 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[18]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.285      ; 1.667      ;
; -0.617 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[23]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.291      ; 1.674      ;
; -0.611 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[21]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.283      ; 1.672      ;
; -0.608 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[12]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.290      ; 1.682      ;
; -0.607 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[17]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.293      ; 1.686      ;
; -0.606 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[22]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.284      ; 1.678      ;
; -0.604 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[31]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.298      ; 1.694      ;
; -0.602 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[29]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.292      ; 1.690      ;
; -0.599 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[28]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.292      ; 1.693      ;
; -0.598 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[19]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.293      ; 1.695      ;
; -0.591 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[13]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.292      ; 1.701      ;
; -0.591 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[15]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.290      ; 1.699      ;
; -0.591 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[16]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.291      ; 1.700      ;
; -0.588 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[14]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.289      ; 1.701      ;
; -0.577 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[26]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 2.290      ; 1.713      ;
; -0.196 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[6]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.339      ; 1.643      ;
; -0.191 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[1]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.340      ; 1.649      ;
; -0.187 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[0]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.338      ; 1.651      ;
; -0.186 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[20]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.339      ; 1.653      ;
; -0.179 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[7]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.337      ; 1.658      ;
; -0.152 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[25]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.289      ; 1.637      ;
; -0.151 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[10]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.310      ; 1.659      ;
; -0.147 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[30]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.281      ; 1.634      ;
; -0.144 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[24]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.291      ; 1.647      ;
; -0.143 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[9]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.308      ; 1.665      ;
; -0.140 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[11]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.285      ; 1.645      ;
; -0.138 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[8]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.312      ; 1.674      ;
; -0.134 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[5]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.279      ; 1.645      ;
; -0.131 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[4]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.302      ; 1.671      ;
; -0.128 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[3]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.301      ; 1.673      ;
; -0.126 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[27]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.284      ; 1.658      ;
; -0.125 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[2]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.301      ; 1.676      ;
; -0.118 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[18]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.285      ; 1.667      ;
; -0.117 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[23]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.291      ; 1.674      ;
; -0.111 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[21]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.283      ; 1.672      ;
; -0.108 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[12]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.290      ; 1.682      ;
; -0.107 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[17]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.293      ; 1.686      ;
; -0.106 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[22]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.284      ; 1.678      ;
; -0.104 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[31]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.298      ; 1.694      ;
; -0.102 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[29]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.292      ; 1.690      ;
; -0.099 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[28]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.292      ; 1.693      ;
; -0.098 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[19]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.293      ; 1.695      ;
; -0.091 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[13]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.292      ; 1.701      ;
; -0.091 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[15]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.290      ; 1.699      ;
; -0.091 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[16]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.291      ; 1.700      ;
; -0.088 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[14]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.289      ; 1.701      ;
; -0.077 ; Arena_ALU_IN_Operation[0] ; Arena_ALU_OUT[26]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.500       ; 2.290      ; 1.713      ;
; 0.366  ; Arena_arithmetic_conv[4]  ; Arena_ALU_OUT[4]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.117      ; 0.483      ;
; 0.418  ; Arena_arithmetic_conv[1]  ; Arena_ALU_OUT[1]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.158      ; 0.576      ;
; 0.437  ; Arena_arithmetic_conv[27] ; Arena_ALU_OUT[27]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.039      ; 0.476      ;
; 0.470  ; Arena_arithmetic_conv[2]  ; Arena_ALU_OUT[2]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.115      ; 0.585      ;
; 0.475  ; Arena_arithmetic_conv[23] ; Arena_ALU_OUT[23]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.074      ; 0.549      ;
; 0.483  ; Arena_arithmetic_conv[13] ; Arena_ALU_OUT[13]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.103      ; 0.586      ;
; 0.484  ; Arena_arithmetic_conv[10] ; Arena_ALU_OUT[10]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.100      ; 0.584      ;
; 0.495  ; Arena_arithmetic_conv[19] ; Arena_ALU_OUT[19]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.103      ; 0.598      ;
; 0.498  ; Arena_arithmetic_conv[17] ; Arena_ALU_OUT[17]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.102      ; 0.600      ;
; 0.500  ; Arena_arithmetic_conv[16] ; Arena_ALU_OUT[16]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.511  ; Arena_arithmetic_conv[11] ; Arena_ALU_OUT[11]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.072      ; 0.583      ;
; 0.515  ; Arena_arithmetic_conv[15] ; Arena_ALU_OUT[15]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.075      ; 0.590      ;
; 0.554  ; Arena_arithmetic_conv[25] ; Arena_ALU_OUT[25]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.089      ; 0.643      ;
; 0.578  ; Arena_arithmetic_conv[12] ; Arena_ALU_OUT[12]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.071      ; 0.649      ;
; 0.584  ; Arena_sign_conv_A[27]     ; Arena_arithmetic_conv[27] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.028      ; 0.612      ;
; 0.589  ; Arena_sign_conv_A[24]     ; Arena_arithmetic_conv[24] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.057      ; 0.646      ;
; 0.589  ; Arena_arithmetic_conv[5]  ; Arena_ALU_OUT[5]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.062      ; 0.651      ;
; 0.592  ; Arena_arithmetic_conv[14] ; Arena_ALU_OUT[14]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.065      ; 0.657      ;
; 0.592  ; Arena_arithmetic_conv[18] ; Arena_ALU_OUT[18]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.068      ; 0.660      ;
; 0.593  ; Arena_arithmetic_conv[30] ; Arena_ALU_OUT[30]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.080      ; 0.673      ;
; 0.602  ; Arena_sign_conv_A[26]     ; Arena_arithmetic_conv[26] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.055      ; 0.657      ;
; 0.619  ; Arena_arithmetic_conv[26] ; Arena_ALU_OUT[26]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.033      ; 0.652      ;
; 0.624  ; Arena_arithmetic_conv[28] ; Arena_ALU_OUT[28]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.035      ; 0.659      ;
; 0.633  ; Arena_arithmetic_conv[21] ; Arena_ALU_OUT[21]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.074      ; 0.707      ;
; 0.635  ; Arena_arithmetic_conv[20] ; Arena_ALU_OUT[20]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.117      ; 0.752      ;
; 0.637  ; Arena_sign_conv_A[27]     ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.040      ; 0.677      ;
; 0.638  ; Arena_arithmetic_conv[29] ; Arena_ALU_OUT[29]$latch   ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.038      ; 0.676      ;
; 0.643  ; Arena_sign_conv_B[31]     ; Arena_arithmetic_conv[31] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; -0.009     ; 0.634      ;
; 0.644  ; Arena_sign_conv_A[29]     ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.649  ; Arena_arithmetic_conv[0]  ; Arena_ALU_OUT[0]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.121      ; 0.770      ;
; 0.651  ; Arena_arithmetic_conv[7]  ; Arena_ALU_OUT[7]$latch    ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.124      ; 0.775      ;
; 0.652  ; Arena_sign_conv_A[3]      ; Arena_arithmetic_conv[3]  ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.006      ; 0.658      ;
; 0.652  ; Arena_sign_conv_A[28]     ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.013      ; 0.665      ;
; 0.668  ; Arena_sign_conv_B[28]     ; Arena_arithmetic_conv[28] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.049      ; 0.717      ;
; 0.672  ; Arena_sign_conv_A[27]     ; Arena_arithmetic_conv[29] ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.679  ; Arena_sign_conv_A[0]      ; Arena_arithmetic_conv[0]  ; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.000        ; 0.030      ; 0.709      ;
+--------+---------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Arena_ALU_IN_Operation[0]'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_IN_Operation[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_IN_Operation[0]|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_IN_Operation[0]|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[0]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[0]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[0]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[0]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[10]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[10]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[10]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[10]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[11]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[11]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[11]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[11]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[12]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[12]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[12]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[12]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[13]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[13]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[13]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[13]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[14]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[14]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[14]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[14]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[15]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[15]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[15]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[15]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[16]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[16]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[16]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[16]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[17]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[17]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[17]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[17]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[18]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[18]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[18]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[18]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[19]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[19]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[19]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[19]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[1]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[1]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[1]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[1]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[20]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[20]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[20]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[20]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[21]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[21]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[21]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[21]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[22]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[22]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[22]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[22]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[23]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[23]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[23]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[23]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[24]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[24]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[24]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[24]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[25]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[25]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[25]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[25]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[26]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[26]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[26]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[26]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[27]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[27]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[27]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[27]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[28]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[28]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[28]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[28]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[29]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[29]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[29]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[29]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[2]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[2]$latch            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[2]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[2]$latch|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[30]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[30]$latch           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[30]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[30]$latch|datad     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Arena_ALU_IN_Operation[0] ; Rise       ; Arena_ALU_OUT[31]$latch           ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+
; Data Port                  ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+
; Arena_ALU_IN_Operation[*]  ; Arena_ALU_IN_Operation[0] ; 3.604  ; 3.604  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; -0.213 ; -0.213 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[1] ; Arena_ALU_IN_Operation[0] ; 2.441  ; 2.441  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[2] ; Arena_ALU_IN_Operation[0] ; 3.604  ; 3.604  ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; 2.777  ; 2.777  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; 2.113  ; 2.113  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; 2.222  ; 2.222  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; 2.777  ; 2.777  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; 2.256  ; 2.256  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; 2.199  ; 2.199  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; 2.469  ; 2.469  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; 2.181  ; 2.181  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; 2.451  ; 2.451  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; 2.398  ; 2.398  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; 2.374  ; 2.374  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; 2.271  ; 2.271  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; 2.586  ; 2.586  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; 2.262  ; 2.262  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; 2.613  ; 2.613  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; 2.447  ; 2.447  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; 2.467  ; 2.467  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; 2.538  ; 2.538  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; 2.564  ; 2.564  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; 2.647  ; 2.647  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; 2.276  ; 2.276  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; 2.237  ; 2.237  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; 2.473  ; 2.473  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; 2.461  ; 2.461  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; 2.571  ; 2.571  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; 2.481  ; 2.481  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; 2.511  ; 2.511  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; 2.720  ; 2.720  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; 2.475  ; 2.475  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; 2.396  ; 2.396  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; 2.418  ; 2.418  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; 2.479  ; 2.479  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; 2.253  ; 2.253  ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 2.947  ; 2.947  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; -0.189 ; -0.189 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; 2.454  ; 2.454  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; 2.565  ; 2.565  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; 2.481  ; 2.481  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; 2.369  ; 2.369  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; 2.479  ; 2.479  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; 2.659  ; 2.659  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; 2.685  ; 2.685  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; 2.565  ; 2.565  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; 2.472  ; 2.472  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; 2.357  ; 2.357  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; 2.465  ; 2.465  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; 2.411  ; 2.411  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; 2.569  ; 2.569  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; 2.760  ; 2.760  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; 2.831  ; 2.831  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; 2.752  ; 2.752  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; 2.360  ; 2.360  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; 2.673  ; 2.673  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; 2.947  ; 2.947  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; 2.370  ; 2.370  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; 2.464  ; 2.464  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; 2.532  ; 2.532  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; 2.505  ; 2.505  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; 2.494  ; 2.494  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; 2.562  ; 2.562  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; 2.581  ; 2.581  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; 2.553  ; 2.553  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; 2.160  ; 2.160  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; 2.395  ; 2.395  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; 2.468  ; 2.468  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; 2.356  ; 2.356  ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; 5.055  ; 5.055  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; 4.755  ; 4.755  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; 4.601  ; 4.601  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; 5.055  ; 5.055  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; 4.657  ; 4.657  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; 4.655  ; 4.655  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; 4.854  ; 4.854  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; 4.526  ; 4.526  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; 4.740  ; 4.740  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; 4.718  ; 4.718  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; 4.612  ; 4.612  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; 4.428  ; 4.428  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; 4.697  ; 4.697  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; 4.384  ; 4.384  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; 4.478  ; 4.478  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; 4.451  ; 4.451  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; 4.424  ; 4.424  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; 4.458  ; 4.458  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; 4.342  ; 4.342  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; 4.282  ; 4.282  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; 4.087  ; 4.087  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; 3.963  ; 3.963  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; 4.306  ; 4.306  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; 4.024  ; 4.024  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; 4.192  ; 4.192  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; 4.199  ; 4.199  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; 4.134  ; 4.134  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; 4.075  ; 4.075  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; 3.844  ; 3.844  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; 3.819  ; 3.819  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; 4.088  ; 4.088  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; 3.967  ; 3.967  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; 3.263  ; 3.263  ; Fall       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 5.049  ; 5.049  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; 2.266  ; 2.266  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; 4.826  ; 4.826  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; 4.993  ; 4.993  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; 4.977  ; 4.977  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; 4.582  ; 4.582  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; 4.993  ; 4.993  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; 4.841  ; 4.841  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; 5.049  ; 5.049  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; 4.637  ; 4.637  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; 4.767  ; 4.767  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; 4.457  ; 4.457  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; 4.963  ; 4.963  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; 4.393  ; 4.393  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; 4.751  ; 4.751  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; 4.676  ; 4.676  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; 4.630  ; 4.630  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; 4.438  ; 4.438  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; 4.381  ; 4.381  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; 4.276  ; 4.276  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; 4.252  ; 4.252  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; 4.047  ; 4.047  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; 4.186  ; 4.186  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; 4.379  ; 4.379  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; 4.297  ; 4.297  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; 3.871  ; 3.871  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; 4.008  ; 4.008  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; 4.130  ; 4.130  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; 3.962  ; 3.962  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; 3.581  ; 3.581  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; 3.870  ; 3.870  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; 3.790  ; 3.790  ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; 3.469  ; 3.469  ; Fall       ; Arena_ALU_IN_Operation[0] ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+
; Data Port                  ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+
; Arena_ALU_IN_Operation[*]  ; Arena_ALU_IN_Operation[0] ; 0.696  ; 0.696  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.696  ; 0.696  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[1] ; Arena_ALU_IN_Operation[0] ; -1.394 ; -1.394 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[2] ; Arena_ALU_IN_Operation[0] ; -1.719 ; -1.719 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; -1.212 ; -1.212 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; -1.242 ; -1.242 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; -1.476 ; -1.476 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; -1.668 ; -1.668 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; -1.274 ; -1.274 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; -1.212 ; -1.212 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; -1.682 ; -1.682 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; -1.586 ; -1.586 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; -1.623 ; -1.623 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; -1.619 ; -1.619 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; -1.662 ; -1.662 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; -1.412 ; -1.412 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; -1.715 ; -1.715 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; -1.293 ; -1.293 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; -1.618 ; -1.618 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; -1.675 ; -1.675 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; -1.689 ; -1.689 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; -1.790 ; -1.790 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; -1.679 ; -1.679 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; -1.655 ; -1.655 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; -1.439 ; -1.439 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; -1.349 ; -1.349 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; -1.650 ; -1.650 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; -1.322 ; -1.322 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; -1.711 ; -1.711 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; -1.761 ; -1.761 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; -1.731 ; -1.731 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; -1.806 ; -1.806 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; -1.673 ; -1.673 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; -1.470 ; -1.470 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; -1.670 ; -1.670 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; -1.748 ; -1.748 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; -1.504 ; -1.504 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 1.023  ; 1.023  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; 1.023  ; 1.023  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; -1.651 ; -1.651 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; -1.715 ; -1.715 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; -1.736 ; -1.736 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; -1.408 ; -1.408 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; -1.753 ; -1.753 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; -1.623 ; -1.623 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; -1.833 ; -1.833 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; -1.333 ; -1.333 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; -1.629 ; -1.629 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; -1.393 ; -1.393 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; -1.675 ; -1.675 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; -1.326 ; -1.326 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; -1.723 ; -1.723 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; -1.686 ; -1.686 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; -1.728 ; -1.728 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; -1.657 ; -1.657 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; -1.439 ; -1.439 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; -1.612 ; -1.612 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; -1.697 ; -1.697 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; -1.324 ; -1.324 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; -1.733 ; -1.733 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; -1.683 ; -1.683 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; -1.758 ; -1.758 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; -1.536 ; -1.536 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; -1.642 ; -1.642 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; -1.748 ; -1.748 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; -1.659 ; -1.659 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; -1.498 ; -1.498 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; -1.523 ; -1.523 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; -1.610 ; -1.610 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; -1.263 ; -1.263 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; -2.990 ; -2.990 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; -4.482 ; -4.482 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; -4.328 ; -4.328 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; -4.782 ; -4.782 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; -4.384 ; -4.384 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; -4.382 ; -4.382 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; -4.581 ; -4.581 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; -4.253 ; -4.253 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; -4.467 ; -4.467 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; -4.445 ; -4.445 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; -4.339 ; -4.339 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; -4.155 ; -4.155 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; -4.424 ; -4.424 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; -4.111 ; -4.111 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; -4.205 ; -4.205 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; -4.178 ; -4.178 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; -4.151 ; -4.151 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; -4.185 ; -4.185 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; -4.069 ; -4.069 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; -4.009 ; -4.009 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; -3.814 ; -3.814 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; -3.690 ; -3.690 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; -4.033 ; -4.033 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; -3.751 ; -3.751 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; -3.919 ; -3.919 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; -3.926 ; -3.926 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; -3.861 ; -3.861 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; -3.802 ; -3.802 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; -3.571 ; -3.571 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; -3.546 ; -3.546 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; -3.815 ; -3.815 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; -3.694 ; -3.694 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; -2.990 ; -2.990 ; Fall       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; -1.993 ; -1.993 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; -1.993 ; -1.993 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; -4.553 ; -4.553 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; -4.720 ; -4.720 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; -4.704 ; -4.704 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; -4.309 ; -4.309 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; -4.720 ; -4.720 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; -4.568 ; -4.568 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; -4.776 ; -4.776 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; -4.364 ; -4.364 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; -4.494 ; -4.494 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; -4.184 ; -4.184 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; -4.690 ; -4.690 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; -4.120 ; -4.120 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; -4.478 ; -4.478 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; -4.403 ; -4.403 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; -4.357 ; -4.357 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; -4.165 ; -4.165 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; -4.108 ; -4.108 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; -4.003 ; -4.003 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; -3.979 ; -3.979 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; -3.774 ; -3.774 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; -3.913 ; -3.913 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; -4.106 ; -4.106 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; -4.024 ; -4.024 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; -3.598 ; -3.598 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; -3.735 ; -3.735 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; -3.857 ; -3.857 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; -3.689 ; -3.689 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; -3.308 ; -3.308 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; -3.597 ; -3.597 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; -3.517 ; -3.517 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; -3.196 ; -3.196 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port          ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Arena_ALU_OUT[*]   ; Arena_ALU_IN_Operation[0] ; 4.998 ; 4.998 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[0]  ; Arena_ALU_IN_Operation[0] ; 4.796 ; 4.796 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[1]  ; Arena_ALU_IN_Operation[0] ; 4.621 ; 4.621 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[2]  ; Arena_ALU_IN_Operation[0] ; 4.881 ; 4.881 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[3]  ; Arena_ALU_IN_Operation[0] ; 4.749 ; 4.749 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[4]  ; Arena_ALU_IN_Operation[0] ; 4.872 ; 4.872 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[5]  ; Arena_ALU_IN_Operation[0] ; 4.372 ; 4.372 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[6]  ; Arena_ALU_IN_Operation[0] ; 4.857 ; 4.857 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[7]  ; Arena_ALU_IN_Operation[0] ; 4.998 ; 4.998 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[8]  ; Arena_ALU_IN_Operation[0] ; 4.748 ; 4.748 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[9]  ; Arena_ALU_IN_Operation[0] ; 4.332 ; 4.332 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[10] ; Arena_ALU_IN_Operation[0] ; 4.310 ; 4.310 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[11] ; Arena_ALU_IN_Operation[0] ; 4.479 ; 4.479 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[12] ; Arena_ALU_IN_Operation[0] ; 4.332 ; 4.332 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[13] ; Arena_ALU_IN_Operation[0] ; 4.417 ; 4.417 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[14] ; Arena_ALU_IN_Operation[0] ; 4.311 ; 4.311 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[15] ; Arena_ALU_IN_Operation[0] ; 4.725 ; 4.725 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[16] ; Arena_ALU_IN_Operation[0] ; 4.854 ; 4.854 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[17] ; Arena_ALU_IN_Operation[0] ; 4.790 ; 4.790 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[18] ; Arena_ALU_IN_Operation[0] ; 4.660 ; 4.660 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[19] ; Arena_ALU_IN_Operation[0] ; 4.322 ; 4.322 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[20] ; Arena_ALU_IN_Operation[0] ; 4.628 ; 4.628 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[21] ; Arena_ALU_IN_Operation[0] ; 4.771 ; 4.771 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[22] ; Arena_ALU_IN_Operation[0] ; 4.428 ; 4.428 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[23] ; Arena_ALU_IN_Operation[0] ; 4.757 ; 4.757 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[24] ; Arena_ALU_IN_Operation[0] ; 4.615 ; 4.615 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[25] ; Arena_ALU_IN_Operation[0] ; 4.745 ; 4.745 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[26] ; Arena_ALU_IN_Operation[0] ; 4.772 ; 4.772 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[27] ; Arena_ALU_IN_Operation[0] ; 4.420 ; 4.420 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[28] ; Arena_ALU_IN_Operation[0] ; 4.522 ; 4.522 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[29] ; Arena_ALU_IN_Operation[0] ; 4.464 ; 4.464 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[30] ; Arena_ALU_IN_Operation[0] ; 4.717 ; 4.717 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[31] ; Arena_ALU_IN_Operation[0] ; 4.773 ; 4.773 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_ALU_Zero     ; Arena_ALU_IN_Operation[0] ; 3.660 ; 3.660 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port          ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Arena_ALU_OUT[*]   ; Arena_ALU_IN_Operation[0] ; 4.310 ; 4.310 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[0]  ; Arena_ALU_IN_Operation[0] ; 4.796 ; 4.796 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[1]  ; Arena_ALU_IN_Operation[0] ; 4.621 ; 4.621 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[2]  ; Arena_ALU_IN_Operation[0] ; 4.881 ; 4.881 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[3]  ; Arena_ALU_IN_Operation[0] ; 4.749 ; 4.749 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[4]  ; Arena_ALU_IN_Operation[0] ; 4.872 ; 4.872 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[5]  ; Arena_ALU_IN_Operation[0] ; 4.372 ; 4.372 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[6]  ; Arena_ALU_IN_Operation[0] ; 4.857 ; 4.857 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[7]  ; Arena_ALU_IN_Operation[0] ; 4.998 ; 4.998 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[8]  ; Arena_ALU_IN_Operation[0] ; 4.748 ; 4.748 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[9]  ; Arena_ALU_IN_Operation[0] ; 4.332 ; 4.332 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[10] ; Arena_ALU_IN_Operation[0] ; 4.310 ; 4.310 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[11] ; Arena_ALU_IN_Operation[0] ; 4.479 ; 4.479 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[12] ; Arena_ALU_IN_Operation[0] ; 4.332 ; 4.332 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[13] ; Arena_ALU_IN_Operation[0] ; 4.417 ; 4.417 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[14] ; Arena_ALU_IN_Operation[0] ; 4.311 ; 4.311 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[15] ; Arena_ALU_IN_Operation[0] ; 4.725 ; 4.725 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[16] ; Arena_ALU_IN_Operation[0] ; 4.854 ; 4.854 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[17] ; Arena_ALU_IN_Operation[0] ; 4.790 ; 4.790 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[18] ; Arena_ALU_IN_Operation[0] ; 4.660 ; 4.660 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[19] ; Arena_ALU_IN_Operation[0] ; 4.322 ; 4.322 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[20] ; Arena_ALU_IN_Operation[0] ; 4.628 ; 4.628 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[21] ; Arena_ALU_IN_Operation[0] ; 4.771 ; 4.771 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[22] ; Arena_ALU_IN_Operation[0] ; 4.428 ; 4.428 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[23] ; Arena_ALU_IN_Operation[0] ; 4.757 ; 4.757 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[24] ; Arena_ALU_IN_Operation[0] ; 4.615 ; 4.615 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[25] ; Arena_ALU_IN_Operation[0] ; 4.745 ; 4.745 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[26] ; Arena_ALU_IN_Operation[0] ; 4.772 ; 4.772 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[27] ; Arena_ALU_IN_Operation[0] ; 4.420 ; 4.420 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[28] ; Arena_ALU_IN_Operation[0] ; 4.522 ; 4.522 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[29] ; Arena_ALU_IN_Operation[0] ; 4.464 ; 4.464 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[30] ; Arena_ALU_IN_Operation[0] ; 4.717 ; 4.717 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[31] ; Arena_ALU_IN_Operation[0] ; 4.773 ; 4.773 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_ALU_Zero     ; Arena_ALU_IN_Operation[0] ; 3.660 ; 3.660 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+----------------------------+----------+---------+----------+---------+---------------------+
; Clock                      ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack           ; -4.413   ; -0.821  ; N/A      ; N/A     ; -1.380              ;
;  Arena_ALU_IN_Operation[0] ; -4.413   ; -0.821  ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS            ; -146.187 ; -23.086 ; 0.0      ; 0.0     ; -1.38               ;
;  Arena_ALU_IN_Operation[0] ; -146.187 ; -23.086 ; N/A      ; N/A     ; -1.380              ;
+----------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+----------------------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port                  ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+----------------------------+---------------------------+-------+-------+------------+---------------------------+
; Arena_ALU_IN_Operation[*]  ; Arena_ALU_IN_Operation[0] ; 7.097 ; 7.097 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.227 ; 0.227 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[1] ; Arena_ALU_IN_Operation[0] ; 4.663 ; 4.663 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[2] ; Arena_ALU_IN_Operation[0] ; 7.097 ; 7.097 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; 5.280 ; 5.280 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; 4.005 ; 4.005 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; 4.196 ; 4.196 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; 5.280 ; 5.280 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; 4.308 ; 4.308 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; 4.161 ; 4.161 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; 4.686 ; 4.686 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; 4.168 ; 4.168 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; 4.731 ; 4.731 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; 4.625 ; 4.625 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; 4.494 ; 4.494 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; 4.379 ; 4.379 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; 4.936 ; 4.936 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; 4.302 ; 4.302 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; 5.113 ; 5.113 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; 4.609 ; 4.609 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; 4.664 ; 4.664 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; 4.751 ; 4.751 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; 4.829 ; 4.829 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; 5.067 ; 5.067 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; 4.332 ; 4.332 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; 4.278 ; 4.278 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; 4.692 ; 4.692 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; 4.695 ; 4.695 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; 4.903 ; 4.903 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; 4.672 ; 4.672 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; 4.753 ; 4.753 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; 5.154 ; 5.154 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; 4.705 ; 4.705 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; 4.593 ; 4.593 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; 4.589 ; 4.589 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; 4.652 ; 4.652 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; 4.244 ; 4.244 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 5.727 ; 5.727 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; 0.265 ; 0.265 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; 4.686 ; 4.686 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; 4.872 ; 4.872 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; 4.647 ; 4.647 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; 4.495 ; 4.495 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; 4.652 ; 4.652 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; 5.112 ; 5.112 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; 5.148 ; 5.148 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; 5.014 ; 5.014 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; 4.689 ; 4.689 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; 4.545 ; 4.545 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; 4.646 ; 4.646 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; 4.616 ; 4.616 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; 4.792 ; 4.792 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; 5.168 ; 5.168 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; 5.340 ; 5.340 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; 5.172 ; 5.172 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; 4.536 ; 4.536 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; 5.066 ; 5.066 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; 5.727 ; 5.727 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; 4.630 ; 4.630 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; 4.611 ; 4.611 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; 4.808 ; 4.808 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; 4.691 ; 4.691 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; 4.838 ; 4.838 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; 4.831 ; 4.831 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; 4.823 ; 4.823 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; 4.895 ; 4.895 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; 4.068 ; 4.068 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; 4.588 ; 4.588 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; 4.685 ; 4.685 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; 4.536 ; 4.536 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; 9.474 ; 9.474 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; 8.946 ; 8.946 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; 8.621 ; 8.621 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; 9.474 ; 9.474 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; 8.767 ; 8.767 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; 8.746 ; 8.746 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; 9.125 ; 9.125 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; 8.509 ; 8.509 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; 8.955 ; 8.955 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; 8.974 ; 8.974 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; 8.685 ; 8.685 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; 8.363 ; 8.363 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; 8.772 ; 8.772 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; 8.237 ; 8.237 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; 8.431 ; 8.431 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; 8.331 ; 8.331 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; 8.307 ; 8.307 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; 8.332 ; 8.332 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; 8.080 ; 8.080 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; 8.001 ; 8.001 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; 7.686 ; 7.686 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; 7.402 ; 7.402 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; 8.096 ; 8.096 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; 7.505 ; 7.505 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; 7.823 ; 7.823 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; 7.859 ; 7.859 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; 7.729 ; 7.729 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; 7.582 ; 7.582 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; 7.179 ; 7.179 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; 7.211 ; 7.211 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; 7.692 ; 7.692 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; 7.410 ; 7.410 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; 5.813 ; 5.813 ; Fall       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 9.452 ; 9.452 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; 4.818 ; 4.818 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; 9.125 ; 9.125 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; 9.340 ; 9.340 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; 9.321 ; 9.321 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; 8.539 ; 8.539 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; 9.394 ; 9.394 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; 9.054 ; 9.054 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; 9.452 ; 9.452 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; 8.784 ; 8.784 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; 8.920 ; 8.920 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; 8.409 ; 8.409 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; 9.337 ; 9.337 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; 8.272 ; 8.272 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; 8.823 ; 8.823 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; 8.648 ; 8.648 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; 8.680 ; 8.680 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; 8.211 ; 8.211 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; 8.317 ; 8.317 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; 7.990 ; 7.990 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; 7.925 ; 7.925 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; 7.598 ; 7.598 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; 7.794 ; 7.794 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; 8.192 ; 8.192 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; 8.029 ; 8.029 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; 7.274 ; 7.274 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; 7.437 ; 7.437 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; 7.714 ; 7.714 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; 7.442 ; 7.442 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; 6.672 ; 6.672 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; 7.264 ; 7.264 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; 7.032 ; 7.032 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; 6.368 ; 6.368 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+----------------------------+---------------------------+-------+-------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+
; Data Port                  ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+
; Arena_ALU_IN_Operation[*]  ; Arena_ALU_IN_Operation[0] ; 0.821  ; 0.821  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 0.821  ; 0.821  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[1] ; Arena_ALU_IN_Operation[0] ; -1.394 ; -1.394 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_IN_Operation[2] ; Arena_ALU_IN_Operation[0] ; -1.719 ; -1.719 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; -1.212 ; -1.212 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; -1.242 ; -1.242 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; -1.476 ; -1.476 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; -1.668 ; -1.668 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; -1.274 ; -1.274 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; -1.212 ; -1.212 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; -1.682 ; -1.682 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; -1.586 ; -1.586 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; -1.623 ; -1.623 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; -1.619 ; -1.619 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; -1.662 ; -1.662 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; -1.412 ; -1.412 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; -1.715 ; -1.715 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; -1.293 ; -1.293 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; -1.618 ; -1.618 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; -1.675 ; -1.675 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; -1.689 ; -1.689 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; -1.790 ; -1.790 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; -1.679 ; -1.679 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; -1.655 ; -1.655 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; -1.439 ; -1.439 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; -1.349 ; -1.349 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; -1.650 ; -1.650 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; -1.322 ; -1.322 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; -1.711 ; -1.711 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; -1.761 ; -1.761 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; -1.731 ; -1.731 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; -1.806 ; -1.806 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; -1.673 ; -1.673 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; -1.470 ; -1.470 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; -1.670 ; -1.670 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; -1.748 ; -1.748 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; -1.504 ; -1.504 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; 1.740  ; 1.740  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; 1.740  ; 1.740  ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; -1.651 ; -1.651 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; -1.715 ; -1.715 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; -1.736 ; -1.736 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; -1.408 ; -1.408 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; -1.753 ; -1.753 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; -1.623 ; -1.623 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; -1.833 ; -1.833 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; -1.333 ; -1.333 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; -1.629 ; -1.629 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; -1.393 ; -1.393 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; -1.675 ; -1.675 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; -1.326 ; -1.326 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; -1.723 ; -1.723 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; -1.686 ; -1.686 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; -1.728 ; -1.728 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; -1.657 ; -1.657 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; -1.439 ; -1.439 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; -1.612 ; -1.612 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; -1.697 ; -1.697 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; -1.324 ; -1.324 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; -1.733 ; -1.733 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; -1.683 ; -1.683 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; -1.758 ; -1.758 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; -1.536 ; -1.536 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; -1.642 ; -1.642 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; -1.748 ; -1.748 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; -1.659 ; -1.659 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; -1.498 ; -1.498 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; -1.523 ; -1.523 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; -1.610 ; -1.610 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; -1.263 ; -1.263 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_A[*]              ; Arena_ALU_IN_Operation[0] ; -2.990 ; -2.990 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[0]             ; Arena_ALU_IN_Operation[0] ; -4.482 ; -4.482 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[1]             ; Arena_ALU_IN_Operation[0] ; -4.328 ; -4.328 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[2]             ; Arena_ALU_IN_Operation[0] ; -4.782 ; -4.782 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[3]             ; Arena_ALU_IN_Operation[0] ; -4.384 ; -4.384 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[4]             ; Arena_ALU_IN_Operation[0] ; -4.382 ; -4.382 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[5]             ; Arena_ALU_IN_Operation[0] ; -4.581 ; -4.581 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[6]             ; Arena_ALU_IN_Operation[0] ; -4.253 ; -4.253 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[7]             ; Arena_ALU_IN_Operation[0] ; -4.467 ; -4.467 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[8]             ; Arena_ALU_IN_Operation[0] ; -4.445 ; -4.445 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[9]             ; Arena_ALU_IN_Operation[0] ; -4.339 ; -4.339 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[10]            ; Arena_ALU_IN_Operation[0] ; -4.155 ; -4.155 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[11]            ; Arena_ALU_IN_Operation[0] ; -4.424 ; -4.424 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[12]            ; Arena_ALU_IN_Operation[0] ; -4.111 ; -4.111 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[13]            ; Arena_ALU_IN_Operation[0] ; -4.205 ; -4.205 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[14]            ; Arena_ALU_IN_Operation[0] ; -4.178 ; -4.178 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[15]            ; Arena_ALU_IN_Operation[0] ; -4.151 ; -4.151 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[16]            ; Arena_ALU_IN_Operation[0] ; -4.185 ; -4.185 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[17]            ; Arena_ALU_IN_Operation[0] ; -4.069 ; -4.069 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[18]            ; Arena_ALU_IN_Operation[0] ; -4.009 ; -4.009 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[19]            ; Arena_ALU_IN_Operation[0] ; -3.814 ; -3.814 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[20]            ; Arena_ALU_IN_Operation[0] ; -3.690 ; -3.690 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[21]            ; Arena_ALU_IN_Operation[0] ; -4.033 ; -4.033 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[22]            ; Arena_ALU_IN_Operation[0] ; -3.751 ; -3.751 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[23]            ; Arena_ALU_IN_Operation[0] ; -3.919 ; -3.919 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[24]            ; Arena_ALU_IN_Operation[0] ; -3.926 ; -3.926 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[25]            ; Arena_ALU_IN_Operation[0] ; -3.861 ; -3.861 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[26]            ; Arena_ALU_IN_Operation[0] ; -3.802 ; -3.802 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[27]            ; Arena_ALU_IN_Operation[0] ; -3.571 ; -3.571 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[28]            ; Arena_ALU_IN_Operation[0] ; -3.546 ; -3.546 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[29]            ; Arena_ALU_IN_Operation[0] ; -3.815 ; -3.815 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[30]            ; Arena_ALU_IN_Operation[0] ; -3.694 ; -3.694 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_A[31]            ; Arena_ALU_IN_Operation[0] ; -2.990 ; -2.990 ; Fall       ; Arena_ALU_IN_Operation[0] ;
; Arena_IN_B[*]              ; Arena_ALU_IN_Operation[0] ; -1.993 ; -1.993 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[0]             ; Arena_ALU_IN_Operation[0] ; -1.993 ; -1.993 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[1]             ; Arena_ALU_IN_Operation[0] ; -4.553 ; -4.553 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[2]             ; Arena_ALU_IN_Operation[0] ; -4.720 ; -4.720 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[3]             ; Arena_ALU_IN_Operation[0] ; -4.704 ; -4.704 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[4]             ; Arena_ALU_IN_Operation[0] ; -4.309 ; -4.309 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[5]             ; Arena_ALU_IN_Operation[0] ; -4.720 ; -4.720 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[6]             ; Arena_ALU_IN_Operation[0] ; -4.568 ; -4.568 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[7]             ; Arena_ALU_IN_Operation[0] ; -4.776 ; -4.776 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[8]             ; Arena_ALU_IN_Operation[0] ; -4.364 ; -4.364 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[9]             ; Arena_ALU_IN_Operation[0] ; -4.494 ; -4.494 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[10]            ; Arena_ALU_IN_Operation[0] ; -4.184 ; -4.184 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[11]            ; Arena_ALU_IN_Operation[0] ; -4.690 ; -4.690 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[12]            ; Arena_ALU_IN_Operation[0] ; -4.120 ; -4.120 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[13]            ; Arena_ALU_IN_Operation[0] ; -4.478 ; -4.478 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[14]            ; Arena_ALU_IN_Operation[0] ; -4.403 ; -4.403 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[15]            ; Arena_ALU_IN_Operation[0] ; -4.357 ; -4.357 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[16]            ; Arena_ALU_IN_Operation[0] ; -4.165 ; -4.165 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[17]            ; Arena_ALU_IN_Operation[0] ; -4.108 ; -4.108 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[18]            ; Arena_ALU_IN_Operation[0] ; -4.003 ; -4.003 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[19]            ; Arena_ALU_IN_Operation[0] ; -3.979 ; -3.979 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[20]            ; Arena_ALU_IN_Operation[0] ; -3.774 ; -3.774 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[21]            ; Arena_ALU_IN_Operation[0] ; -3.913 ; -3.913 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[22]            ; Arena_ALU_IN_Operation[0] ; -4.106 ; -4.106 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[23]            ; Arena_ALU_IN_Operation[0] ; -4.024 ; -4.024 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[24]            ; Arena_ALU_IN_Operation[0] ; -3.598 ; -3.598 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[25]            ; Arena_ALU_IN_Operation[0] ; -3.735 ; -3.735 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[26]            ; Arena_ALU_IN_Operation[0] ; -3.857 ; -3.857 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[27]            ; Arena_ALU_IN_Operation[0] ; -3.689 ; -3.689 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[28]            ; Arena_ALU_IN_Operation[0] ; -3.308 ; -3.308 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[29]            ; Arena_ALU_IN_Operation[0] ; -3.597 ; -3.597 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[30]            ; Arena_ALU_IN_Operation[0] ; -3.517 ; -3.517 ; Fall       ; Arena_ALU_IN_Operation[0] ;
;  Arena_IN_B[31]            ; Arena_ALU_IN_Operation[0] ; -3.196 ; -3.196 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+----------------------------+---------------------------+--------+--------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port          ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Arena_ALU_OUT[*]   ; Arena_ALU_IN_Operation[0] ; 9.528 ; 9.528 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[0]  ; Arena_ALU_IN_Operation[0] ; 9.139 ; 9.139 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[1]  ; Arena_ALU_IN_Operation[0] ; 8.667 ; 8.667 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[2]  ; Arena_ALU_IN_Operation[0] ; 9.335 ; 9.335 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[3]  ; Arena_ALU_IN_Operation[0] ; 9.062 ; 9.062 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[4]  ; Arena_ALU_IN_Operation[0] ; 9.320 ; 9.320 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[5]  ; Arena_ALU_IN_Operation[0] ; 8.285 ; 8.285 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[6]  ; Arena_ALU_IN_Operation[0] ; 9.317 ; 9.317 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[7]  ; Arena_ALU_IN_Operation[0] ; 9.528 ; 9.528 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[8]  ; Arena_ALU_IN_Operation[0] ; 9.076 ; 9.076 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[9]  ; Arena_ALU_IN_Operation[0] ; 8.155 ; 8.155 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[10] ; Arena_ALU_IN_Operation[0] ; 8.129 ; 8.129 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[11] ; Arena_ALU_IN_Operation[0] ; 8.374 ; 8.374 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[12] ; Arena_ALU_IN_Operation[0] ; 8.141 ; 8.141 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[13] ; Arena_ALU_IN_Operation[0] ; 8.339 ; 8.339 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[14] ; Arena_ALU_IN_Operation[0] ; 8.117 ; 8.117 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[15] ; Arena_ALU_IN_Operation[0] ; 9.037 ; 9.037 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[16] ; Arena_ALU_IN_Operation[0] ; 9.296 ; 9.296 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[17] ; Arena_ALU_IN_Operation[0] ; 9.231 ; 9.231 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[18] ; Arena_ALU_IN_Operation[0] ; 8.856 ; 8.856 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[19] ; Arena_ALU_IN_Operation[0] ; 8.122 ; 8.122 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[20] ; Arena_ALU_IN_Operation[0] ; 8.673 ; 8.673 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[21] ; Arena_ALU_IN_Operation[0] ; 9.216 ; 9.216 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[22] ; Arena_ALU_IN_Operation[0] ; 8.375 ; 8.375 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[23] ; Arena_ALU_IN_Operation[0] ; 9.090 ; 9.090 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[24] ; Arena_ALU_IN_Operation[0] ; 8.645 ; 8.645 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[25] ; Arena_ALU_IN_Operation[0] ; 9.067 ; 9.067 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[26] ; Arena_ALU_IN_Operation[0] ; 9.100 ; 9.100 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[27] ; Arena_ALU_IN_Operation[0] ; 8.348 ; 8.348 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[28] ; Arena_ALU_IN_Operation[0] ; 8.443 ; 8.443 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[29] ; Arena_ALU_IN_Operation[0] ; 8.383 ; 8.383 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[30] ; Arena_ALU_IN_Operation[0] ; 9.011 ; 9.011 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[31] ; Arena_ALU_IN_Operation[0] ; 9.108 ; 9.108 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_ALU_Zero     ; Arena_ALU_IN_Operation[0] ; 7.254 ; 7.254 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Data Port          ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+
; Arena_ALU_OUT[*]   ; Arena_ALU_IN_Operation[0] ; 4.310 ; 4.310 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[0]  ; Arena_ALU_IN_Operation[0] ; 4.796 ; 4.796 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[1]  ; Arena_ALU_IN_Operation[0] ; 4.621 ; 4.621 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[2]  ; Arena_ALU_IN_Operation[0] ; 4.881 ; 4.881 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[3]  ; Arena_ALU_IN_Operation[0] ; 4.749 ; 4.749 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[4]  ; Arena_ALU_IN_Operation[0] ; 4.872 ; 4.872 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[5]  ; Arena_ALU_IN_Operation[0] ; 4.372 ; 4.372 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[6]  ; Arena_ALU_IN_Operation[0] ; 4.857 ; 4.857 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[7]  ; Arena_ALU_IN_Operation[0] ; 4.998 ; 4.998 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[8]  ; Arena_ALU_IN_Operation[0] ; 4.748 ; 4.748 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[9]  ; Arena_ALU_IN_Operation[0] ; 4.332 ; 4.332 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[10] ; Arena_ALU_IN_Operation[0] ; 4.310 ; 4.310 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[11] ; Arena_ALU_IN_Operation[0] ; 4.479 ; 4.479 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[12] ; Arena_ALU_IN_Operation[0] ; 4.332 ; 4.332 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[13] ; Arena_ALU_IN_Operation[0] ; 4.417 ; 4.417 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[14] ; Arena_ALU_IN_Operation[0] ; 4.311 ; 4.311 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[15] ; Arena_ALU_IN_Operation[0] ; 4.725 ; 4.725 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[16] ; Arena_ALU_IN_Operation[0] ; 4.854 ; 4.854 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[17] ; Arena_ALU_IN_Operation[0] ; 4.790 ; 4.790 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[18] ; Arena_ALU_IN_Operation[0] ; 4.660 ; 4.660 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[19] ; Arena_ALU_IN_Operation[0] ; 4.322 ; 4.322 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[20] ; Arena_ALU_IN_Operation[0] ; 4.628 ; 4.628 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[21] ; Arena_ALU_IN_Operation[0] ; 4.771 ; 4.771 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[22] ; Arena_ALU_IN_Operation[0] ; 4.428 ; 4.428 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[23] ; Arena_ALU_IN_Operation[0] ; 4.757 ; 4.757 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[24] ; Arena_ALU_IN_Operation[0] ; 4.615 ; 4.615 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[25] ; Arena_ALU_IN_Operation[0] ; 4.745 ; 4.745 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[26] ; Arena_ALU_IN_Operation[0] ; 4.772 ; 4.772 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[27] ; Arena_ALU_IN_Operation[0] ; 4.420 ; 4.420 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[28] ; Arena_ALU_IN_Operation[0] ; 4.522 ; 4.522 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[29] ; Arena_ALU_IN_Operation[0] ; 4.464 ; 4.464 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[30] ; Arena_ALU_IN_Operation[0] ; 4.717 ; 4.717 ; Rise       ; Arena_ALU_IN_Operation[0] ;
;  Arena_ALU_OUT[31] ; Arena_ALU_IN_Operation[0] ; 4.773 ; 4.773 ; Rise       ; Arena_ALU_IN_Operation[0] ;
; Arena_ALU_Zero     ; Arena_ALU_IN_Operation[0] ; 3.660 ; 3.660 ; Fall       ; Arena_ALU_IN_Operation[0] ;
+--------------------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                   ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1120     ; 32       ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                    ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; Arena_ALU_IN_Operation[0] ; Arena_ALU_IN_Operation[0] ; 1120     ; 32       ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 66    ; 66   ;
; Unconstrained Input Port Paths  ; 256   ; 256  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 11 21:21:32 2019
Info: Command: quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 129 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Arena_ALU_IN_Operation[0] Arena_ALU_IN_Operation[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.413
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.413      -146.187 Arena_ALU_IN_Operation[0] 
Info (332146): Worst-case hold slack is -0.821
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.821       -23.086 Arena_ALU_IN_Operation[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 Arena_ALU_IN_Operation[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -29.933 Arena_ALU_IN_Operation[0] 
Info (332146): Worst-case hold slack is -0.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.696       -20.106 Arena_ALU_IN_Operation[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 Arena_ALU_IN_Operation[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 393 megabytes
    Info: Processing ended: Sat May 11 21:21:34 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


