/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module i2c(clk_i, rst_ni, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \alert_rx_i[0].ping_p , \alert_rx_i[0].ping_n , \alert_rx_i[0].ack_p , \alert_rx_i[0].ack_n , \alert_tx_o[0].alert_p , \alert_tx_o[0].alert_n , cio_scl_i, cio_scl_o, cio_scl_en_o, cio_sda_i, cio_sda_o, cio_sda_en_o, intr_fmt_watermark_o, intr_rx_watermark_o
, intr_fmt_overflow_o, intr_rx_overflow_o, intr_nak_o, intr_scl_interference_o, intr_sda_interference_o, intr_stretch_timeout_o, intr_sda_unstable_o, intr_trans_complete_o, intr_tx_empty_o, intr_tx_nonempty_o, intr_tx_overflow_o, intr_acq_overflow_o, intr_ack_stop_o, intr_host_timeout_o, \tl_o.d_opcode , \tl_i.a_opcode , \tl_i.a_param , \tl_i.a_size , \tl_i.a_source , \tl_i.a_address , \tl_i.a_mask 
, \tl_i.a_data , \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size , \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data , \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg );
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire [7:0] _1296_;
  wire [6:0] _1297_;
  wire [6:0] _1298_;
  wire [7:0] _1299_;
  wire [6:0] _1300_;
  wire [6:0] _1301_;
  wire [7:0] _1302_;
  wire [6:0] _1303_;
  wire [6:0] _1304_;
  wire [7:0] _1305_;
  wire [6:0] _1306_;
  wire [6:0] _1307_;
  input \alert_rx_i[0].ack_n ;
  wire \alert_rx_i[0].ack_n ;
  input \alert_rx_i[0].ack_p ;
  wire \alert_rx_i[0].ack_p ;
  input \alert_rx_i[0].ping_n ;
  wire \alert_rx_i[0].ping_n ;
  input \alert_rx_i[0].ping_p ;
  wire \alert_rx_i[0].ping_p ;
  output \alert_tx_o[0].alert_n ;
  wire \alert_tx_o[0].alert_n ;
  output \alert_tx_o[0].alert_p ;
  wire \alert_tx_o[0].alert_p ;
  output cio_scl_en_o;
  wire cio_scl_en_o;
  input cio_scl_i;
  wire cio_scl_i;
  output cio_scl_o;
  wire cio_scl_o;
  output cio_sda_en_o;
  wire cio_sda_en_o;
  input cio_sda_i;
  wire cio_sda_i;
  output cio_sda_o;
  wire cio_sda_o;
  input clk_i;
  wire clk_i;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[0].u_prim_alert_sender.state_q ;
  wire [9:0] \i2c_core.acq_fifo_wdata ;
  wire \i2c_core.hw2reg.intr_state.ack_stop.de ;
  wire \i2c_core.hw2reg.intr_state.acq_overflow.de ;
  wire \i2c_core.hw2reg.intr_state.fmt_overflow.de ;
  wire \i2c_core.hw2reg.intr_state.fmt_watermark.de ;
  wire \i2c_core.hw2reg.intr_state.host_timeout.de ;
  wire \i2c_core.hw2reg.intr_state.nak.de ;
  wire \i2c_core.hw2reg.intr_state.rx_overflow.de ;
  wire \i2c_core.hw2reg.intr_state.rx_watermark.de ;
  wire \i2c_core.hw2reg.intr_state.scl_interference.de ;
  wire \i2c_core.hw2reg.intr_state.sda_interference.de ;
  wire \i2c_core.hw2reg.intr_state.sda_unstable.de ;
  wire \i2c_core.hw2reg.intr_state.stretch_timeout.de ;
  wire \i2c_core.hw2reg.intr_state.trans_complete.de ;
  wire \i2c_core.hw2reg.intr_state.tx_empty.de ;
  wire \i2c_core.hw2reg.intr_state.tx_nonempty.de ;
  wire \i2c_core.hw2reg.intr_state.tx_overflow.de ;
  wire \i2c_core.reg2hw.txdata.qe ;
  wire [7:0] \i2c_core.rx_fifo_wdata ;
  wire \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr ;
  wire \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr ;
  wire [6:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr ;
  wire [6:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr ;
  wire \i2c_core.u_i2c_acqfifo.gen_normal_fifo.rptr_msb ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] ;
  wire [9:0] \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] ;
  wire \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr ;
  wire \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr ;
  wire [6:0] \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr ;
  wire \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.wptr_msb ;
  wire \i2c_core.u_i2c_fsm.byte_decr ;
  wire \i2c_core.u_i2c_fsm.host_ack ;
  wire [7:0] \i2c_core.u_i2c_fsm.input_byte ;
  wire \i2c_core.u_i2c_fsm.no_stop ;
  wire \i2c_core.u_i2c_fsm.rw_bit ;
  wire \i2c_core.u_i2c_fsm.start_det ;
  wire [5:0] \i2c_core.u_i2c_fsm.state_q ;
  wire \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr ;
  wire \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr ;
  wire [6:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr ;
  wire [6:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] ;
  wire [7:0] \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] ;
  wire \i2c_core.u_i2c_rxfifo.gen_normal_fifo.wptr_msb ;
  wire \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr ;
  wire \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr ;
  wire [6:0] \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr ;
  wire [6:0] \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr ;
  wire \i2c_core.u_i2c_txfifo.gen_normal_fifo.rptr_msb ;
  output intr_ack_stop_o;
  wire intr_ack_stop_o;
  output intr_acq_overflow_o;
  wire intr_acq_overflow_o;
  output intr_fmt_overflow_o;
  wire intr_fmt_overflow_o;
  output intr_fmt_watermark_o;
  wire intr_fmt_watermark_o;
  output intr_host_timeout_o;
  wire intr_host_timeout_o;
  output intr_nak_o;
  wire intr_nak_o;
  output intr_rx_overflow_o;
  wire intr_rx_overflow_o;
  output intr_rx_watermark_o;
  wire intr_rx_watermark_o;
  output intr_scl_interference_o;
  wire intr_scl_interference_o;
  output intr_sda_interference_o;
  wire intr_sda_interference_o;
  output intr_sda_unstable_o;
  wire intr_sda_unstable_o;
  output intr_stretch_timeout_o;
  wire intr_stretch_timeout_o;
  output intr_trans_complete_o;
  wire intr_trans_complete_o;
  output intr_tx_empty_o;
  wire intr_tx_empty_o;
  output intr_tx_nonempty_o;
  wire intr_tx_nonempty_o;
  output intr_tx_overflow_o;
  wire intr_tx_overflow_o;
  input rst_ni;
  wire rst_ni;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire \u_reg.intg_err ;
  wire \u_reg.u_reg_if.a_ack ;
  dffsre _1308_ (
    .C(clk_i),
    .D(_0001_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1309_ (
    .C(clk_i),
    .D(_0002_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1310_ (
    .C(clk_i),
    .D(_0003_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1311_ (
    .C(clk_i),
    .D(_0004_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1312_ (
    .C(clk_i),
    .D(_0005_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1313_ (
    .C(clk_i),
    .D(_0006_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(_0008_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1314_ (
    .C(clk_i),
    .D(_0007_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(_0009_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1315_ (
    .C(clk_i),
    .D(_0010_),
    .E(\i2c_core.hw2reg.intr_state.tx_overflow.de ),
    .Q(_0011_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1316_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_0012_),
    .Q(\tl_o.d_valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1317_ (
    .C(clk_i),
    .D(_0013_),
    .E(\i2c_core.hw2reg.intr_state.fmt_overflow.de ),
    .Q(_0014_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1318_ (
    .C(clk_i),
    .D(_0015_),
    .E(\i2c_core.hw2reg.intr_state.rx_overflow.de ),
    .Q(_0016_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1319_ (
    .C(clk_i),
    .D(_0017_),
    .E(\i2c_core.hw2reg.intr_state.acq_overflow.de ),
    .Q(_0018_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1320_ (
    .C(clk_i),
    .D(_0019_),
    .E(\i2c_core.hw2reg.intr_state.nak.de ),
    .Q(_0020_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1321_ (
    .C(clk_i),
    .D(_0021_),
    .E(\i2c_core.hw2reg.intr_state.host_timeout.de ),
    .Q(_0022_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1322_ (
    .C(clk_i),
    .D(_0023_),
    .E(\i2c_core.hw2reg.intr_state.rx_watermark.de ),
    .Q(_0024_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1323_ (
    .C(clk_i),
    .D(_0025_),
    .E(\i2c_core.hw2reg.intr_state.scl_interference.de ),
    .Q(_0026_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1324_ (
    .C(clk_i),
    .D(_0027_),
    .E(\i2c_core.hw2reg.intr_state.sda_unstable.de ),
    .Q(_0028_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1325_ (
    .C(clk_i),
    .D(_0029_),
    .E(\i2c_core.hw2reg.intr_state.sda_interference.de ),
    .Q(_0030_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1326_ (
    .C(clk_i),
    .D(_0031_),
    .E(\i2c_core.hw2reg.intr_state.stretch_timeout.de ),
    .Q(_0032_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1327_ (
    .C(clk_i),
    .D(_0033_),
    .E(\i2c_core.hw2reg.intr_state.trans_complete.de ),
    .Q(_0034_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1328_ (
    .C(clk_i),
    .D(_0035_),
    .E(\i2c_core.hw2reg.intr_state.tx_empty.de ),
    .Q(_0036_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1329_ (
    .C(clk_i),
    .D(_0037_),
    .E(\i2c_core.hw2reg.intr_state.tx_nonempty.de ),
    .Q(_0038_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1330_ (
    .C(clk_i),
    .D(_0039_),
    .E(\i2c_core.hw2reg.intr_state.ack_stop.de ),
    .Q(_0040_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1331_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.intg_err ),
    .Q(_0041_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1332_ (
    .C(clk_i),
    .D(_0043_),
    .E(\i2c_core.hw2reg.intr_state.fmt_watermark.de ),
    .Q(_0044_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1333_ (
    .C(clk_i),
    .D(_0048_),
    .E(_0045_),
    .Q(_0049_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1334_ (
    .C(clk_i),
    .D(_0051_),
    .E(_0050_),
    .Q(\i2c_core.u_i2c_fsm.state_q [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1335_ (
    .C(clk_i),
    .D(_0053_),
    .E(_0052_),
    .Q(\i2c_core.u_i2c_fsm.state_q [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1336_ (
    .C(clk_i),
    .D(_0055_),
    .E(_0054_),
    .Q(\i2c_core.u_i2c_fsm.state_q [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1337_ (
    .C(clk_i),
    .D(_0057_),
    .E(_0056_),
    .Q(\i2c_core.u_i2c_fsm.state_q [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1338_ (
    .C(clk_i),
    .D(_0059_),
    .E(_0058_),
    .Q(\i2c_core.u_i2c_fsm.state_q [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1339_ (
    .C(clk_i),
    .D(_0061_),
    .E(_0060_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1340_ (
    .C(clk_i),
    .D(_0062_),
    .E(_0060_),
    .Q(_0063_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1341_ (
    .C(clk_i),
    .D(_0065_),
    .E(_0064_),
    .Q(_0067_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1342_ (
    .C(clk_i),
    .D(_0066_),
    .E(_0064_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1343_ (
    .C(clk_i),
    .D(_0069_),
    .E(_0068_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1344_ (
    .C(clk_i),
    .D(_0071_),
    .E(_0070_),
    .Q(_0073_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1345_ (
    .C(clk_i),
    .D(_0072_),
    .E(_0070_),
    .Q(_0074_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1346_ (
    .C(clk_i),
    .D(_0076_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1347_ (
    .C(clk_i),
    .D(_0077_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1348_ (
    .C(clk_i),
    .D(_0078_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1349_ (
    .C(clk_i),
    .D(_0079_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1350_ (
    .C(clk_i),
    .D(_0080_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1351_ (
    .C(clk_i),
    .D(_0081_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1352_ (
    .C(clk_i),
    .D(_0082_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(_0083_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1353_ (
    .C(clk_i),
    .D(_0084_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(_0091_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1354_ (
    .C(clk_i),
    .D(_0085_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(_0092_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1355_ (
    .C(clk_i),
    .D(_0086_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(_0093_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1356_ (
    .C(clk_i),
    .D(_0087_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(_0094_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1357_ (
    .C(clk_i),
    .D(_0088_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(_0095_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1358_ (
    .C(clk_i),
    .D(_0089_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(_0096_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1359_ (
    .C(clk_i),
    .D(_0090_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(_0097_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1360_ (
    .C(clk_i),
    .D(_0099_),
    .E(_0098_),
    .Q(_0119_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1361_ (
    .C(clk_i),
    .D(_0100_),
    .E(_0098_),
    .Q(_0120_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1362_ (
    .C(clk_i),
    .D(_0101_),
    .E(_0098_),
    .Q(_0121_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1363_ (
    .C(clk_i),
    .D(_0102_),
    .E(_0098_),
    .Q(_0122_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1364_ (
    .C(clk_i),
    .D(_0103_),
    .E(_0098_),
    .Q(_0123_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1365_ (
    .C(clk_i),
    .D(_0104_),
    .E(_0098_),
    .Q(_0124_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1366_ (
    .C(clk_i),
    .D(_0105_),
    .E(_0098_),
    .Q(_0125_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1367_ (
    .C(clk_i),
    .D(_0106_),
    .E(_0098_),
    .Q(_0126_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1368_ (
    .C(clk_i),
    .D(_0107_),
    .E(_0098_),
    .Q(_0127_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1369_ (
    .C(clk_i),
    .D(_0108_),
    .E(_0098_),
    .Q(_0128_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1370_ (
    .C(clk_i),
    .D(_0109_),
    .E(_0098_),
    .Q(_0129_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1371_ (
    .C(clk_i),
    .D(_0110_),
    .E(_0098_),
    .Q(_0130_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1372_ (
    .C(clk_i),
    .D(_0111_),
    .E(_0098_),
    .Q(_0131_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1373_ (
    .C(clk_i),
    .D(_0112_),
    .E(_0098_),
    .Q(_0132_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1374_ (
    .C(clk_i),
    .D(_0113_),
    .E(_0098_),
    .Q(_0133_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1375_ (
    .C(clk_i),
    .D(_0114_),
    .E(_0098_),
    .Q(_0134_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1376_ (
    .C(clk_i),
    .D(_0115_),
    .E(_0098_),
    .Q(_0135_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1377_ (
    .C(clk_i),
    .D(_0116_),
    .E(_0098_),
    .Q(_0136_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1378_ (
    .C(clk_i),
    .D(_0117_),
    .E(_0098_),
    .Q(_0137_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1379_ (
    .C(clk_i),
    .D(_0118_),
    .E(_0098_),
    .Q(_0138_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1380_ (
    .C(clk_i),
    .D(_0139_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1381_ (
    .C(clk_i),
    .D(_0140_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1382_ (
    .C(clk_i),
    .D(_0141_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1383_ (
    .C(clk_i),
    .D(_0142_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1384_ (
    .C(clk_i),
    .D(_0143_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1385_ (
    .C(clk_i),
    .D(_0144_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1386_ (
    .C(clk_i),
    .D(_0145_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(_0146_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1387_ (
    .C(clk_i),
    .D(_0148_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1388_ (
    .C(clk_i),
    .D(_0149_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1389_ (
    .C(clk_i),
    .D(_0150_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1390_ (
    .C(clk_i),
    .D(_0151_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1391_ (
    .C(clk_i),
    .D(_0152_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1392_ (
    .C(clk_i),
    .D(_0153_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1393_ (
    .C(clk_i),
    .D(_0154_),
    .E(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.wptr_msb ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1394_ (
    .C(clk_i),
    .D(_0155_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1395_ (
    .C(clk_i),
    .D(_0156_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1396_ (
    .C(clk_i),
    .D(_0157_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1397_ (
    .C(clk_i),
    .D(_0158_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1398_ (
    .C(clk_i),
    .D(_0159_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1399_ (
    .C(clk_i),
    .D(_0160_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1400_ (
    .C(clk_i),
    .D(_0161_),
    .E(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_txfifo.gen_normal_fifo.rptr_msb ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1401_ (
    .C(clk_i),
    .D(_0162_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1402_ (
    .C(clk_i),
    .D(_0163_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1403_ (
    .C(clk_i),
    .D(_0164_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1404_ (
    .C(clk_i),
    .D(_0165_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1405_ (
    .C(clk_i),
    .D(_0166_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1406_ (
    .C(clk_i),
    .D(_0167_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1407_ (
    .C(clk_i),
    .D(_0168_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1408_ (
    .C(clk_i),
    .D(_0169_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1409_ (
    .C(clk_i),
    .D(_0170_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1410_ (
    .C(clk_i),
    .D(_0171_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1411_ (
    .C(clk_i),
    .D(_0172_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1412_ (
    .C(clk_i),
    .D(_0173_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1413_ (
    .C(clk_i),
    .D(_0174_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1414_ (
    .C(clk_i),
    .D(_0175_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1415_ (
    .C(clk_i),
    .D(_0176_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [12]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1416_ (
    .C(clk_i),
    .D(_0177_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [13]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1417_ (
    .C(clk_i),
    .D(_0178_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [14]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1418_ (
    .C(clk_i),
    .D(_0179_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [15]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1419_ (
    .C(clk_i),
    .D(_0180_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [16]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1420_ (
    .C(clk_i),
    .D(_0181_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [17]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1421_ (
    .C(clk_i),
    .D(_0182_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1422_ (
    .C(clk_i),
    .D(_0183_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1423_ (
    .C(clk_i),
    .D(_0184_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1424_ (
    .C(clk_i),
    .D(_0185_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1425_ (
    .C(clk_i),
    .D(_0186_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1426_ (
    .C(clk_i),
    .D(_0187_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1427_ (
    .C(clk_i),
    .D(_0188_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1428_ (
    .C(clk_i),
    .D(_0189_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1429_ (
    .C(clk_i),
    .D(_0190_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1430_ (
    .C(clk_i),
    .D(_0191_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1431_ (
    .C(clk_i),
    .D(_0192_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [28]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1432_ (
    .C(clk_i),
    .D(_0193_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [29]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1433_ (
    .C(clk_i),
    .D(_0194_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [30]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1434_ (
    .C(clk_i),
    .D(_0195_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1435_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1436_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1437_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1438_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1439_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1440_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1441_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1442_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1443_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1444_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1445_ (
    .C(clk_i),
    .D(_0196_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1446_ (
    .C(clk_i),
    .D(_0197_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1447_ (
    .C(clk_i),
    .D(_0198_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1448_ (
    .C(clk_i),
    .D(_0199_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1449_ (
    .C(clk_i),
    .D(_0200_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1450_ (
    .C(clk_i),
    .D(_0201_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1451_ (
    .C(clk_i),
    .D(_0202_),
    .E(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr ),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.rptr_msb ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1452_ (
    .C(clk_i),
    .D(_0204_),
    .E(_0203_),
    .Q(_0212_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1453_ (
    .C(clk_i),
    .D(_0205_),
    .E(_0203_),
    .Q(_0213_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1454_ (
    .C(clk_i),
    .D(_0206_),
    .E(_0203_),
    .Q(_0214_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1455_ (
    .C(clk_i),
    .D(_0207_),
    .E(_0203_),
    .Q(_0215_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1456_ (
    .C(clk_i),
    .D(_0208_),
    .E(_0203_),
    .Q(_0216_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1457_ (
    .C(clk_i),
    .D(_0209_),
    .E(_0203_),
    .Q(_0217_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1458_ (
    .C(clk_i),
    .D(_0210_),
    .E(_0203_),
    .Q(_0218_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1459_ (
    .C(clk_i),
    .D(_0211_),
    .E(_0203_),
    .Q(_0219_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1460_ (
    .C(clk_i),
    .D(_0220_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0229_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1461_ (
    .C(clk_i),
    .D(_0221_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0230_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1462_ (
    .C(clk_i),
    .D(_0222_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0231_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1463_ (
    .C(clk_i),
    .D(_0223_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0232_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1464_ (
    .C(clk_i),
    .D(_0224_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0233_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1465_ (
    .C(clk_i),
    .D(_0225_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0234_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1466_ (
    .C(clk_i),
    .D(_0226_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0235_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1467_ (
    .C(clk_i),
    .D(_0227_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0236_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1468_ (
    .C(clk_i),
    .D(_0228_),
    .E(\i2c_core.u_i2c_fsm.byte_decr ),
    .Q(_0237_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1469_ (
    .C(clk_i),
    .D(_0047_),
    .E(_0238_),
    .Q(\i2c_core.u_i2c_fsm.host_ack ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1470_ (
    .C(clk_i),
    .D(_0240_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1471_ (
    .C(clk_i),
    .D(_0241_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1472_ (
    .C(clk_i),
    .D(_0242_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1473_ (
    .C(clk_i),
    .D(_0243_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1474_ (
    .C(clk_i),
    .D(_0244_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1475_ (
    .C(clk_i),
    .D(_0245_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1476_ (
    .C(clk_i),
    .D(_0246_),
    .E(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr ),
    .Q(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.wptr_msb ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1477_ (
    .C(clk_i),
    .D(_0248_),
    .E(_0247_),
    .Q(\i2c_core.u_i2c_fsm.rw_bit ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1478_ (
    .C(clk_i),
    .D(_0249_),
    .E(_0247_),
    .Q(\i2c_core.u_i2c_fsm.input_byte [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1479_ (
    .C(clk_i),
    .D(_0250_),
    .E(_0247_),
    .Q(\i2c_core.u_i2c_fsm.input_byte [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1480_ (
    .C(clk_i),
    .D(_0251_),
    .E(_0247_),
    .Q(\i2c_core.u_i2c_fsm.input_byte [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1481_ (
    .C(clk_i),
    .D(_0252_),
    .E(_0247_),
    .Q(\i2c_core.u_i2c_fsm.input_byte [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1482_ (
    .C(clk_i),
    .D(_0253_),
    .E(_0247_),
    .Q(\i2c_core.u_i2c_fsm.input_byte [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1483_ (
    .C(clk_i),
    .D(_0254_),
    .E(_0247_),
    .Q(\i2c_core.u_i2c_fsm.input_byte [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1484_ (
    .C(clk_i),
    .D(_0255_),
    .E(_0247_),
    .Q(\i2c_core.u_i2c_fsm.input_byte [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1485_ (
    .C(clk_i),
    .D(_0257_),
    .E(_0256_),
    .Q(_0260_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1486_ (
    .C(clk_i),
    .D(_0258_),
    .E(_0256_),
    .Q(_0261_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1487_ (
    .C(clk_i),
    .D(_0259_),
    .E(_0256_),
    .Q(_0262_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1488_ (
    .C(clk_i),
    .D(_0264_),
    .E(_0263_),
    .Q(\i2c_core.u_i2c_fsm.no_stop ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1489_ (
    .C(clk_i),
    .D(_0265_),
    .E(_0273_),
    .Q(_0269_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1490_ (
    .C(clk_i),
    .D(_0266_),
    .E(_0273_),
    .Q(_0270_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1491_ (
    .C(clk_i),
    .D(_0267_),
    .E(_0273_),
    .Q(_0271_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1492_ (
    .C(clk_i),
    .D(_0268_),
    .E(_0273_),
    .Q(_0272_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1493_ (
    .C(clk_i),
    .D(_0274_),
    .E(1'b1),
    .Q(_0391_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1494_ (
    .C(clk_i),
    .D(_0275_),
    .E(1'b1),
    .Q(_0392_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1495_ (
    .C(clk_i),
    .D(_0276_),
    .E(1'b1),
    .Q(_0393_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1496_ (
    .C(clk_i),
    .D(_0277_),
    .E(1'b1),
    .Q(_0394_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1497_ (
    .C(clk_i),
    .D(_0278_),
    .E(1'b1),
    .Q(_0395_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1498_ (
    .C(clk_i),
    .D(_0279_),
    .E(1'b1),
    .Q(_0396_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1499_ (
    .C(clk_i),
    .D(_0280_),
    .E(1'b1),
    .Q(_0397_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1500_ (
    .C(clk_i),
    .D(_0281_),
    .E(1'b1),
    .Q(_0398_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1501_ (
    .C(clk_i),
    .D(_0282_),
    .E(1'b1),
    .Q(_0399_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1502_ (
    .C(clk_i),
    .D(_0283_),
    .E(1'b1),
    .Q(_0400_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1503_ (
    .C(clk_i),
    .D(_0284_),
    .E(1'b1),
    .Q(_0401_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1504_ (
    .C(clk_i),
    .D(_0285_),
    .E(1'b1),
    .Q(_0402_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1505_ (
    .C(clk_i),
    .D(_0286_),
    .E(1'b1),
    .Q(_0403_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1506_ (
    .C(clk_i),
    .D(_0287_),
    .E(1'b1),
    .Q(_0404_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1507_ (
    .C(clk_i),
    .D(_0288_),
    .E(1'b1),
    .Q(_0405_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1508_ (
    .C(clk_i),
    .D(_0289_),
    .E(1'b1),
    .Q(_0406_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1509_ (
    .C(clk_i),
    .D(_0290_),
    .E(1'b1),
    .Q(_0407_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1510_ (
    .C(clk_i),
    .D(_0291_),
    .E(1'b1),
    .Q(_0408_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1511_ (
    .C(clk_i),
    .D(_0292_),
    .E(1'b1),
    .Q(_0409_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1512_ (
    .C(clk_i),
    .D(_0293_),
    .E(1'b1),
    .Q(_0410_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1513_ (
    .C(clk_i),
    .D(_0294_),
    .E(1'b1),
    .Q(_0411_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1514_ (
    .C(clk_i),
    .D(_0295_),
    .E(1'b1),
    .Q(_0412_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1515_ (
    .C(clk_i),
    .D(_0296_),
    .E(1'b1),
    .Q(_0413_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1516_ (
    .C(clk_i),
    .D(_0297_),
    .E(1'b1),
    .Q(_0414_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1517_ (
    .C(clk_i),
    .D(_0298_),
    .E(1'b1),
    .Q(_0415_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1518_ (
    .C(clk_i),
    .D(_0299_),
    .E(1'b1),
    .Q(_0416_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1519_ (
    .C(clk_i),
    .D(_0300_),
    .E(1'b1),
    .Q(_0417_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1520_ (
    .C(clk_i),
    .D(_0301_),
    .E(1'b1),
    .Q(_0418_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1521_ (
    .C(clk_i),
    .D(_0302_),
    .E(1'b1),
    .Q(_0419_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1522_ (
    .C(clk_i),
    .D(_0303_),
    .E(1'b1),
    .Q(_0420_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1523_ (
    .C(clk_i),
    .D(_0304_),
    .E(1'b1),
    .Q(_0421_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1524_ (
    .C(clk_i),
    .D(_0305_),
    .E(1'b1),
    .Q(_0046_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1525_ (
    .C(clk_i),
    .D(_0046_),
    .E(1'b1),
    .Q(_0422_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1526_ (
    .C(clk_i),
    .D(_0306_),
    .E(1'b1),
    .Q(_0047_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1527_ (
    .C(clk_i),
    .D(_0047_),
    .E(1'b1),
    .Q(_0423_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1528_ (
    .C(clk_i),
    .D(_0307_),
    .E(1'b1),
    .Q(\i2c_core.u_i2c_fsm.start_det ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1529_ (
    .C(clk_i),
    .D(_0308_),
    .E(1'b1),
    .Q(_0424_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1530_ (
    .C(clk_i),
    .D(_0309_),
    .E(1'b1),
    .Q(_0425_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1531_ (
    .C(clk_i),
    .D(_0310_),
    .E(1'b1),
    .Q(_0426_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1532_ (
    .C(clk_i),
    .D(_0311_),
    .E(1'b1),
    .Q(_0427_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1533_ (
    .C(clk_i),
    .D(_0312_),
    .E(1'b1),
    .Q(_0428_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1534_ (
    .C(clk_i),
    .D(_0313_),
    .E(1'b1),
    .Q(_0429_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1535_ (
    .C(clk_i),
    .D(_0314_),
    .E(1'b1),
    .Q(_0430_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1536_ (
    .C(clk_i),
    .D(_0315_),
    .E(1'b1),
    .Q(_0431_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1537_ (
    .C(clk_i),
    .D(_0316_),
    .E(1'b1),
    .Q(_0432_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1538_ (
    .C(clk_i),
    .D(_0317_),
    .E(1'b1),
    .Q(_0433_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1539_ (
    .C(clk_i),
    .D(_0318_),
    .E(1'b1),
    .Q(_0434_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1540_ (
    .C(clk_i),
    .D(_0319_),
    .E(1'b1),
    .Q(_0435_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1541_ (
    .C(clk_i),
    .D(_0320_),
    .E(1'b1),
    .Q(_0436_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1542_ (
    .C(clk_i),
    .D(_0321_),
    .E(1'b1),
    .Q(_0437_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1543_ (
    .C(clk_i),
    .D(_0322_),
    .E(1'b1),
    .Q(_0438_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1544_ (
    .C(clk_i),
    .D(_0323_),
    .E(1'b1),
    .Q(_0439_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1545_ (
    .C(clk_i),
    .D(_0324_),
    .E(1'b1),
    .Q(_0440_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1546_ (
    .C(clk_i),
    .D(_0325_),
    .E(1'b1),
    .Q(_0441_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1547_ (
    .C(clk_i),
    .D(_0326_),
    .E(1'b1),
    .Q(_0442_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1548_ (
    .C(clk_i),
    .D(_0327_),
    .E(1'b1),
    .Q(_0443_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1549_ (
    .C(clk_i),
    .D(_0328_),
    .E(1'b1),
    .Q(_0444_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1550_ (
    .C(clk_i),
    .D(_0329_),
    .E(1'b1),
    .Q(_0445_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1551_ (
    .C(clk_i),
    .D(_0330_),
    .E(1'b1),
    .Q(_0446_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1552_ (
    .C(clk_i),
    .D(_0331_),
    .E(1'b1),
    .Q(_0447_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1553_ (
    .C(clk_i),
    .D(_0332_),
    .E(1'b1),
    .Q(_0448_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1554_ (
    .C(clk_i),
    .D(_0333_),
    .E(1'b1),
    .Q(_0449_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1555_ (
    .C(clk_i),
    .D(_0334_),
    .E(1'b1),
    .Q(_0450_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1556_ (
    .C(clk_i),
    .D(_0335_),
    .E(1'b1),
    .Q(_0451_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1557_ (
    .C(clk_i),
    .D(_0336_),
    .E(1'b1),
    .Q(_0452_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1558_ (
    .C(clk_i),
    .D(_0337_),
    .E(1'b1),
    .Q(_0453_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1559_ (
    .C(clk_i),
    .D(_0338_),
    .E(1'b1),
    .Q(_0454_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1560_ (
    .C(clk_i),
    .D(_0339_),
    .E(1'b1),
    .Q(_0455_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1561_ (
    .C(clk_i),
    .D(_0340_),
    .E(1'b1),
    .Q(_0456_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1562_ (
    .C(clk_i),
    .D(_0341_),
    .E(1'b1),
    .Q(_0306_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1563_ (
    .C(clk_i),
    .D(_0342_),
    .E(1'b1),
    .Q(_0305_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1564_ (
    .C(clk_i),
    .D(_0343_),
    .E(1'b1),
    .Q(_0457_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1565_ (
    .C(clk_i),
    .D(_0344_),
    .E(1'b1),
    .Q(_0042_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1566_ (
    .C(clk_i),
    .D(cio_sda_i),
    .E(1'b1),
    .Q(_0345_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1567_ (
    .C(clk_i),
    .D(_0345_),
    .E(1'b1),
    .Q(_0346_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1568_ (
    .C(clk_i),
    .D(_0346_),
    .E(1'b1),
    .Q(_0347_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1569_ (
    .C(clk_i),
    .D(_0347_),
    .E(1'b1),
    .Q(_0348_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1570_ (
    .C(clk_i),
    .D(_0348_),
    .E(1'b1),
    .Q(_0349_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1571_ (
    .C(clk_i),
    .D(_0349_),
    .E(1'b1),
    .Q(_0350_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1572_ (
    .C(clk_i),
    .D(_0350_),
    .E(1'b1),
    .Q(_0351_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1573_ (
    .C(clk_i),
    .D(_0351_),
    .E(1'b1),
    .Q(_0352_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1574_ (
    .C(clk_i),
    .D(_0352_),
    .E(1'b1),
    .Q(_0353_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1575_ (
    .C(clk_i),
    .D(_0353_),
    .E(1'b1),
    .Q(_0354_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1576_ (
    .C(clk_i),
    .D(_0354_),
    .E(1'b1),
    .Q(_0355_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1577_ (
    .C(clk_i),
    .D(_0355_),
    .E(1'b1),
    .Q(_0356_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1578_ (
    .C(clk_i),
    .D(_0356_),
    .E(1'b1),
    .Q(_0357_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1579_ (
    .C(clk_i),
    .D(_0357_),
    .E(1'b1),
    .Q(_0358_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1580_ (
    .C(clk_i),
    .D(_0358_),
    .E(1'b1),
    .Q(_0359_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1581_ (
    .C(clk_i),
    .D(_0359_),
    .E(1'b1),
    .Q(_0458_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1582_ (
    .C(clk_i),
    .D(cio_scl_i),
    .E(1'b1),
    .Q(_0360_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1583_ (
    .C(clk_i),
    .D(_0360_),
    .E(1'b1),
    .Q(_0361_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1584_ (
    .C(clk_i),
    .D(_0361_),
    .E(1'b1),
    .Q(_0362_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1585_ (
    .C(clk_i),
    .D(_0362_),
    .E(1'b1),
    .Q(_0363_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1586_ (
    .C(clk_i),
    .D(_0363_),
    .E(1'b1),
    .Q(_0364_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1587_ (
    .C(clk_i),
    .D(_0364_),
    .E(1'b1),
    .Q(_0365_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1588_ (
    .C(clk_i),
    .D(_0365_),
    .E(1'b1),
    .Q(_0366_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1589_ (
    .C(clk_i),
    .D(_0366_),
    .E(1'b1),
    .Q(_0367_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1590_ (
    .C(clk_i),
    .D(_0367_),
    .E(1'b1),
    .Q(_0368_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1591_ (
    .C(clk_i),
    .D(_0368_),
    .E(1'b1),
    .Q(_0369_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1592_ (
    .C(clk_i),
    .D(_0369_),
    .E(1'b1),
    .Q(_0370_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1593_ (
    .C(clk_i),
    .D(_0370_),
    .E(1'b1),
    .Q(_0371_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1594_ (
    .C(clk_i),
    .D(_0371_),
    .E(1'b1),
    .Q(_0372_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1595_ (
    .C(clk_i),
    .D(_0372_),
    .E(1'b1),
    .Q(_0373_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1596_ (
    .C(clk_i),
    .D(_0373_),
    .E(1'b1),
    .Q(_0374_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1597_ (
    .C(clk_i),
    .D(_0374_),
    .E(1'b1),
    .Q(_0459_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1598_ (
    .C(clk_i),
    .D(_0375_),
    .E(1'b1),
    .Q(\i2c_core.reg2hw.txdata.qe ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1599_ (
    .C(clk_i),
    .D(_0376_),
    .E(1'b1),
    .Q(_0460_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1600_ (
    .C(clk_i),
    .D(_0377_),
    .E(1'b1),
    .Q(_0378_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1601_ (
    .C(clk_i),
    .D(_0378_),
    .E(1'b1),
    .Q(_0461_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1602_ (
    .C(clk_i),
    .D(_0379_),
    .E(1'b1),
    .Q(_0380_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1603_ (
    .C(clk_i),
    .D(_0380_),
    .E(1'b1),
    .Q(_0462_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1604_ (
    .C(clk_i),
    .D(_0381_),
    .E(1'b1),
    .Q(_0463_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1605_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ack_p ),
    .E(1'b1),
    .Q(_0377_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1606_ (
    .C(clk_i),
    .D(_0382_),
    .E(1'b1),
    .Q(_0379_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1607_ (
    .C(clk_i),
    .D(_0383_),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1608_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_0464_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1609_ (
    .C(clk_i),
    .D(_0384_),
    .E(1'b1),
    .Q(_0385_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1610_ (
    .C(clk_i),
    .D(_0385_),
    .E(1'b1),
    .Q(_0465_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1611_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ping_p ),
    .E(1'b1),
    .Q(_0383_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1612_ (
    .C(clk_i),
    .D(_0386_),
    .E(1'b1),
    .Q(_0384_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1613_ (
    .C(clk_i),
    .D(_0387_),
    .E(1'b1),
    .Q(_0466_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1614_ (
    .C(clk_i),
    .D(_0388_),
    .E(1'b1),
    .Q(_0467_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1615_ (
    .C(clk_i),
    .D(_0389_),
    .E(1'b1),
    .Q(_0468_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1616_ (
    .C(clk_i),
    .D(_0390_),
    .E(1'b1),
    .Q(\alert_tx_o[0].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  assign _1297_[2] = 4'b1001 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _1297_[1] = 4'b1001 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [1], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _1297_[0] = 4'b1001 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _1297_[4] = 4'b1001 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0006_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0008_, \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [4:3] };
  assign _0597_ = 32'd2523490710 >> { \tl_o.d_data [5], \tl_o.d_data [1], \tl_o.d_data [3], \tl_o.d_data [30], \tl_o.d_data [16] };
  assign _0598_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [25], \tl_o.d_data [23], \tl_o.d_data [12], \tl_o.d_data [0], \tl_o.d_data [4], \tl_o.d_data [31] };
  assign \tl_o.d_user.data_intg [4] = 32'd1771476585 >> { \tl_o.d_data [13], _0598_, _0597_, \tl_o.d_data [22], \tl_o.d_data [9] };
  assign _0004_ = 16'b0111111110000000 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0599_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0095_, _0092_, _0093_, _0094_, _0091_, _0096_ };
  assign _0090_ = 4'b0110 >> { _0097_, _0599_ };
  assign _0600_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0246_ = 4'b0110 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.wptr_msb , _0600_ };
  assign _0601_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0427_, _0426_, _0425_, _0429_, _0428_, _0430_ };
  assign _0602_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0435_, _0434_, _0601_, _0431_, _0433_, _0432_ };
  assign _0603_ = 16'b1000000000000000 >> { _0437_, _0438_, _0602_, _0436_ };
  assign _0323_ = 8'b00010100 >> { _0439_, _0603_, _0046_ };
  assign _0324_ = 16'b0000011100001000 >> { _0440_, _0046_, _0439_, _0603_ };
  assign _0322_ = 32'd8323200 >> { _0438_, _0046_, _0436_, _0437_, _0602_ };
  assign _0325_ = 32'd8323200 >> { _0441_, _0046_, _0440_, _0439_, _0603_ };
  assign _0326_ = 64'b0000000000000000011111111111111100000000000000001000000000000000 >> { _0442_, _0046_, _0441_, _0440_, _0439_, _0603_ };
  assign _1297_[3] = 4'b1001 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0604_ = 8'b01000000 >> { \i2c_core.u_i2c_fsm.state_q [4:3], \i2c_core.u_i2c_fsm.state_q [5] };
  assign _0605_ = 4'b0100 >> { _0049_, \i2c_core.u_i2c_fsm.state_q [1] };
  assign _0606_ = 32'd268435456 >> { _0604_, _0046_, _0605_, _0422_, \i2c_core.u_i2c_fsm.state_q [2] };
  assign _0253_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.input_byte [4], _0606_ };
  assign _0607_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0444_, _0446_, _0441_, _0445_, _0447_, _0448_ };
  assign _0608_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0440_, _0438_, _0439_, _0437_, _0436_, _0433_ };
  assign _0609_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0607_, _0608_, _0455_, _0435_, _0434_, _0456_ };
  assign _0610_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0427_, _0426_, _0425_, _0428_, _0431_, _0432_ };
  assign _0611_ = 64'b0000000000000000000000000000000100000000000000000000000000000000 >> { _0610_, _0451_, _0450_, _0429_, _0452_, _0453_ };
  assign _0612_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0609_, _0611_, _0449_, _0430_, _0442_, _0454_ };
  assign _0613_ = 16'b1111100000000000 >> { \tl_i.a_address [6:5], \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _0614_ = 32'd268435456 >> { \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [6:4] };
  assign _0615_ = 32'd4289466879 >> { \tl_i.a_address [6:5], \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_address [2] };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _0162_ = 16'b0001000000000000 >> { \tl_i.a_opcode [2], \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [1:0] };
  assign _0616_ = 64'b0101010101010100000100010001000001010100000001010101010101010101 >> { \tl_i.a_address [4:2], \tl_i.a_address [5], \tl_i.a_address [6], \tl_i.a_mask [1] };
  assign _0617_ = 64'b0000000011111111000000000000011100000000111111110000000011111111 >> { \tl_i.a_mask [0], _0616_, _0162_, _0615_, \tl_i.a_mask [3:2] };
  assign _0618_ = 8'b00001011 >> { _0617_, _0613_, _0614_ };
  assign _0619_ = 16'b0110100110010110 >> { \tl_i.a_address [26], \tl_i.a_address [27], \tl_i.a_address [17], \tl_i.a_address [3] };
  assign _0620_ = 32'd2523490710 >> { \tl_i.a_address [7], \tl_i.a_address [24], _0619_, \tl_i.a_mask [3], \tl_i.a_user.cmd_intg [5] };
  assign _0621_ = 32'd2523490710 >> { \tl_i.a_address [15], \tl_i.a_address [5], _0620_, \tl_i.a_user.instr_type [2], \tl_i.a_address [13] };
  assign _0622_ = 16'b0110100110010110 >> { \tl_i.a_address [21], \tl_i.a_address [31], \tl_i.a_address [0], \tl_i.a_address [10] };
  assign _0623_ = 32'd2523490710 >> { \tl_i.a_address [29], \tl_i.a_address [19], _0622_, \tl_i.a_user.instr_type [1], \tl_i.a_address [23] };
  assign _0624_ = 16'b1001011001101001 >> { \tl_i.a_address [9], \tl_i.a_address [28], \tl_i.a_address [11], \tl_i.a_address [8] };
  assign _0625_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [22], \tl_i.a_address [20], \tl_i.a_opcode [1], \tl_i.a_opcode [2], \tl_i.a_mask [0], \tl_i.a_address [30] };
  assign _0626_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [2], \tl_i.a_user.instr_type [0], \tl_i.a_address [18], \tl_i.a_address [1], _0625_, _0624_ };
  assign _0627_ = 16'b0110100110010110 >> { \tl_i.a_data [26], \tl_i.a_data [17], \tl_i.a_data [25], \tl_i.a_data [18] };
  assign _0628_ = 32'd2523490710 >> { \tl_i.a_data [2], \tl_i.a_data [8], _0627_, \tl_i.a_user.data_intg [0], \tl_i.a_data [0] };
  assign _0629_ = 32'd2523490710 >> { \tl_i.a_data [13], \tl_i.a_data [15], _0628_, \tl_i.a_data [12], \tl_i.a_data [5] };
  assign _0630_ = 32'd2523490710 >> { \tl_i.a_data [21], \tl_i.a_data [4], \tl_i.a_data [17], \tl_i.a_data [6], \tl_i.a_data [28] };
  assign _0631_ = 8'b10010110 >> { \tl_i.a_data [16], \tl_i.a_data [9], \tl_i.a_data [0] };
  assign _0632_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.data_intg [3], \tl_i.a_data [24], \tl_i.a_data [7], \tl_i.a_data [14], _0631_, _0630_ };
  assign _0633_ = 32'd4193677215 >> { _0632_, \tl_i.a_data [10], _0629_, \tl_i.a_data [29], \tl_i.a_data [11] };
  assign _0634_ = 32'd1771476585 >> { \tl_i.a_data [1], \tl_i.a_user.data_intg [4], _0631_, \tl_i.a_data [22], \tl_i.a_data [3] };
  assign _0635_ = 32'd1771476585 >> { \tl_i.a_data [5], \tl_i.a_data [13], _0634_, \tl_i.a_data [4], \tl_i.a_data [12] };
  assign _0636_ = 16'b0110100110010110 >> { \tl_i.a_data [30], \tl_i.a_data [31], \tl_i.a_data [23], \tl_i.a_data [25] };
  assign _0637_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [19], \tl_i.a_data [20], \tl_i.a_data [27], \tl_i.a_user.data_intg [1], \tl_i.a_data [26], \tl_i.a_data [15] };
  assign _0638_ = 32'd1073807680 >> { _0637_, _0630_, _0636_, _0635_, _0633_ };
  assign _0639_ = 16'b0110100110010110 >> { \tl_i.a_address [9], \tl_i.a_address [28], \tl_i.a_address [15], \tl_i.a_address [5] };
  assign _0640_ = 32'd1771476585 >> { \tl_i.a_opcode [2], \tl_i.a_address [2], _0639_, \tl_i.a_user.cmd_intg [4], \tl_i.a_address [21] };
  assign _0641_ = 16'b0110100110010110 >> { \tl_i.a_address [27], \tl_i.a_address [22], \tl_i.a_address [6], \tl_i.a_address [16] };
  assign _0642_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [25], \tl_i.a_address [18], \tl_i.a_address [24], \tl_i.a_address [12], _0641_, _0640_ };
  assign _0643_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [17], \tl_i.a_opcode [0], \tl_i.a_user.cmd_intg [1], \tl_i.a_address [10], \tl_i.a_address [13], \tl_i.a_address [14] };
  assign _0644_ = 32'd2523490710 >> { \tl_i.a_address [16], _0643_, _0624_, \tl_i.a_address [15], \tl_i.a_address [12] };
  assign _0645_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_mask [3], \tl_i.a_mask [0], \tl_i.a_address [30], \tl_i.a_user.instr_type [1], \tl_i.a_address [29], \tl_i.a_mask [1] };
  assign _0646_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [1:0], \tl_i.a_address [4], \tl_i.a_opcode [0], \tl_i.a_user.cmd_intg [0], \tl_i.a_address [7] };
  assign _0647_ = 16'b0110100110010110 >> { \tl_i.a_address [28], \tl_i.a_opcode [1], \tl_i.a_address [3:2] };
  assign _0648_ = 32'd1771476585 >> { \tl_i.a_address [5], _0647_, _0646_, \tl_i.a_opcode [2], \tl_i.a_address [6] };
  assign _0649_ = 32'd2523490710 >> { \tl_i.a_user.instr_type [2], \tl_i.a_user.instr_type [3], \tl_i.a_user.instr_type [0], \tl_i.a_mask [2], \tl_i.a_address [31] };
  assign _0650_ = 32'd4273987575 >> { _0649_, _0648_, _0645_, _0644_, _0642_ };
  assign _0651_ = 16'b0110100110010110 >> { \tl_i.a_data [22], \tl_i.a_data [27], \tl_i.a_data [14], \tl_i.a_data [2] };
  assign _0652_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [28], \tl_i.a_data [31], \tl_i.a_data [12], _0651_, \tl_i.a_user.data_intg [6], \tl_i.a_data [10] };
  assign _0653_ = 16'b0110100110010110 >> { \tl_i.a_data [24], \tl_i.a_data [3], \tl_i.a_data [19:18] };
  assign _0654_ = 16'b1001011001101001 >> { \tl_i.a_user.data_intg [2], \tl_i.a_data [11], \tl_i.a_data [5], \tl_i.a_data [15] };
  assign _0655_ = 32'd2523490710 >> { \tl_i.a_data [16], _0654_, _0653_, \tl_i.a_data [21], \tl_i.a_data [30] };
  assign _0656_ = 64'b0110111111111001100111111111011010011111111101100110111111111001 >> { \tl_i.a_data [20], \tl_i.a_data [8], _0655_, _0652_, \tl_i.a_data [7], \tl_i.a_data [1] };
  assign _0657_ = 16'b0110100110010110 >> { \tl_i.a_user.instr_type [2], \tl_i.a_address [13], \tl_i.a_address [29], \tl_i.a_address [19] };
  assign _0658_ = 32'd1771476585 >> { \tl_i.a_mask [1], _0657_, _0647_, \tl_i.a_user.cmd_intg [3], \tl_i.a_address [8] };
  assign _0659_ = 32'd2523490710 >> { \tl_i.a_address [24], \tl_i.a_address [12], _0658_, \tl_i.a_address [25], \tl_i.a_address [18] };
  assign _0660_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [23], \tl_i.a_address [1], \tl_i.a_address [17], \tl_i.a_opcode [0], \tl_i.a_user.instr_type [1], \tl_i.a_address [7] };
  assign _0661_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.instr_type [0], \tl_i.a_address [25], _0660_, _0641_, \tl_i.a_address [11], \tl_i.a_user.cmd_intg [6] };
  assign _0662_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [20], \tl_i.a_user.instr_type [3], \tl_i.a_address [14], \tl_i.a_address [4], \tl_i.a_address [26], \tl_i.a_address [30] };
  assign _0663_ = 32'd69632 >> { _0662_, _0661_, _0659_, _0656_, _0650_ };
  assign _0664_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.data_intg [5], \tl_i.a_data [23], \tl_i.a_data [9], \tl_i.a_data [13], _0653_, _0651_ };
  assign _0665_ = 16'b1001011001101001 >> { \tl_i.a_data [29], \tl_i.a_data [6], \tl_i.a_data [26], _0664_ };
  assign _0666_ = 64'b0001000000000100000000000000000000000000000000000000000000000000 >> { _0663_, _0638_, _0626_, _0623_, _0621_, _0665_ };
  assign \u_reg.intg_err  = 4'b0100 >> { \tl_i.a_valid , _0666_ };
  assign _0667_ = 64'b1111110011111100111111001111110011111100111111001000000011111111 >> { \tl_i.a_size [0], \tl_i.a_address [0], \tl_i.a_size [1], \tl_i.a_mask [3], \tl_i.a_mask [1], \tl_i.a_mask [2] };
  assign _0668_ = 32'd4210819072 >> { _0667_, \tl_i.a_address [1:0], \tl_i.a_mask [0], \tl_i.a_mask [2] };
  assign _0669_ = 16'b0000000000001101 >> { \tl_i.a_size [1], \tl_i.a_mask [0], \tl_i.a_opcode [2], \u_reg.u_reg_if.a_ack  };
  assign _0670_ = 64'b1111000011110011111100001111001111110000111100110000000001010001 >> { \tl_i.a_address [0], \tl_i.a_size [0], \tl_i.a_mask [3], \tl_i.a_address [1], \tl_i.a_mask [2:1] };
  assign _0671_ = 64'b0000000000111111000010100010101000000000000000000000000000000000 >> { \tl_i.a_valid , \tl_i.a_size , \tl_i.a_address [0], \tl_i.a_mask [2], _0670_ };
  assign _0672_ = 32'd1594032128 >> { _0671_, _0669_, \tl_i.a_address [1:0], \tl_i.a_mask [1] };
  assign _0673_ = 32'd51249152 >> { _0672_, \tl_i.a_opcode , _0668_ };
  assign _0674_ = 4'b0100 >> { _0673_, \u_reg.intg_err  };
  assign _0675_ = 16'b0100000000000000 >> { _0618_, _0674_, \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2] };
  assign _0676_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [3], _0675_, \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [6] };
  assign _0677_ = 64'b0001010001010101010101010101010110101010000000001010100000000000 >> { \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [3:2], _0049_, \i2c_core.u_i2c_fsm.state_q [4] };
  assign \i2c_core.hw2reg.intr_state.host_timeout.de  = 32'd4259180544 >> { _0677_, \tl_i.a_data [15], _0676_, _0443_, _0612_ };
  assign _0678_ = 4'b0110 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.wptr_msb , _0097_ };
  assign _1303_[4] = 4'b1001 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [4], _0095_ };
  assign _1303_[3] = 4'b1001 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3], _0094_ };
  assign _1303_[2] = 4'b1001 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2], _0093_ };
  assign _1303_[1] = 4'b1001 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1], _0092_ };
  assign _1303_[0] = 4'b1001 >> { _0091_, \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0679_ = 64'b1001000000000000000000000000000000000000000000000000000000000000 >> { _1303_[0], _1303_[2], _1303_[3], _1303_[1], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5], _0096_ };
  assign _0680_ = 16'b0001000000000000 >> { _1303_[4], _0679_, _0678_, _0460_ };
  assign _0681_ = 4'b0001 >> \i2c_core.u_i2c_fsm.state_q [5:4];
  assign \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_rptr  = 32'd16777216 >> { _0681_, _0605_, _0680_, \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3] };
  assign _0682_ = 8'b10000000 >> { _0261_, _0260_, _0262_ };
  assign _0683_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0133_, _0130_, _0131_, _0132_, _0135_, _0134_ };
  assign _0684_ = 32'd1073741824 >> { _0683_, _0138_, _0120_, _0126_, _0119_ };
  assign _0685_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0129_, _0125_, _0127_, _0122_, _0124_, _0121_ };
  assign _0686_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0684_, _0128_, _0123_, _0136_, _0137_, _0685_ };
  assign _0687_ = 16'b0000000100000000 >> { \i2c_core.u_i2c_fsm.state_q [4], \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [3] };
  assign _0203_ = 32'd184549376 >> { _0686_, _0687_, \i2c_core.u_i2c_fsm.state_q [2], _0049_, _0682_ };
  assign _0263_ = 64'b0000000100010000000000000000000000000000000000000000000000000000 >> { _0681_, _0686_, \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3], _0049_ };
  assign _0688_ = 32'd1073741824 >> { _0682_, _0686_, _0687_, _0049_, \i2c_core.u_i2c_fsm.state_q [2] };
  assign \i2c_core.rx_fifo_wdata [3] = 4'b1000 >> { _0215_, _0688_ };
  assign _0163_ = 8'b00011111 >> { _0674_, _0618_, \tl_o.d_valid  };
  assign _0689_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0393_, _0392_, _0391_, _0394_, _0395_, _0396_ };
  assign _0690_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0398_, _0397_, _0689_, _0399_, _0401_, _0400_ };
  assign _0691_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0405_, _0406_, _0690_, _0403_, _0404_, _0402_ };
  assign _0692_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0408_, _0411_, _0691_, _0407_, _0409_, _0410_ };
  assign _0693_ = 64'b1111111111111111111111100000001110010101111111110000001101011011 >> { \i2c_core.u_i2c_fsm.state_q [4], \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], _0049_, \i2c_core.u_i2c_fsm.state_q [2] };
  assign _0694_ = 4'b1000 >> { _0046_, _0693_ };
  assign _0297_ = 32'd2139095040 >> { _0694_, _0414_, _0412_, _0413_, _0692_ };
  assign _0298_ = 64'b0111111111111111100000000000000000000000000000000000000000000000 >> { _0694_, _0415_, _0414_, _0412_, _0413_, _0692_ };
  assign _1306_[1] = 4'b1001 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1] };
  assign _0695_ = 4'b0110 >> { _0146_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.wptr_msb  };
  assign _0696_ = 32'd3476051285 >> { _0695_, _1306_[1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1307_[1] };
  assign _0697_ = 16'b0001000000000000 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [6], \tl_i.a_address [4] };
  assign _0698_ = 8'b00001011 >> { _0697_, _0613_, _0614_ };
  assign _0699_ = 4'b1000 >> { \tl_i.a_address [3], _0697_ };
  assign _0181_ = 64'b0000111100001100000011110000010111111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _0346_, _0696_ };
  assign _1306_[0] = 4'b1001 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [0] };
  assign _1306_[3] = 4'b1001 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3] };
  assign _1306_[4] = 4'b1001 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [4] };
  assign _0700_ = 64'b1001000000000000000000000000000000000000000000000000000000000000 >> { _1306_[4:3], _1306_[0], _1306_[1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5] };
  assign _1306_[2] = 4'b1001 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2] };
  assign _0701_ = 8'b01000000 >> { _1306_[2], _0700_, _0695_ };
  assign _0702_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [3], \tl_i.a_address [4], _0701_, \tl_i.a_address [2], \tl_i.a_address [5], \tl_i.a_address [6] };
  assign \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_rptr  = 16'b0100000000000000 >> { _0702_, _0672_, _0162_, \u_reg.intg_err  };
  assign _0275_ = 8'b01100000 >> { _0694_, _0392_, _0391_ };
  assign _0296_ = 16'b0111100000000000 >> { _0694_, _0413_, _0412_, _0692_ };
  assign _0274_ = 4'b0100 >> { _0694_, _0391_ };
  assign _0276_ = 16'b0111100000000000 >> { _0694_, _0393_, _0392_, _0391_ };
  assign _0277_ = 32'd2139095040 >> { _0694_, _0394_, _0393_, _0392_, _0391_ };
  assign _0703_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [5] };
  assign _0704_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [5] };
  assign _0705_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [5] };
  assign _0706_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [5] };
  assign _0707_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0706_, _0704_, _0703_, _0705_ };
  assign _0708_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [5] };
  assign _0709_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [5] };
  assign _0710_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [5] };
  assign _0711_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [5] };
  assign _0712_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0711_, _0709_, _0708_, _0710_ };
  assign _0713_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [5] };
  assign _0714_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [5] };
  assign _0715_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [5] };
  assign _0716_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [5] };
  assign _0717_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0716_, _0714_, _0713_, _0715_ };
  assign _0718_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [5] };
  assign _0719_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [5] };
  assign _0720_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [5] };
  assign _0721_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [5] };
  assign _0722_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0721_, _0719_, _0718_, _0720_ };
  assign _0723_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5], _0722_, _0712_, _0707_, _0717_ };
  assign _1300_[4] = 4'b1001 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4] };
  assign _1300_[3] = 4'b1001 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3] };
  assign _1300_[1] = 4'b1001 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1] };
  assign _0724_ = 32'd2415919104 >> { _1300_[1], _1300_[3], _1300_[4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5] };
  assign _0725_ = 4'b0110 >> { _0083_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.rptr_msb  };
  assign _1300_[0] = 4'b1001 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [0] };
  assign _1300_[2] = 4'b1001 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2] };
  assign _0726_ = 16'b0100000000000000 >> { _1300_[2], _0724_, _1300_[0], _0725_ };
  assign _0727_ = 4'b0100 >> { _0614_, _0726_ };
  assign _0728_ = 64'b1101010001010000111101011101010011010100110101001111010111110101 >> { _0091_, _0092_, \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2:1], _0093_ };
  assign _0729_ = 32'd143306479 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [4], _0728_, \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3], _0094_, _0095_ };
  assign _0730_ = 4'b0100 >> { _0697_, \tl_i.a_address [3] };
  assign _0731_ = 64'b1100001100111100010110101010010100000000000000000000000000000000 >> { _0730_, _0678_, \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5], _0096_, _0729_, _0239_ };
  assign _0732_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [5] };
  assign _0733_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [5] };
  assign _0734_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [5] };
  assign _0735_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [5] };
  assign _0736_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _0735_, _0733_, _0732_, _0734_ };
  assign _0737_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [5] };
  assign _0738_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [5] };
  assign _0739_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [5] };
  assign _0740_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [5] };
  assign _0741_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _0740_, _0738_, _0737_, _0739_ };
  assign _0742_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [5] };
  assign _0743_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [5] };
  assign _0744_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [5] };
  assign _0745_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [5] };
  assign _0746_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0745_, _0743_, _0742_, _0744_ };
  assign _0747_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [5] };
  assign _0748_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [5] };
  assign _0749_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [5] };
  assign _0750_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [5] };
  assign _0751_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0750_, _0748_, _0747_, _0749_ };
  assign _0752_ = 8'b00110101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _0751_, _0746_ };
  assign _0753_ = 64'b0101010100110011111100001111000000000000000000000000000000000000 >> { _0702_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], _0752_, _0736_, _0741_ };
  assign _0754_ = 32'd1 >> { \tl_i.a_address [4:2], \tl_i.a_address [5], \tl_i.a_address [6] };
  assign _0755_ = 32'd16777216 >> { \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [6:5], \tl_i.a_address [3] };
  assign _0756_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0755_, _0701_, _0026_, _0754_, _0365_, _0699_ };
  assign _0757_ = 8'b10110000 >> { _0673_, _0613_, _0614_ };
  assign _0169_ = 64'b1111111111111000111111111111111111111111111111111111111111111111 >> { _0757_, _0756_, _0753_, _0731_, _0723_, _0727_ };
  assign _0199_ = 16'b0111111110000000 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3:0];
  assign _0293_ = 64'b0111111111111111100000000000000000000000000000000000000000000000 >> { _0694_, _0410_, _0409_, _0407_, _0408_, _0691_ };
  assign _0758_ = 32'd2147483648 >> { _0407_, _0408_, _0691_, _0409_, _0410_ };
  assign _0294_ = 8'b01100000 >> { _0694_, _0411_, _0758_ };
  assign _0280_ = 8'b01100000 >> { _0694_, _0397_, _0689_ };
  assign _0759_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0396_, _0395_, _0394_, _0393_, _0392_, _0391_ };
  assign _0279_ = 4'b1000 >> { _0694_, _0759_ };
  assign _0292_ = 32'd2139095040 >> { _0694_, _0409_, _0407_, _0408_, _0691_ };
  assign _0281_ = 16'b0111100000000000 >> { _0694_, _0398_, _0397_, _0689_ };
  assign _0278_ = 64'b0111111111111111100000000000000000000000000000000000000000000000 >> { _0694_, _0395_, _0394_, _0393_, _0392_, _0391_ };
  assign _0282_ = 32'd2139095040 >> { _0694_, _0399_, _0398_, _0397_, _0689_ };
  assign _0760_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0124_, _0122_, _0123_, _0121_, _0120_, _0119_ };
  assign _0761_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0760_, _0127_, _0126_, _0125_, _0129_, _0128_ };
  assign _0762_ = 4'b0110 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.rptr_msb , _0009_ };
  assign _0763_ = 32'd2415919104 >> { _1297_[4], _1297_[0], _1297_[3], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5], _0008_ };
  assign _0764_ = 32'd268435456 >> { _1297_[2], _0763_, _1297_[1], \i2c_core.reg2hw.txdata.qe , _0762_ };
  assign _0765_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.rw_bit , _0764_ };
  assign _0766_ = 64'b0000000010001111000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0049_, \i2c_core.u_i2c_fsm.state_q [3], _0765_, _0686_ };
  assign _0767_ = 32'd16777216 >> { _0272_, _0269_, _0271_, _0270_, \i2c_core.u_i2c_fsm.start_det  };
  assign _0768_ = 64'b0000000000001010110000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0049_, _0046_, _0767_ };
  assign _0769_ = 8'b11000101 >> { _0762_, _1297_[0], _1298_[0] };
  assign _0770_ = 64'b1000000010101000111010101111111010001000101010101110111011111111 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [2:1], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0771_ = 32'd1574896709 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [4], _0770_, \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0772_ = 32'd4093403123 >> { _0008_, \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5], _0762_, _0000_, _0771_ };
  assign _0773_ = 32'd2969259780 >> { _1297_[2], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [1], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0774_ = 8'b11000101 >> { _0762_, _0773_, _1298_[2] };
  assign _0775_ = 64'b1111001100110000000011001100111101010101010101010101010101010101 >> { _0762_, _1297_[4], _0770_, \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [3], _1298_[4] };
  assign _0776_ = 16'b1100001101010101 >> { _0762_, _1297_[3], _0770_, _1298_[3] };
  assign _0777_ = 32'd3476051285 >> { _0762_, _1297_[1], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [0], _1298_[1] };
  assign _0778_ = 32'd1073741824 >> { _0774_, _0777_, _0775_, _0776_, _0772_ };
  assign _0779_ = 4'b1000 >> { _0778_, _0769_ };
  assign _0780_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2] };
  assign _0781_ = 64'b0000111111111111111111110101010111111111001100110000111111111111 >> { \i2c_core.u_i2c_fsm.state_q [2:1], _0049_, _0046_, _0686_, _0767_ };
  assign _0782_ = 32'd3217030912 >> { \i2c_core.u_i2c_fsm.state_q [3], _0781_, _0049_, _0780_, _0779_ };
  assign _0783_ = 4'b0001 >> { \i2c_core.u_i2c_fsm.state_q [1], _0049_ };
  assign _0784_ = 32'd274027845 >> { \i2c_core.u_i2c_fsm.state_q [4:3], _0783_, \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [5] };
  assign _0785_ = 64'b1111111111111111000000010000000000000000000000000000000000000000 >> { _0784_, _0686_, _0605_, \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [4] };
  assign _0786_ = 64'b0000000000000000111111111111000000000000000000000001000111111111 >> { \i2c_core.u_i2c_fsm.state_q [5], _0785_, \i2c_core.u_i2c_fsm.state_q [4], _0782_, _0766_, _0768_ };
  assign _0118_ = 64'b0111111111111111100000000000000011111111111111111111111111111111 >> { _0786_, _0138_, _0761_, _0683_, _0136_, _0137_ };
  assign _0309_ = 4'b0001 >> { _0425_, _0046_ };
  assign _0310_ = 8'b00010100 >> { _0426_, _0425_, _0046_ };
  assign _0311_ = 16'b0000011100001000 >> { _0427_, _0046_, _0426_, _0425_ };
  assign _0787_ = 64'b0000000000000000000000000000000100000000000000000000000000000000 >> { _0229_, _0234_, _0237_, _0230_, _0236_, _0235_ };
  assign _0788_ = 16'b0000000100000000 >> { _0787_, _0231_, _0232_, _0233_ };
  assign _0789_ = 64'b0000000000001000000000000000001100001010000000000000110000000000 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [4], \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3], _0049_, _0788_ };
  assign _0099_ = 64'b0000111100001111000011110000111101000100111111111111111111111111 >> { _0786_, \i2c_core.u_i2c_fsm.state_q [2], _0605_, _0119_, \i2c_core.u_i2c_fsm.state_q [4], _0789_ };
  assign _0113_ = 64'b0111111111111111100000000000000011111111111111111111111111111111 >> { _0786_, _0133_, _0132_, _0130_, _0131_, _0761_ };
  assign _0790_ = 4'b0001 >> { \i2c_core.u_i2c_fsm.start_det , _0424_ };
  assign _0791_ = 4'b0100 >> \i2c_core.u_i2c_fsm.state_q [5:4];
  assign _0792_ = 16'b0100000000000000 >> { _0780_, _0791_, _0049_, \i2c_core.u_i2c_fsm.state_q [3] };
  assign \i2c_core.hw2reg.intr_state.ack_stop.de  = 32'd4282400832 >> { \tl_i.a_data [14], _0676_, _0792_, \i2c_core.u_i2c_fsm.host_ack , _0790_ };
  assign _0039_ = 4'b1110 >> { _0040_, \i2c_core.hw2reg.intr_state.ack_stop.de  };
  assign _0003_ = 8'b01111000 >> \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2:0];
  assign _0793_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [4:3], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1], _0008_ };
  assign _0007_ = 4'b0110 >> { _0009_, _0793_ };
  assign _0254_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.input_byte [5], _0606_ };
  assign _0238_ = 8'b01000000 >> { _0767_, _0422_, _0046_ };
  assign _0255_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.input_byte [6], _0606_ };
  assign _0295_ = 8'b01100000 >> { _0694_, _0412_, _0692_ };
  assign _0179_ = 32'd4169727999 >> { _0757_, _0022_, _0754_, _0699_, _0459_ };
  assign \i2c_core.u_i2c_fsm.byte_decr  = 32'd1073741824 >> { _0686_, \i2c_core.u_i2c_fsm.state_q [2], _0687_, _0049_, _0788_ };
  assign _0315_ = 8'b00010100 >> { _0431_, _0601_, _0046_ };
  assign _0266_ = 16'b0000000100010000 >> { _0270_, _0269_, \i2c_core.u_i2c_fsm.start_det , _0767_ };
  assign _0267_ = 16'b0000011100001000 >> { _0271_, \i2c_core.u_i2c_fsm.start_det , _0270_, _0269_ };
  assign _0794_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0411_, _0413_, _0758_, _0412_, _0414_, _0415_ };
  assign _0300_ = 16'b0111100000000000 >> { _0694_, _0417_, _0416_, _0794_ };
  assign _0265_ = 4'b0001 >> { _0269_, \i2c_core.u_i2c_fsm.start_det  };
  assign _0268_ = 32'd8192128 >> { _0272_, \i2c_core.u_i2c_fsm.start_det , _0271_, _0270_, _0269_ };
  assign _0204_ = 4'b0001 >> { _0047_, _0688_ };
  assign _0273_ = 8'b11110100 >> { \i2c_core.u_i2c_fsm.start_det , _0046_, _0422_ };
  assign _0795_ = 16'b1000000000000000 >> { _0417_, _0416_, _0794_, _0418_ };
  assign _0302_ = 8'b01100000 >> { _0694_, _0419_, _0795_ };
  assign _0301_ = 32'd2139095040 >> { _0694_, _0418_, _0417_, _0416_, _0794_ };
  assign _0796_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0430_, _0428_, _0429_, _0427_, _0426_, _0425_ };
  assign _0314_ = 4'b0100 >> { _0796_, _0046_ };
  assign _0304_ = 32'd2139095040 >> { _0694_, _0421_, _0420_, _0419_, _0795_ };
  assign _0308_ = 16'b0000000100000000 >> { _0423_, _0047_, _0422_, _0046_ };
  assign _0158_ = 16'b0111111110000000 >> \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [3:0];
  assign _0160_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [3] };
  assign \i2c_core.rx_fifo_wdata [1] = 4'b1000 >> { _0213_, _0688_ };
  assign _0797_ = 16'b1000000000000000 >> { _1306_[2], _0700_, _0695_, _0755_ };
  assign _0798_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [1] };
  assign _0799_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [1] };
  assign _0800_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [1] };
  assign _0801_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [1] };
  assign _0802_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0801_, _0799_, _0798_, _0800_ };
  assign _0803_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [1] };
  assign _0804_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [1] };
  assign _0805_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [1] };
  assign _0806_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [1] };
  assign _0807_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0806_, _0804_, _0803_, _0805_ };
  assign _0808_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [1] };
  assign _0809_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [1] };
  assign _0810_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [1] };
  assign _0811_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [1] };
  assign _0812_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0811_, _0809_, _0808_, _0810_ };
  assign _0813_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [1] };
  assign _0814_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [1] };
  assign _0815_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [1] };
  assign _0816_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [1] };
  assign _0817_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0816_, _0814_, _0813_, _0815_ };
  assign _0818_ = 32'd3476051285 >> { _0678_, _1303_[1], _0091_, \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0], _1304_[1] };
  assign _0819_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:4], _0807_, _0802_, _0817_, _0812_ };
  assign _0820_ = 8'b11100000 >> { _0614_, _0726_, _0819_ };
  assign _0821_ = 64'b0000000000000000000000000000000011111100111101011111000011110000 >> { _0820_, _0697_, \tl_i.a_address [3], _0613_, _0361_, _0818_ };
  assign _0822_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [1] };
  assign _0823_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [1] };
  assign _0824_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [1] };
  assign _0825_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [1] };
  assign _0826_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0825_, _0823_, _0822_, _0824_ };
  assign _0827_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [1] };
  assign _0828_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [1] };
  assign _0829_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [1] };
  assign _0830_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [1] };
  assign _0831_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0830_, _0828_, _0827_, _0829_ };
  assign _0832_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [1] };
  assign _0833_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [1] };
  assign _0834_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [1] };
  assign _0835_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [1] };
  assign _0836_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0835_, _0833_, _0832_, _0834_ };
  assign _0837_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [1] };
  assign _0838_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [1] };
  assign _0839_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [1] };
  assign _0840_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [1] };
  assign _0841_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0840_, _0838_, _0837_, _0839_ };
  assign _0842_ = 8'b00110101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _0841_, _0836_ };
  assign _0843_ = 64'b0011001101010101111100001111000000000000000000000000000000000000 >> { _0702_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _0842_, _0831_, _0826_ };
  assign _0165_ = 64'b1111111111111111111111111111100011111111111111111111111111111111 >> { _0673_, _0821_, _0797_, _0843_, _0024_, _0754_ };
  assign _0844_ = 16'b1100001101010101 >> { _0678_, _0728_, _1303_[3], _1304_[3] };
  assign _0845_ = 64'b0000000000000000000010111011101100001011101110110000101110111011 >> { _0363_, _0699_, _0016_, _0754_, _0755_, _0784_ };
  assign _0846_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [3] };
  assign _0847_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [3] };
  assign _0848_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [3] };
  assign _0849_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [3] };
  assign _0850_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [3] };
  assign _0851_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [3] };
  assign _0852_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [3] };
  assign _0853_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [3] };
  assign _0854_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0851_, _0853_, _0850_, _0852_ };
  assign _0855_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3:2], _0847_, _0846_, _0849_, _0848_ };
  assign _0856_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [3] };
  assign _0857_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [3] };
  assign _0858_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [3] };
  assign _0859_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [3] };
  assign _0860_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0859_, _0857_, _0856_, _0858_ };
  assign _0861_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [3] };
  assign _0862_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [3] };
  assign _0863_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [3] };
  assign _0864_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [3] };
  assign _0865_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0864_, _0862_, _0861_, _0863_ };
  assign _0866_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [3] };
  assign _0867_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [3] };
  assign _0868_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [3] };
  assign _0869_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [3] };
  assign _0870_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0869_, _0867_, _0866_, _0868_ };
  assign _0871_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [3] };
  assign _0872_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [3] };
  assign _0873_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [3] };
  assign _0874_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [3] };
  assign _0875_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0874_, _0872_, _0871_, _0873_ };
  assign _0876_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [3] };
  assign _0877_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [3] };
  assign _0878_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [3] };
  assign _0879_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [3] };
  assign _0880_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0879_, _0877_, _0876_, _0878_ };
  assign _0881_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [3] };
  assign _0882_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [3] };
  assign _0883_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [3] };
  assign _0884_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [3] };
  assign _0885_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0884_, _0882_, _0881_, _0883_ };
  assign _0886_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5], _0875_, _0885_, _0870_, _0880_ };
  assign _0887_ = 64'b0000000011111111110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:4], _0855_, _0854_, _0865_, _0860_ };
  assign _0888_ = 16'b0000101110111011 >> { _0886_, _0727_, _0702_, _0887_ };
  assign _0167_ = 32'd805306367 >> { _0757_, _0845_, _0888_, _0844_, _0730_ };
  assign _0889_ = 4'b1000 >> { _0783_, _0681_ };
  assign _0264_ = 16'b1011111111111111 >> { _0889_, \i2c_core.u_i2c_fsm.state_q [2], _0686_, \i2c_core.u_i2c_fsm.state_q [3] };
  assign _0141_ = 8'b01111000 >> \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2:0];
  assign _0117_ = 32'd2139160575 >> { _0786_, _0137_, _0761_, _0683_, _0136_ };
  assign _0110_ = 8'b01101111 >> { _0786_, _0130_, _0761_ };
  assign _0890_ = 32'd143360 >> { \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], _0049_, _0767_ };
  assign _0891_ = 16'b1111100000000000 >> { _0890_, _0791_, _0767_, _0604_ };
  assign _0892_ = 16'b1000000000000000 >> { _1300_[0], _0724_, _0725_, _1300_[2] };
  assign \i2c_core.hw2reg.intr_state.acq_overflow.de  = 16'b1111100010001000 >> { _0892_, _0891_, \tl_i.a_data [13], _0676_ };
  assign \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_rptr  = 32'd268435456 >> { _0049_, \i2c_core.u_i2c_fsm.state_q [3], _0791_, \i2c_core.u_i2c_fsm.state_q [2], _0764_ };
  assign _0157_ = 8'b01111000 >> \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [2:0];
  assign _0159_ = 32'd2147450880 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [2:0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [3] };
  assign _0106_ = 16'b0111100011111111 >> { _0786_, _0126_, _0125_, _0760_ };
  assign _0893_ = 64'b1101010001010000111101011101010011010100110101001111010111110101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2:1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2] };
  assign _0894_ = 64'b0011000011110011110011110000110010101010101010101010101010101010 >> { _0695_, _1306_[4], _0893_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1307_[4] };
  assign _0184_ = 64'b0000111100001100000011110000101011111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _0349_, _0894_ };
  assign _0895_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [1], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [2] };
  assign _0161_ = 4'b0110 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.rptr_msb , _0895_ };
  assign _0105_ = 8'b01101111 >> { _0786_, _0125_, _0760_ };
  assign _0896_ = 32'd143306479 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4], _0893_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [4] };
  assign _0897_ = 32'd1358249731 >> { _0695_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], _0147_, _0896_ };
  assign _0186_ = 64'b0000111100001010000011110000110011111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _0897_, _0351_ };
  assign _0898_ = 64'b1000000000000000000000000000000001111111111111111111111111111111 >> { _0129_, _0128_, _0125_, _0126_, _0127_, _0760_ };
  assign _0109_ = 4'b0111 >> { _0786_, _0898_ };
  assign _0899_ = 32'd1 >> { _0233_, _0229_, _0230_, _0232_, _0231_ };
  assign _0228_ = 32'd4278124800 >> { _0237_, _0899_, _0235_, _0236_, _0234_ };
  assign _0142_ = 16'b0111111110000000 >> \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3:0];
  assign _0900_ = 32'd3205185780 >> { _1303_[2], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1], _0092_, _0091_, \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0901_ = 8'b11000101 >> { _0678_, _0900_, _1304_[2] };
  assign _0902_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0680_, _0755_, _0699_, _0362_, _0754_, _0014_ };
  assign _0903_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [2] };
  assign _0904_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [2] };
  assign _0905_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [2] };
  assign _0906_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [2] };
  assign _0907_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0906_, _0904_, _0903_, _0905_ };
  assign _0908_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [2] };
  assign _0909_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [2] };
  assign _0910_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [2] };
  assign _0911_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [2] };
  assign _0912_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0911_, _0909_, _0908_, _0910_ };
  assign _0913_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [2] };
  assign _0914_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [2] };
  assign _0915_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [2] };
  assign _0916_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [2] };
  assign _0917_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0916_, _0914_, _0913_, _0915_ };
  assign _0918_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [2] };
  assign _0919_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [2] };
  assign _0920_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [2] };
  assign _0921_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [2] };
  assign _0922_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0921_, _0919_, _0918_, _0920_ };
  assign _0923_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [2] };
  assign _0924_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [2] };
  assign _0925_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [2] };
  assign _0926_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [2] };
  assign _0927_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0926_, _0924_, _0923_, _0925_ };
  assign _0928_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [2] };
  assign _0929_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [2] };
  assign _0930_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [2] };
  assign _0931_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [2] };
  assign _0932_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0931_, _0929_, _0928_, _0930_ };
  assign _0933_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [2] };
  assign _0934_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [2] };
  assign _0935_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [2] };
  assign _0936_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [2] };
  assign _0937_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0936_, _0934_, _0933_, _0935_ };
  assign _0938_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [2] };
  assign _0939_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [2] };
  assign _0940_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [2] };
  assign _0941_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [2] };
  assign _0942_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0941_, _0939_, _0938_, _0940_ };
  assign _0943_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5], _0942_, _0932_, _0927_, _0937_ };
  assign _0944_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:4], _0912_, _0907_, _0922_, _0917_ };
  assign _0945_ = 16'b0000101110111011 >> { _0943_, _0727_, _0702_, _0944_ };
  assign _0166_ = 32'd1342177279 >> { _0757_, _0902_, _0945_, _0730_, _0901_ };
  assign _0946_ = 64'b0000110011001111111100110011000010101010101010101010101010101010 >> { _0678_, _1303_[4], _0728_, \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3], _0094_, _1304_[4] };
  assign _0947_ = 64'b0000000000000000000010111011101100001011101110110000101110111011 >> { _0699_, _0364_, _0754_, _0020_, _0755_, _0677_ };
  assign _0948_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [4] };
  assign _0949_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [4] };
  assign _0950_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [4] };
  assign _0951_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [4] };
  assign _0952_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0951_, _0949_, _0948_, _0950_ };
  assign _0953_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [4] };
  assign _0954_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [4] };
  assign _0955_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [4] };
  assign _0956_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [4] };
  assign _0957_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0956_, _0954_, _0953_, _0955_ };
  assign _0958_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [4] };
  assign _0959_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [4] };
  assign _0960_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [4] };
  assign _0961_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [4] };
  assign _0962_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0961_, _0959_, _0958_, _0960_ };
  assign _0963_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [4] };
  assign _0964_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [4] };
  assign _0965_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [4] };
  assign _0966_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [4] };
  assign _0967_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _0966_, _0964_, _0963_, _0965_ };
  assign _0968_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [4] };
  assign _0969_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [4] };
  assign _0970_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [4] };
  assign _0971_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [4] };
  assign _0972_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0971_, _0969_, _0968_, _0970_ };
  assign _0973_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [4] };
  assign _0974_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [4] };
  assign _0975_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [4] };
  assign _0976_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [4] };
  assign _0977_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0976_, _0974_, _0973_, _0975_ };
  assign _0978_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [4] };
  assign _0979_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [4] };
  assign _0980_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [4] };
  assign _0981_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [4] };
  assign _0982_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0981_, _0979_, _0978_, _0980_ };
  assign _0983_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [4] };
  assign _0984_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [4] };
  assign _0985_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [4] };
  assign _0986_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [4] };
  assign _0987_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _0986_, _0984_, _0983_, _0985_ };
  assign _0988_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5], _0977_, _0987_, _0972_, _0982_ };
  assign _0989_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:4], _0957_, _0952_, _0967_, _0962_ };
  assign _0990_ = 16'b0000101110111011 >> { _0988_, _0727_, _0702_, _0989_ };
  assign _0168_ = 32'd2415919103 >> { _0947_, _0757_, _0990_, _0730_, _0946_ };
  assign \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_rptr  = 32'd2952790016 >> { _0162_, _0727_, _0672_, \tl_i.a_valid , _0666_ };
  assign _0242_ = 8'b01111000 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0201_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:0];
  assign _0991_ = 16'b1100001101010101 >> { _0695_, _0893_, _1306_[3], _1307_[3] };
  assign _0183_ = 64'b0000111100001100000011110000010111111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _0348_, _0991_ };
  assign _0381_ = 16'b1111111001000000 >> { _0463_, _0380_, _0378_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1] };
  assign _0992_ = 8'b00000001 >> { _0041_, _0467_, \u_reg.intg_err  };
  assign _0993_ = 16'b1110111111110111 >> { _0385_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0465_, _0464_ };
  assign _0994_ = 64'b0000000000000000000000000000000011011111111111011100110011001100 >> { _0466_, _0993_, _0385_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0067_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0995_ = 64'b1111000000000000111111110000000011110000111100001111100011111000 >> { \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0073_, _0381_, _0074_, _0994_, _0992_ };
  assign _0066_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0067_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _0464_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0465_, _0385_ };
  assign _0062_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0063_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1], _0461_, _0378_, _0462_, _0380_ };
  assign _0996_ = 64'b1110101111101011111010110000000011101011000000001110101111101011 >> { _0380_, _0378_, _0062_, _0385_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0066_ };
  assign _0390_ = 64'b0000000000000000000000000001000000000000111111110000000000000000 >> { _0073_, _0996_, _0995_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \alert_tx_o[0].alert_p , _0074_ };
  assign _0389_ = 64'b0000000011111111000000001110111100000000111111111111111111111111 >> { _0073_, _0995_, _0996_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \alert_tx_o[0].alert_p , _0074_ };
  assign _0388_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _0992_, _0074_, _0996_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0073_, _0381_ };
  assign _0997_ = 32'd2147483648 >> { _0440_, _0439_, _0603_, _0441_, _0442_ };
  assign _0330_ = 64'b0000000000000000011111111111111100000000000000001000000000000000 >> { _0446_, _0046_, _0445_, _0444_, _0443_, _0997_ };
  assign _0329_ = 32'd8323200 >> { _0445_, _0046_, _0444_, _0443_, _0997_ };
  assign _0998_ = 32'd2147483648 >> { _0446_, _0443_, _0997_, _0444_, _0445_ };
  assign _0331_ = 8'b00010100 >> { _0447_, _0998_, _0046_ };
  assign _0320_ = 8'b00010100 >> { _0436_, _0602_, _0046_ };
  assign _0321_ = 16'b0000011100001000 >> { _0437_, _0046_, _0436_, _0602_ };
  assign _0328_ = 16'b0000011100001000 >> { _0444_, _0046_, _0443_, _0997_ };
  assign _0327_ = 8'b00010100 >> { _0443_, _0997_, _0046_ };
  assign _0999_ = 4'b0110 >> { \tl_o.d_data [27], \tl_o.d_data [22] };
  assign _1000_ = 4'b0110 >> { \tl_o.d_data [7], \tl_o.d_data [8] };
  assign _1001_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [31], \tl_o.d_data [28], \tl_o.d_data [10], \tl_o.d_data [12], _1000_, _0999_ };
  assign \tl_o.d_user.data_intg [6] = 32'd2523490710 >> { \tl_o.d_data [2], \tl_o.d_data [20], _1001_, \tl_o.d_data [1], \tl_o.d_data [14] };
  assign _0252_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.input_byte [3], _0606_ };
  assign _0307_ = 16'b0000000100000000 >> { _0047_, _0423_, _0422_, _0046_ };
  assign _0291_ = 16'b0111100000000000 >> { _0694_, _0408_, _0407_, _0691_ };
  assign _0303_ = 16'b0111100000000000 >> { _0694_, _0420_, _0419_, _0795_ };
  assign _0248_ = 4'b0001 >> { _0047_, _0606_ };
  assign _0299_ = 8'b01100000 >> { _0694_, _0416_, _0794_ };
  assign _1002_ = 32'd4093403123 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5], _0096_, _0678_, _0239_, _0729_ };
  assign _0344_ = 32'd4026531839 >> { _0901_, _0844_, _0818_, _1002_, _0946_ };
  assign _0317_ = 32'd8323200 >> { _0433_, _0046_, _0432_, _0431_, _0601_ };
  assign _0332_ = 16'b0000011100001000 >> { _0448_, _0046_, _0447_, _0998_ };
  assign _1003_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0435_, _0432_, _0433_, _0431_, _0434_, _0601_ };
  assign _0319_ = 4'b0100 >> { _1003_, _0046_ };
  assign _1004_ = 32'd1019454810 >> { _0762_, \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5], _0008_, _0771_, _0000_ };
  assign _1005_ = 32'd64243 >> { _0698_, _0699_, _0613_, _1004_, _0373_ };
  assign _0177_ = 16'b1111100011111111 >> { _0673_, _1005_, _0018_, _0754_ };
  assign _1006_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0154_ = 4'b0110 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.wptr_msb , _1006_ };
  assign \i2c_core.rx_fifo_wdata [4] = 4'b1000 >> { _0216_, _0688_ };
  assign _0222_ = 8'b11100001 >> { _0231_, _0229_, _0230_ };
  assign _0152_ = 32'd2147450880 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _1007_ = 16'b0000010100001100 >> { _0695_, _0699_, _1307_[0], _1306_[0] };
  assign _0180_ = 64'b0000111100001111000011110000100011111111111111111111111111111111 >> { _0673_, _0613_, _1007_, _0698_, _0345_, _0699_ };
  assign _0387_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _0994_, _0996_, _0073_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0381_, _0074_ };
  assign _0334_ = 64'b0000000000000000011111111111111100000000000000001000000000000000 >> { _0450_, _0046_, _0449_, _0448_, _0447_, _0998_ };
  assign _0200_ = 32'd2147450880 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4:0];
  assign \i2c_core.acq_fifo_wdata [9] = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [3:2], _0049_, \i2c_core.u_i2c_fsm.state_q [4] };
  assign \i2c_core.hw2reg.intr_state.tx_nonempty.de  = 16'b1111010001000100 >> { \tl_i.a_data [11], _0676_, \i2c_core.acq_fifo_wdata [9], _0779_ };
  assign _0037_ = 4'b1110 >> { _0038_, \i2c_core.hw2reg.intr_state.tx_nonempty.de  };
  assign \i2c_core.acq_fifo_wdata [0] = 4'b1000 >> { \i2c_core.u_i2c_fsm.rw_bit , _0891_ };
  assign _1008_ = 16'b0111011100001111 >> { _0791_, \i2c_core.acq_fifo_wdata [0], _0049_, _0780_ };
  assign _1009_ = 32'd251658244 >> { \i2c_core.u_i2c_fsm.state_q [3], _0769_, _1008_, \i2c_core.u_i2c_fsm.host_ack , \i2c_core.reg2hw.txdata.qe  };
  assign \i2c_core.hw2reg.intr_state.tx_empty.de  = 16'b1111100010001000 >> { _0778_, _1009_, \tl_i.a_data [10], _0676_ };
  assign _0035_ = 4'b1110 >> { _0036_, \i2c_core.hw2reg.intr_state.tx_empty.de  };
  assign _1010_ = 16'b1111110100111111 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0049_, \i2c_core.u_i2c_fsm.no_stop  };
  assign \i2c_core.hw2reg.intr_state.trans_complete.de  = 32'd4279242768 >> { \tl_i.a_data [9], _0676_, _0681_, \i2c_core.u_i2c_fsm.state_q [3], _1010_ };
  assign _0033_ = 4'b1110 >> { _0034_, \i2c_core.hw2reg.intr_state.trans_complete.de  };
  assign _1011_ = 16'b0001010000000000 >> { _0783_, \i2c_core.u_i2c_fsm.state_q [4:3], \i2c_core.u_i2c_fsm.state_q [5] };
  assign \i2c_core.hw2reg.intr_state.scl_interference.de  = 32'd4282400832 >> { \tl_i.a_data [5], _0676_, _1011_, _0046_, _0422_ };
  assign _0025_ = 4'b1110 >> { _0026_, \i2c_core.hw2reg.intr_state.scl_interference.de  };
  assign \i2c_core.hw2reg.intr_state.sda_unstable.de  = 32'd2415429768 >> { _1011_, _0423_, _0047_, \tl_i.a_data [8], _0676_ };
  assign _0027_ = 4'b1110 >> { _0028_, \i2c_core.hw2reg.intr_state.sda_unstable.de  };
  assign _1012_ = 32'd2523490710 >> { \tl_o.d_data [14], \tl_o.d_data [29], \tl_o.d_data [9], \tl_o.d_data [24], \tl_o.d_data [6] };
  assign _1013_ = 16'b0110100110010110 >> { \tl_o.d_data [26], \tl_o.d_data [2], \tl_o.d_data [18], \tl_o.d_data [13] };
  assign \tl_o.d_user.data_intg [5] = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [23], \tl_o.d_data [3], \tl_o.d_data [19], _1013_, _1012_, _0999_ };
  assign _1014_ = 8'b10000000 >> { _1303_[4], _0679_, _0678_ };
  assign \i2c_core.hw2reg.intr_state.fmt_overflow.de  = 16'b1111100010001000 >> { _0460_, _1014_, \tl_i.a_data [2], _0676_ };
  assign _0013_ = 4'b1110 >> { _0014_, \i2c_core.hw2reg.intr_state.fmt_overflow.de  };
  assign _1015_ = 64'b0001000000000100000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [4], _0049_, \i2c_core.u_i2c_fsm.state_q [5] };
  assign _1016_ = 64'b0000000000000001000000000000000000000000000000000100000000000000 >> { \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [3], _0049_, \i2c_core.u_i2c_fsm.state_q [4], \i2c_core.u_i2c_fsm.state_q [2:1] };
  assign _1017_ = 32'd218103808 >> { _0604_, _0605_, \i2c_core.u_i2c_fsm.state_q [2], _0422_, _0046_ };
  assign _1018_ = 16'b0000000010111111 >> { _1017_, _0792_, _0790_, \i2c_core.u_i2c_fsm.host_ack  };
  assign _1019_ = 64'b0000011100000000111111110000000011111111000000001111111100000000 >> { _0791_, _0780_, _1018_, \i2c_core.u_i2c_fsm.state_q [3], _0046_, _0049_ };
  assign _0045_ = 64'b1110111011111111000000000000111100000000000000000000000000000000 >> { _1019_, _0686_, _1016_, _1015_, _0049_, _0767_ };
  assign \i2c_core.hw2reg.intr_state.fmt_watermark.de  = 16'b1111010001000100 >> { \tl_i.a_data [0], _0676_, _0042_, _0344_ };
  assign _0043_ = 4'b1110 >> { _0044_, \i2c_core.hw2reg.intr_state.fmt_watermark.de  };
  assign _1020_ = 32'd335544320 >> { _0791_, _0783_, \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3], _0767_ };
  assign _1021_ = 64'b0001000000000001000000000000000000000000000000000000000000000000 >> { _0046_, _0791_, \i2c_core.u_i2c_fsm.state_q [1], _0049_, \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3] };
  assign _1022_ = 32'd4277108735 >> { \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [4], \i2c_core.u_i2c_fsm.state_q [2] };
  assign _1023_ = 64'b1111111011111111111111111111111100000000000000000000000000000000 >> { _1018_, \i2c_core.u_i2c_fsm.state_q [1], _0604_, \i2c_core.u_i2c_fsm.state_q [2], _0049_, _0767_ };
  assign _1024_ = 16'b1111111000000000 >> { _1023_, _1022_, _0049_, _0686_ };
  assign _0052_ = 32'd720896 >> { _1024_, _1021_, _1020_, _1016_, _0686_ };
  assign \i2c_core.acq_fifo_wdata [4] = 4'b1000 >> { \i2c_core.u_i2c_fsm.input_byte [4], _0891_ };
  assign \i2c_core.acq_fifo_wdata [8] = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { \i2c_core.acq_fifo_wdata [9], \i2c_core.u_i2c_fsm.start_det , _0780_, _0604_, _0767_, _0049_ };
  assign \i2c_core.rx_fifo_wdata [6] = 4'b1000 >> { _0218_, _0688_ };
  assign _1025_ = 64'b1101010001010000111101011101010011010100110101001111010111110101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2:1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2] };
  assign _1026_ = 32'd143306479 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], _1025_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4] };
  assign _1027_ = 32'd1019454810 >> { _0725_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5], _1026_, _0075_ };
  assign _0193_ = 64'b0000111100001010000011110000001111111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _1027_, _0358_ };
  assign _1028_ = 64'b1111111100110011111100000101010111110000111100001111111111111111 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0049_, _0046_, \i2c_core.u_i2c_fsm.rw_bit , _0767_ };
  assign _1029_ = 32'd3216965823 >> { _1028_, \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], _0049_, _0686_ };
  assign _1030_ = 64'b0000000000000000001000100000111100000000000000000011000011110000 >> { _0049_, \i2c_core.u_i2c_fsm.state_q [3:2], _0686_, \i2c_core.u_i2c_fsm.state_q [1], _0788_ };
  assign _1031_ = 32'd419364352 >> { _0049_, _0686_, \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3] };
  assign _1032_ = 64'b0000000011111111000011110011111100000000000000000000111110101010 >> { _0049_, \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], _0046_, _0686_, _0767_ };
  assign _1033_ = 64'b0000000000000000101010101100110000000000000000000000111100001111 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [3], _0049_, _0046_, _0686_, \i2c_core.u_i2c_fsm.host_ack  };
  assign _1034_ = 8'b10101100 >> { \i2c_core.u_i2c_fsm.state_q [2], _1033_, _1032_ };
  assign _0048_ = 64'b0000000000000000110011111100111111111111000000001010101010101010 >> { \i2c_core.u_i2c_fsm.state_q [4], \i2c_core.u_i2c_fsm.state_q [5], _1034_, _1029_, _1030_, _1031_ };
  assign _1035_ = 16'b0110100110010110 >> { \tl_o.d_data [15], \tl_o.d_data [19], \tl_o.d_data [21:20] };
  assign _1036_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [17], \tl_o.d_data [23], \tl_o.d_data [28], \tl_o.d_data [26], \tl_o.d_data [4], \tl_o.d_data [31] };
  assign \tl_o.d_user.data_intg [1] = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [25], \tl_o.d_data [27], _1036_, _1035_, \tl_o.d_data [6], \tl_o.d_data [30] };
  assign _0111_ = 16'b0111100011111111 >> { _0786_, _0131_, _0130_, _0761_ };
  assign _1037_ = 32'd3476051285 >> { _0725_, _1300_[1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], _1301_[1] };
  assign _0189_ = 64'b0000111100001100000011110000010111111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _0354_, _1037_ };
  assign _0195_ = 8'b10001111 >> { _0757_, _0699_, _0458_ };
  assign _0209_ = 4'b0100 >> { _0216_, _0688_ };
  assign \i2c_core.acq_fifo_wdata [5] = 4'b1000 >> { \i2c_core.u_i2c_fsm.input_byte [5], _0891_ };
  assign _0100_ = 8'b01101111 >> { _0786_, _0119_, _0120_ };
  assign _0221_ = 4'b1001 >> { _0229_, _0230_ };
  assign _0002_ = 4'b0110 >> \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1:0];
  assign \tl_o.d_user.rsp_intg [0] = 16'b0110100110010110 >> { \tl_o.d_error , \tl_o.d_opcode [0], \tl_o.d_size  };
  assign _0021_ = 4'b1110 >> { _0022_, \i2c_core.hw2reg.intr_state.host_timeout.de  };
  assign _1038_ = 32'd2147483648 >> { _0130_, _0131_, _0761_, _0133_, _0132_ };
  assign _0115_ = 16'b0111100011111111 >> { _0786_, _0135_, _0134_, _1038_ };
  assign _0005_ = 32'd2147450880 >> { \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0205_ = 4'b0100 >> { _0212_, _0688_ };
  assign _0198_ = 8'b01111000 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2:0];
  assign _1039_ = 32'd1358249731 >> { _0678_, _0096_, \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5], _0239_, _0729_ };
  assign _1040_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [6] };
  assign _1041_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [6] };
  assign _1042_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [6] };
  assign _1043_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [6] };
  assign _1044_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1043_, _1041_, _1040_, _1042_ };
  assign _1045_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [6] };
  assign _1046_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [6] };
  assign _1047_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [6] };
  assign _1048_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [6] };
  assign _1049_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1048_, _1046_, _1045_, _1047_ };
  assign _1050_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [6] };
  assign _1051_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [6] };
  assign _1052_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [6] };
  assign _1053_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [6] };
  assign _1054_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1053_, _1051_, _1050_, _1052_ };
  assign _1055_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [6] };
  assign _1056_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [6] };
  assign _1057_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [6] };
  assign _1058_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [6], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [6] };
  assign _1059_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1058_, _1056_, _1055_, _1057_ };
  assign _1060_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5], _1059_, _1049_, _1044_, _1054_ };
  assign _1061_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [6] };
  assign _1062_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [6] };
  assign _1063_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [6] };
  assign _1064_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [6] };
  assign _1065_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1064_, _1062_, _1061_, _1063_ };
  assign _1066_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [6] };
  assign _1067_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [6] };
  assign _1068_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [6] };
  assign _1069_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [6] };
  assign _1070_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1069_, _1067_, _1066_, _1068_ };
  assign _1071_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [6] };
  assign _1072_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [6] };
  assign _1073_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [6] };
  assign _1074_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [6] };
  assign _1075_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1074_, _1072_, _1071_, _1073_ };
  assign _1076_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [6] };
  assign _1077_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [6] };
  assign _1078_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [6] };
  assign _1079_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [6], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [6] };
  assign _1080_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1079_, _1077_, _1076_, _1078_ };
  assign _1081_ = 8'b00110101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _1080_, _1075_ };
  assign _1082_ = 64'b0101010100110011111100001111000000000000000000000000000000000000 >> { _0702_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _1081_, _1065_, _1070_ };
  assign _1083_ = 16'b0000000011101111 >> { _1082_, _0613_, _1060_, _0726_ };
  assign _1084_ = 16'b1000000000000000 >> { _1297_[1], _1297_[2], _0762_, _0763_ };
  assign _1085_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0755_, _1084_, _0754_, _0030_, _0366_, _0699_ };
  assign _0170_ = 32'd2415919103 >> { _0757_, _1085_, _1083_, _0730_, _1039_ };
  assign _0226_ = 8'b10110100 >> { _0235_, _0899_, _0234_ };
  assign _1086_ = 32'd2147483648 >> { _0447_, _0450_, _0998_, _0448_, _0449_ };
  assign _0335_ = 8'b00010100 >> { _0451_, _1086_, _0046_ };
  assign \i2c_core.acq_fifo_wdata [2] = 4'b1000 >> { \i2c_core.u_i2c_fsm.input_byte [2], _0891_ };
  assign \i2c_core.acq_fifo_wdata [3] = 4'b1000 >> { \i2c_core.u_i2c_fsm.input_byte [3], _0891_ };
  assign _1087_ = 32'd1019454810 >> { _0695_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _0896_, _0147_ };
  assign _0185_ = 64'b0000111100001010000011110000001111111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _1087_, _0350_ };
  assign _1088_ = 16'b0000010100001100 >> { _0725_, _0699_, _1301_[0], _1300_[0] };
  assign _0188_ = 64'b0000111100001111000011110000100011111111111111111111111111111111 >> { _0673_, _0613_, _1088_, _0698_, _0353_, _0699_ };
  assign _0244_ = 32'd2147450880 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0080_ = 32'd2147450880 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _1089_ = 64'b0101111100000101001100001111001100000000000000000000000000000000 >> { _0730_, _0762_, _0008_, \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5], _0000_, _0771_ };
  assign _0178_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _1089_, _0757_, _0754_, _0040_, _0374_, _0699_ };
  assign _1090_ = 64'b1111110111111111111111111101111111111111110011111111111101111111 >> { \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [4], \i2c_core.u_i2c_fsm.state_q [1], _0049_, \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [2] };
  assign _1091_ = 32'd4294299647 >> { \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [4], _0686_, _0046_ };
  assign _1092_ = 8'b01000000 >> { _0780_, _0049_, _1091_ };
  assign _1093_ = 64'b0000000000000000011111111111111100000000000000000000000000000000 >> { _1024_, _1092_, _0046_, \i2c_core.u_i2c_fsm.state_q [2], _0783_, _0604_ };
  assign _0056_ = 8'b11100000 >> { _1093_, _1090_, _0686_ };
  assign _0060_ = 16'b1110001100111110 >> { _0380_, _0378_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1], _0063_ };
  assign _1094_ = 32'd4294787071 >> { \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [4], _0049_ };
  assign _0058_ = 16'b1110111100000000 >> { _1093_, \i2c_core.u_i2c_fsm.state_q [2], _1094_, _0686_ };
  assign \i2c_core.rx_fifo_wdata [7] = 4'b1000 >> { _0219_, _0688_ };
  assign _0065_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _0385_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0067_, _0465_, _0464_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0064_ = 16'b1110001100111110 >> { _0385_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0067_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0068_ = 64'b1111111011111111111111111111111111111111111111111111111111111111 >> { _0996_, _0994_, _0992_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0073_, _0074_ };
  assign _0069_ = 32'd871593791 >> { _0073_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0074_, _0996_, _0381_ };
  assign _0140_ = 4'b0110 >> \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0];
  assign _0143_ = 32'd2147450880 >> \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [4:0];
  assign _1095_ = 8'b10000000 >> { _0452_, _0451_, _1086_ };
  assign _0339_ = 32'd8323200 >> { _0455_, _0046_, _0454_, _0453_, _1095_ };
  assign _0340_ = 64'b0000000000000000011111111111111100000000000000001000000000000000 >> { _0456_, _0046_, _0454_, _0453_, _0455_, _1095_ };
  assign _0376_ = 32'd1073741824 >> { \tl_i.a_address [2], _0675_, \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0375_ = 32'd268435456 >> { _0675_, \tl_i.a_address [4], \tl_i.a_address [6], \tl_i.a_address [3:2] };
  assign _1096_ = 64'b0000101011111111111100001111110011110000111111111111111111111111 >> { \i2c_core.u_i2c_fsm.state_q [1], _0049_, \i2c_core.u_i2c_fsm.state_q [3:2], _0767_, _0779_ };
  assign _0059_ = 64'b1101111111000000110000001100000011000000110000001100000011000000 >> { _0604_, \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _1096_, _0791_, _0765_ };
  assign _0318_ = 64'b0000000000000000011111111111111100000000000000001000000000000000 >> { _0434_, _0046_, _0432_, _0433_, _0431_, _0601_ };
  assign _1097_ = 16'b1100001101010101 >> { _0725_, _1025_, _1300_[3], _1301_[3] };
  assign _0191_ = 64'b0000111100001100000011110000010111111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _0356_, _1097_ };
  assign _1098_ = 32'd2148204544 >> { _0049_, \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], _0686_ };
  assign _1099_ = 64'b0000111111111111110011001100110010001000111111111100110000001111 >> { _0049_, \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0686_, \i2c_core.u_i2c_fsm.state_q [3], _0765_ };
  assign _1100_ = 64'b0000000011111111000000001111111100000000111111110000000010110000 >> { \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], _1099_, _0049_, _0682_, \i2c_core.u_i2c_fsm.state_q [2] };
  assign _1101_ = 32'd805634048 >> { _0780_, \i2c_core.u_i2c_fsm.state_q [3], _0049_, _0779_, _0767_ };
  assign _0057_ = 32'd3403946 >> { \i2c_core.u_i2c_fsm.state_q [4], \i2c_core.u_i2c_fsm.state_q [5], _1101_, _1100_, _1098_ };
  assign _0251_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.input_byte [2], _0606_ };
  assign _1102_ = 64'b1000000000000000000000000000000001111111111111111111111111111111 >> { _0124_, _0119_, _0120_, _0121_, _0122_, _0123_ };
  assign _0104_ = 4'b0111 >> { _0786_, _1102_ };
  assign _0207_ = 4'b0100 >> { _0214_, _0688_ };
  assign _1103_ = 32'd64757 >> { _0698_, _0699_, _0613_, _0372_, _0775_ };
  assign _0176_ = 16'b1111100011111111 >> { _0673_, _1103_, _0011_, _0754_ };
  assign _0102_ = 32'd2139160575 >> { _0786_, _0122_, _0119_, _0120_, _0121_ };
  assign _1104_ = 32'd1089781515 >> { _1306_[2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _1105_ = 8'b00110101 >> { _0695_, _1104_, _1307_[2] };
  assign _0182_ = 64'b0000111100001010000011110000001111111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _1105_, _0347_ };
  assign _0211_ = 4'b0100 >> { _0218_, _0688_ };
  assign _0144_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:0];
  assign _0285_ = 8'b01100000 >> { _0694_, _0402_, _0690_ };
  assign _0286_ = 16'b0111100000000000 >> { _0694_, _0403_, _0402_, _0690_ };
  assign _1106_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0406_, _0402_, _0404_, _0403_, _0405_, _0690_ };
  assign _0289_ = 4'b1000 >> { _0694_, _1106_ };
  assign _0288_ = 64'b0111111111111111100000000000000000000000000000000000000000000000 >> { _0694_, _0405_, _0402_, _0404_, _0403_, _0690_ };
  assign _0149_ = 4'b0110 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0061_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _0380_, _0378_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1], _0462_, _0461_, _0063_ };
  assign _0079_ = 16'b0111111110000000 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3:0];
  assign \i2c_core.acq_fifo_wdata [6] = 4'b1000 >> { \i2c_core.u_i2c_fsm.input_byte [6], _0891_ };
  assign _0077_ = 4'b0110 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0];
  assign _0197_ = 4'b0110 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0];
  assign _0187_ = 8'b10001111 >> { _0757_, _0699_, _0352_ };
  assign _0089_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0096_, _0091_, _0094_, _0095_, _0092_, _0093_ };
  assign _1107_ = 32'd1 >> _1307_[4:0];
  assign _0343_ = 32'd3203399679 >> { _1107_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], _0147_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5], _0695_ };
  assign \i2c_core.hw2reg.intr_state.rx_watermark.de  = 16'b1111010001000100 >> { \tl_i.a_data [1], _0676_, _0343_, _0457_ };
  assign _0023_ = 4'b1110 >> { _0024_, \i2c_core.hw2reg.intr_state.rx_watermark.de  };
  assign _0210_ = 4'b0100 >> { _0217_, _0688_ };
  assign _0312_ = 32'd8323200 >> { _0428_, _0046_, _0427_, _0426_, _0425_ };
  assign _1108_ = 32'd64243 >> { _0698_, _0699_, _0613_, _0774_, _0370_ };
  assign _0174_ = 16'b1111100011111111 >> { _0673_, _1108_, _0036_, _0754_ };
  assign _1109_ = 64'b0011111111111111000011111010111111000000000000000000000011110000 >> { \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0049_, _0686_, _0682_ };
  assign _1110_ = 64'b1111000000000101000011111111110000000000000000000000000000000000 >> { \i2c_core.u_i2c_fsm.state_q [3:1], _0049_, _0790_, _0892_ };
  assign _1111_ = 64'b0000000000000000000000000000000001011111111111110000111111001111 >> { \i2c_core.u_i2c_fsm.state_q [3:2], _0049_, \i2c_core.u_i2c_fsm.state_q [1], _0767_, _0046_ };
  assign _1112_ = 4'b0001 >> { \i2c_core.u_i2c_fsm.rw_bit , _0892_ };
  assign _1113_ = 64'b0000110001000100110011001100110011001100110011001100110000001100 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0049_, _0686_, \i2c_core.u_i2c_fsm.state_q [3], _1112_ };
  assign _1114_ = 64'b0000000000000000110011111010111100000000000000000000000000000000 >> { \i2c_core.u_i2c_fsm.state_q [4], _1113_, \i2c_core.u_i2c_fsm.state_q [2], _0605_, _0788_, _0682_ };
  assign _0055_ = 64'b0000000000000000000000000001000100000000000000001111111111110000 >> { \i2c_core.u_i2c_fsm.state_q [5], _1114_, \i2c_core.u_i2c_fsm.state_q [4], _1109_, _1111_, _1110_ };
  assign _1115_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [9] };
  assign _1116_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [9] };
  assign _1117_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [9] };
  assign _1118_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [9] };
  assign _1119_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1116_, _1118_, _1115_, _1117_ };
  assign _1120_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [9] };
  assign _1121_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [9] };
  assign _1122_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [9] };
  assign _1123_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [9] };
  assign _1124_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1123_, _1121_, _1120_, _1122_ };
  assign _1125_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [9] };
  assign _1126_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [9] };
  assign _1127_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [9] };
  assign _1128_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [9] };
  assign _1129_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1128_, _1126_, _1125_, _1127_ };
  assign _1130_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [9] };
  assign _1131_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [9] };
  assign _1132_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [9] };
  assign _1133_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [9], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [9] };
  assign _1134_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1133_, _1131_, _1130_, _1132_ };
  assign _1135_ = 32'd16303 >> { _0613_, \tl_i.a_address [3], _0697_, _0369_, _0777_ };
  assign _1136_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:4], _1124_, _1119_, _1134_, _1129_ };
  assign _1137_ = 16'b0000000000011111 >> { _1135_, _0614_, _1136_, _0726_ };
  assign _0173_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _1137_, _0673_, _0034_, _0754_, _0755_, _0726_ };
  assign \i2c_core.hw2reg.intr_state.nak.de  = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { \tl_i.a_data [4], _0676_, \i2c_core.u_i2c_fsm.state_q [2], \i2c_core.u_i2c_fsm.state_q [3], _0889_, _0047_ };
  assign _0019_ = 4'b1110 >> { _0020_, \i2c_core.hw2reg.intr_state.nak.de  };
  assign _0103_ = 64'b0111111111111111100000000000000011111111111111111111111111111111 >> { _0786_, _0123_, _0119_, _0120_, _0121_, _0122_ };
  assign _0153_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _1138_ = 32'd1358249731 >> { _0725_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], _0075_, _1026_ };
  assign _0194_ = 32'd2949582607 >> { _0697_, \tl_i.a_address [3], _0757_, _1138_, _0359_ };
  assign _0247_ = 16'b1111111100010000 >> { _0606_, _0422_, _0046_, _0767_ };
  assign _0081_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _1139_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3:2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0082_ = 4'b0110 >> { _0083_, _1139_ };
  assign _0243_ = 16'b0111111110000000 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0241_ = 4'b0110 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0107_ = 32'd2139160575 >> { _0786_, _0127_, _0125_, _0126_, _0760_ };
  assign _0108_ = 64'b0111111111111111100000000000000011111111111111111111111111111111 >> { _0786_, _0128_, _0125_, _0126_, _0127_, _0760_ };
  assign _0156_ = 4'b0110 >> \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [1:0];
  assign _0012_ = 8'b11001010 >> { \tl_o.d_valid , \tl_i.d_ready , \tl_i.a_valid  };
  assign _1140_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [11], \tl_o.d_data [17], \tl_o.d_data [25], \tl_o.d_data [8], \tl_o.d_data [12], \tl_o.d_data [0] };
  assign \tl_o.d_user.data_intg [0] = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [10], \tl_o.d_data [15], _1140_, _1013_, \tl_o.d_data [5], \tl_o.d_data [29] };
  assign _0225_ = 4'b0110 >> { _0234_, _0899_ };
  assign _0071_ = 32'd264568831 >> { _0996_, _0073_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0074_, _0381_ };
  assign _0078_ = 8'b01111000 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2:0];
  assign \i2c_core.rx_fifo_wdata [2] = 4'b1000 >> { _0214_, _0688_ };
  assign _1141_ = 64'b0011000011110011110011110000110010101010101010101010101010101010 >> { _0725_, _1300_[4], _1025_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], _1301_[4] };
  assign _0192_ = 64'b0000111100001100000011110000101011111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _0357_, _1141_ };
  assign _1142_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [7] };
  assign _1143_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [7] };
  assign _1144_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [7] };
  assign _1145_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [7] };
  assign _1146_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1143_, _1145_, _1142_, _1144_ };
  assign _1147_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [7] };
  assign _1148_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [7] };
  assign _1149_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [7] };
  assign _1150_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [7] };
  assign _1151_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1150_, _1148_, _1147_, _1149_ };
  assign _1152_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [7] };
  assign _1153_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [7] };
  assign _1154_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [7] };
  assign _1155_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [7] };
  assign _1156_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1155_, _1153_, _1152_, _1154_ };
  assign _1157_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [7] };
  assign _1158_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [7] };
  assign _1159_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [7] };
  assign _1160_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [7], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [7] };
  assign _1161_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1160_, _1158_, _1157_, _1159_ };
  assign _1162_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [7] };
  assign _1163_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [7] };
  assign _1164_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [7] };
  assign _1165_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [7] };
  assign _1166_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1165_, _1163_, _1162_, _1164_ };
  assign _1167_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [7] };
  assign _1168_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [7] };
  assign _1169_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [7] };
  assign _1170_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [7] };
  assign _1171_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1170_, _1168_, _1167_, _1169_ };
  assign _1172_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [7] };
  assign _1173_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [7] };
  assign _1174_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [7] };
  assign _1175_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [7] };
  assign _1176_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1175_, _1173_, _1172_, _1174_ };
  assign _1177_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [7] };
  assign _1178_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [7] };
  assign _1179_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [7] };
  assign _1180_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [7], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [7] };
  assign _1181_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1180_, _1178_, _1177_, _1179_ };
  assign _1182_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5], _1171_, _1181_, _1166_, _1176_ };
  assign _1183_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:4], _1151_, _1146_, _1161_, _1156_ };
  assign _1184_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0892_, _0755_, _0699_, _0367_, _0754_, _0032_ };
  assign _0171_ = 64'b1111010001000100111111111111111111111111111111111111111111111111 >> { _1184_, _0757_, _1182_, _0727_, _0702_, _1183_ };
  assign _1185_ = 16'b1011000010111011 >> { _0697_, _0776_, _0613_, _0614_ };
  assign _0175_ = 64'b1111100011111000111111111111111110001000111111111111111111111111 >> { _0699_, _0673_, _1185_, _0371_, _0038_, _0754_ };
  assign \i2c_core.hw2reg.intr_state.rx_overflow.de  = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { _0676_, \tl_i.a_data [3], _0700_, _0695_, _1306_[2], _0688_ };
  assign _0015_ = 4'b1110 >> { _0016_, \i2c_core.hw2reg.intr_state.rx_overflow.de  };
  assign \i2c_core.rx_fifo_wdata [5] = 4'b1000 >> { _0217_, _0688_ };
  assign \i2c_core.acq_fifo_wdata [7] = 4'b1000 >> { \i2c_core.u_i2c_fsm.input_byte [7], _0891_ };
  assign _1186_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [11], \tl_o.d_data [17:16], \tl_o.d_data [28], \tl_o.d_data [10], \tl_o.d_data [21] };
  assign \tl_o.d_user.data_intg [3] = 32'd1771476585 >> { \tl_o.d_data [0], _1186_, _1012_, \tl_o.d_data [7], \tl_o.d_data [4] };
  assign _1187_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [8] };
  assign _1188_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [8] };
  assign _1189_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [8] };
  assign _1190_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [8] };
  assign _1191_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1188_, _1190_, _1187_, _1189_ };
  assign _1192_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [8] };
  assign _1193_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [8] };
  assign _1194_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [8] };
  assign _1195_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [8] };
  assign _1196_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1195_, _1193_, _1192_, _1194_ };
  assign _1197_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [8] };
  assign _1198_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [8] };
  assign _1199_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [8] };
  assign _1200_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [8] };
  assign _1201_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1200_, _1198_, _1197_, _1199_ };
  assign _1202_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [8] };
  assign _1203_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [8] };
  assign _1204_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [8] };
  assign _1205_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [8], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [8] };
  assign _1206_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1205_, _1203_, _1202_, _1204_ };
  assign _1207_ = 32'd16303 >> { _0613_, \tl_i.a_address [3], _0697_, _0368_, _0769_ };
  assign _1208_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:4], _1196_, _1191_, _1206_, _1201_ };
  assign _1209_ = 16'b0000000000011111 >> { _1207_, _0614_, _1208_, _0726_ };
  assign _0172_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _1209_, _0673_, _0028_, _0754_, _0755_, _0764_ };
  assign \tl_o.d_user.data_intg [2] = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [18], _1035_, _1000_, _0597_, \tl_o.d_data [24], \tl_o.d_data [11] };
  assign \i2c_core.hw2reg.intr_state.tx_overflow.de  = 16'b1111100010001000 >> { _1084_, \i2c_core.reg2hw.txdata.qe , \tl_i.a_data [12], _0676_ };
  assign _0010_ = 4'b1110 >> { _0011_, \i2c_core.hw2reg.intr_state.tx_overflow.de  };
  assign \i2c_core.rx_fifo_wdata [0] = 4'b1000 >> { _0212_, _0688_ };
  assign _0151_ = 16'b0111111110000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0150_ = 8'b01111000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _1210_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5] };
  assign _0145_ = 4'b0110 >> { _0146_, _1210_ };
  assign _0227_ = 16'b1110111100010000 >> { _0236_, _0899_, _0235_, _0234_ };
  assign _0224_ = 32'd4294836225 >> { _0233_, _0231_, _0232_, _0229_, _0230_ };
  assign _0259_ = 8'b01111000 >> { _0262_, _0261_, _0260_ };
  assign _0283_ = 64'b0111111111111111100000000000000000000000000000000000000000000000 >> { _0694_, _0400_, _0399_, _0398_, _0397_, _0689_ };
  assign _0287_ = 32'd2139095040 >> { _0694_, _0404_, _0402_, _0403_, _0690_ };
  assign _1211_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0401_, _0400_, _0399_, _0398_, _0397_, _0689_ };
  assign _0284_ = 4'b1000 >> { _0694_, _1211_ };
  assign _0085_ = 4'b0110 >> { _0091_, _0092_ };
  assign \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_incr_wptr  = 4'b0100 >> { _0460_, _1014_ };
  assign _0336_ = 16'b0000011100001000 >> { _0452_, _0046_, _0451_, _1086_ };
  assign _0313_ = 64'b0000000000000000011111111111111100000000000000001000000000000000 >> { _0429_, _0046_, _0428_, _0427_, _0426_, _0425_ };
  assign _0206_ = 4'b0100 >> { _0213_, _0688_ };
  assign \i2c_core.hw2reg.intr_state.sda_interference.de  = 32'd4282400832 >> { \tl_i.a_data [6], _0676_, _0789_, _0047_, \i2c_core.u_i2c_fsm.state_q [5] };
  assign _0029_ = 4'b1110 >> { _0030_, \i2c_core.hw2reg.intr_state.sda_interference.de  };
  assign _0316_ = 16'b0000011100001000 >> { _0432_, _0046_, _0431_, _0601_ };
  assign \i2c_core.acq_fifo_wdata [1] = 4'b1000 >> { \i2c_core.u_i2c_fsm.input_byte [1], _0891_ };
  assign _0290_ = 8'b01100000 >> { _0694_, _0407_, _0691_ };
  assign _0087_ = 16'b0111111110000000 >> { _0094_, _0091_, _0092_, _0093_ };
  assign _1212_ = 32'd2684419327 >> { \i2c_core.u_i2c_fsm.state_q [2:1], _0049_, _0767_, _0046_ };
  assign _1213_ = 32'd4195290883 >> { \i2c_core.u_i2c_fsm.state_q [1], _0049_, \i2c_core.u_i2c_fsm.state_q [2], _0790_, _0779_ };
  assign _1214_ = 64'b1111111101010101111111111111111111110000001100000000000000000000 >> { \i2c_core.u_i2c_fsm.state_q [2], _0049_, \i2c_core.u_i2c_fsm.state_q [1], _0686_, _0682_, _0788_ };
  assign _1215_ = 8'b01000000 >> { _0764_, \i2c_core.u_i2c_fsm.rw_bit , _0049_ };
  assign _1216_ = 64'b1111000011000000110000001100000001011111111100001111111111111111 >> { \i2c_core.u_i2c_fsm.state_q [2], _0686_, _0049_, \i2c_core.u_i2c_fsm.state_q [1], _1215_, _0046_ };
  assign _1217_ = 64'b1111111100000000000000000000000000001011111111111111111111111111 >> { \i2c_core.u_i2c_fsm.state_q [2], _0049_, _0686_, \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [3], _0682_ };
  assign _1218_ = 32'd1439436559 >> { \i2c_core.u_i2c_fsm.state_q [4:3], _1217_, _1214_, _1216_ };
  assign _0053_ = 64'b0000000000110011000000000101010111110000111100001111000011110000 >> { \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [4], _1218_, _1213_, _1212_ };
  assign \i2c_core.hw2reg.intr_state.stretch_timeout.de  = 4'b1000 >> { \tl_i.a_data [7], _0676_ };
  assign _0088_ = 32'd2147450880 >> { _0095_, _0091_, _0094_, _0092_, _0093_ };
  assign _0031_ = 4'b1110 >> { _0032_, \i2c_core.hw2reg.intr_state.stretch_timeout.de  };
  assign _0250_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.input_byte [1], _0606_ };
  assign \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr  = 4'b0100 >> { _0891_, _0892_ };
  assign _1219_ = 32'd65792 >> { \i2c_core.u_i2c_fsm.state_q [4:3], \i2c_core.u_i2c_fsm.state_q [5], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2] };
  assign _0256_ = 8'b10000000 >> { _0049_, _1219_, _0686_ };
  assign _1220_ = 32'd1089781515 >> { _1300_[2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _1221_ = 8'b00110101 >> { _0725_, _1220_, _1301_[2] };
  assign _0190_ = 64'b0000111100001010000011110000001111111111111111111111111111111111 >> { _0673_, _0699_, _0613_, _0698_, _1221_, _0355_ };
  assign _0070_ = 32'd4026466304 >> { _0068_, _0996_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0381_, _0073_ };
  assign _0101_ = 16'b0111100011111111 >> { _0786_, _0121_, _0119_, _0120_ };
  assign _0223_ = 16'b1111111000000001 >> { _0232_, _0231_, _0229_, _0230_ };
  assign \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_incr_wptr  = 4'b0100 >> { \i2c_core.reg2hw.txdata.qe , _1084_ };
  assign _0249_ = 4'b0100 >> { \i2c_core.u_i2c_fsm.rw_bit , _0606_ };
  assign _0072_ = 64'b0000000000001111111100111111101000000000000000000000000000000000 >> { _0996_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0073_, _0074_, _0381_, _0992_ };
  assign _1222_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5] };
  assign _0202_ = 4'b0110 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.rptr_msb , _1222_ };
  assign \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr  = 16'b0111111100000000 >> { _0688_, _0700_, _0695_, _1306_[2] };
  assign _1223_ = 32'd4282336448 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0686_, _0049_, _0788_ };
  assign _1224_ = 32'd3389010943 >> { \i2c_core.u_i2c_fsm.state_q [1], _0049_, \i2c_core.u_i2c_fsm.state_q [2], _0046_, \i2c_core.u_i2c_fsm.host_ack  };
  assign _1225_ = 64'b1111000000001111111111111111101011001100110011001100110011001100 >> { \i2c_core.u_i2c_fsm.state_q [3], \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0049_, _1224_, _0790_ };
  assign _1226_ = 64'b1100111100000000110000001111000001010000111111110101000011111111 >> { _0049_, _0046_, \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [2], _0686_, \i2c_core.u_i2c_fsm.rw_bit  };
  assign _1227_ = 64'b0000000011111111110000001000000000000000111111111011111111111111 >> { \i2c_core.u_i2c_fsm.state_q [1], \i2c_core.u_i2c_fsm.state_q [4:3], _0049_, _0686_, \i2c_core.u_i2c_fsm.state_q [2] };
  assign _0051_ = 64'b0000000000001111000000000000111110101010000000000011001111111111 >> { \i2c_core.u_i2c_fsm.state_q [5], _1227_, \i2c_core.u_i2c_fsm.state_q [4], _1225_, _1226_, _1223_ };
  assign _1228_ = 32'd4281594026 >> { \i2c_core.u_i2c_fsm.state_q [1], _0049_, _0686_, _0046_, _0767_ };
  assign _1229_ = 64'b1111000000000000101000000000000011110000111100001111000000110000 >> { _1016_, _0049_, _0686_, _1023_, _1015_, _0767_ };
  assign _0050_ = 64'b0000000000000000000000000000000011101111111111110000000000000000 >> { _1092_, _1229_, \i2c_core.u_i2c_fsm.state_q [2], _0791_, \i2c_core.u_i2c_fsm.state_q [3], _1228_ };
  assign _0114_ = 8'b01101111 >> { _0786_, _0134_, _1038_ };
  assign _1230_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [0] };
  assign _1231_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [0] };
  assign _1232_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [0] };
  assign _1233_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [0] };
  assign _1234_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1233_, _1231_, _1230_, _1232_ };
  assign _1235_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [0] };
  assign _1236_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [0] };
  assign _1237_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [0] };
  assign _1238_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [0] };
  assign _1239_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1238_, _1236_, _1235_, _1237_ };
  assign _1240_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [0] };
  assign _1241_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [0] };
  assign _1242_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [0] };
  assign _1243_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [0] };
  assign _1244_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1243_, _1241_, _1240_, _1242_ };
  assign _1245_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [0] };
  assign _1246_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [0] };
  assign _1247_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [0] };
  assign _1248_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [0] };
  assign _1249_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [3], _1248_, _1246_, _1245_, _1247_ };
  assign _1250_ = 32'd125239296 >> { _0673_, _0755_, _1014_, _0754_, _0044_ };
  assign _1251_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:4], _1239_, _1234_, _1249_, _1244_ };
  assign _1252_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [0] };
  assign _1253_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [0] };
  assign _1254_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [0] };
  assign _1255_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [0] };
  assign _1256_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1253_, _1255_, _1252_, _1254_ };
  assign _1257_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [0] };
  assign _1258_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [0] };
  assign _1259_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [0] };
  assign _1260_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [0] };
  assign _1261_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1258_, _1260_, _1257_, _1259_ };
  assign _1262_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [0] };
  assign _1263_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [0] };
  assign _1264_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [0] };
  assign _1265_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [0] };
  assign _1266_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1265_, _1263_, _1262_, _1264_ };
  assign _1267_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [0] };
  assign _1268_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [0] };
  assign _1269_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [0] };
  assign _1270_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [0] };
  assign _1271_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [3], _1270_, _1268_, _1267_, _1269_ };
  assign _1272_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:4], _1261_, _1256_, _1271_, _1266_ };
  assign _1273_ = 8'b11100000 >> { _0614_, _0726_, _1272_ };
  assign _1274_ = 64'b1111000011110000001100111010101000000000000000000000000000000000 >> { _0697_, \tl_i.a_address [3], _0678_, _0360_, _1303_[0], _1304_[0] };
  assign _0164_ = 64'b0100010001000100111111111111111111111111111101001111111111111111 >> { _1273_, _1250_, _0613_, _1274_, _0702_, _1251_ };
  assign _0116_ = 16'b0111100011111111 >> { _0786_, _0136_, _0683_, _0761_ };
  assign _0258_ = 4'b0110 >> { _0261_, _0260_ };
  assign _0112_ = 32'd2139160575 >> { _0786_, _0132_, _0130_, _0131_, _0761_ };
  assign _0017_ = 4'b1110 >> { _0018_, \i2c_core.hw2reg.intr_state.acq_overflow.de  };
  assign _1275_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0416_, _0412_, _0411_, _0419_, _0420_, _0421_ };
  assign _1276_ = 64'b0000000000000000000000000000000100000000000000000000000000000000 >> { _1275_, _0396_, _0415_, _0413_, _0398_, _0418_ };
  assign _1277_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0407_, _0408_, _0414_, _0409_, _0410_, _0405_ };
  assign _1278_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0399_, _0397_, _0406_, _0403_, _0402_, _0400_ };
  assign _1279_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1276_, _1277_, _1278_, _0393_, _0392_, _0391_ };
  assign _1280_ = 64'b0000000000000000000000000000000100000000000000000000000000000000 >> { _1279_, _0417_, _0395_, _0394_, _0404_, _0401_ };
  assign _0098_ = 4'b1011 >> { _0786_, _1280_ };
  assign _0333_ = 32'd8323200 >> { _0449_, _0046_, _0448_, _0447_, _0998_ };
  assign _0337_ = 8'b00010100 >> { _0453_, _1095_, _0046_ };
  assign _0086_ = 8'b01111000 >> { _0093_, _0091_, _0092_ };
  assign _0245_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _1281_ = 32'd131888 >> { \i2c_core.u_i2c_fsm.state_q [5:3], _0686_, \i2c_core.u_i2c_fsm.state_q [2] };
  assign _0054_ = 16'b0000011100000000 >> { _1093_, _1020_, _0605_, _1281_ };
  assign _0338_ = 16'b0000011100001000 >> { _0454_, _0046_, _0453_, _1095_ };
  assign _0208_ = 4'b0100 >> { _0215_, _0688_ };
  assign _1282_ = 4'b1000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr  };
  assign _1283_ = 8'b01000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1282_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0553_ = 16'b0001000000000000 >> { _1283_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _1284_ = 4'b0100 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_incr_wptr , \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _1285_ = 8'b10000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1284_ };
  assign _0571_ = 16'b0001000000000000 >> { _1285_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _1286_ = 8'b00010000 >> { _1282_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0546_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1286_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0545_ = 16'b0001000000000000 >> { _1286_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0551_ = 16'b0001000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], _1283_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0543_ = 16'b0100000000000000 >> { _1286_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0542_ = 16'b0001000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], _1286_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _1287_ = 4'b0100 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr , \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0532_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0470_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _1288_ = 32'd2147483648 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr , \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3:2] };
  assign _0493_ = 8'b01000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], _1288_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0491_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0471_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4] };
  assign _0514_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0510_ = 8'b01000000 >> { _1288_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4] };
  assign _1289_ = 4'b1000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr  };
  assign _0490_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4:3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0509_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0541_ = 16'b0001000000000000 >> { _1286_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0548_ = 16'b1000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1286_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0552_ = 16'b0100000000000000 >> { _1283_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0549_ = 16'b0000000100000000 >> { _1283_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0472_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0473_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0502_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0515_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0492_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4:3], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0503_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0505_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _1290_ = 8'b01000000 >> { _1284_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0559_ = 16'b0001000000000000 >> { _1290_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0531_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0504_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0489_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0561_ = 16'b0100000000000000 >> { _1290_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0560_ = 16'b0001000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], _1290_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0568_ = 16'b0001000000000000 >> { _1285_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0474_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0547_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1286_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0517_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0573_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1285_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0488_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0567_ = 16'b0000000100000000 >> { _1285_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0540_ = 16'b0000000100000000 >> { _1286_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0539_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1284_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _1291_ = 8'b01000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1284_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0538_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1291_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0564_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1290_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _1292_ = 8'b00010000 >> { _1284_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0566_ = 16'b0100000000000000 >> { _1292_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0544_ = 16'b0001000000000000 >> { _1292_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0533_ = 16'b0000000100000000 >> { _1292_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0577_ = 16'b0001000000000000 >> { _1292_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0588_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1292_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0555_ = 16'b0001000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], _1292_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0479_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0565_ = 16'b1000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1290_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0569_ = 16'b0001000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], _1285_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0570_ = 16'b0100000000000000 >> { _1285_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0572_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1285_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0563_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1290_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0516_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0537_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1291_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0536_ = 16'b0001000000000000 >> { _1291_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0534_ = 16'b0001000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], _1291_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0596_ = 16'b0001000000000000 >> { _1291_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0595_ = 16'b0000000100000000 >> { _1291_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0594_ = 16'b1000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1292_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _1293_ = 32'd1073741824 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2:1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_incr_wptr , \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0530_ = 8'b00010000 >> { _1293_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4] };
  assign _0524_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0556_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1283_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0481_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0482_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0521_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0501_ = 8'b01000000 >> { _1293_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4] };
  assign _0513_ = 64'b0000000000000000000000000000000100000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0525_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4:3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0476_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0477_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0550_ = 16'b0001000000000000 >> { _1283_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0535_ = 16'b0100000000000000 >> { _1291_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0557_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1282_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0554_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1283_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0496_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0495_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0558_ = 16'b0000000100000000 >> { _1290_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0529_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0562_ = 16'b0001000000000000 >> { _1290_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0506_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _1294_ = 8'b10000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1282_ };
  assign _0585_ = 16'b0001000000000000 >> { _1294_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0500_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0478_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0511_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0483_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0512_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0519_ = 8'b10000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], _1293_ };
  assign _0480_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0518_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0487_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4:3], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0520_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4:3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0528_ = 8'b10000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], _1288_ };
  assign _0486_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4:3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0484_ = 8'b01000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], _1293_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0527_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _1295_ = 8'b01000000 >> { _1282_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0583_ = 16'b1000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1295_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0584_ = 16'b0000000100000000 >> { _1294_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0582_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1295_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0499_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0581_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1295_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0592_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1282_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0591_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1294_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0590_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], _1294_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0578_ = 16'b0001000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], _1295_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0580_ = 16'b0001000000000000 >> { _1295_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0576_ = 16'b0001000000000000 >> { _1295_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0579_ = 16'b0100000000000000 >> { _1295_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0575_ = 16'b0000000100000000 >> { _1295_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0526_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0586_ = 16'b0001000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], _1294_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0589_ = 16'b0001000000000000 >> { _1294_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1] };
  assign _0587_ = 16'b0100000000000000 >> { _1294_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2] };
  assign _0507_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0498_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0475_ = 8'b00010000 >> { _1288_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4] };
  assign _0485_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0497_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0523_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0593_ = 16'b0100000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], _1292_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0] };
  assign _0494_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3] };
  assign _0508_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _1289_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4] };
  assign _0574_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3], _1284_, \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1:0], \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0522_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0] };
  assign _0469_ = 64'b0000000000000000000000000000000100000000000000000000000000000000 >> { _1287_, \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3], \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5] };
  assign _0001_ = 2'b01 >> \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [0];
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign _0076_ = 2'b01 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0];
  assign _0240_ = 2'b01 >> \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0];
  assign _0220_ = 2'b01 >> _0229_;
  assign _0155_ = 2'b01 >> \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [0];
  assign _0139_ = 2'b01 >> \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [0];
  assign _0148_ = 2'b01 >> \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0];
  assign _0084_ = 2'b01 >> _0091_;
  assign _0196_ = 2'b01 >> \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [0];
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  assign \tl_o.d_user.rsp_intg [1] = 2'b01 >> \tl_o.d_user.rsp_intg [0];
  assign \alert_tx_o[0].alert_n  = 2'b01 >> _0468_;
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  assign _0257_ = 2'b01 >> _0260_;
  assign _0382_ = 2'b01 >> \alert_rx_i[0].ack_n ;
  assign _0342_ = 2'b01 >> cio_scl_i;
  assign _0386_ = 2'b01 >> \alert_rx_i[0].ping_n ;
  assign _0341_ = 2'b01 >> cio_sda_i;
  adder_carry _2790_ (
    .cin(_1296_[5]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0000_)
  );
  adder_carry _2791_ (
    .cin(_1296_[0]),
    .cout(_1296_[1]),
    .g(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [0]),
    .p(_1297_[0]),
    .sumout(_1298_[0])
  );
  adder_carry _2792_ (
    .cin(_1296_[1]),
    .cout(_1296_[2]),
    .g(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [1]),
    .p(_1297_[1]),
    .sumout(_1298_[1])
  );
  adder_carry _2793_ (
    .cin(_1296_[2]),
    .cout(_1296_[3]),
    .g(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [2]),
    .p(_1297_[2]),
    .sumout(_1298_[2])
  );
  adder_carry _2794_ (
    .cin(_1296_[3]),
    .cout(_1296_[4]),
    .g(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [3]),
    .p(_1297_[3]),
    .sumout(_1298_[3])
  );
  adder_carry _2795_ (
    .cin(_1296_[4]),
    .cout(_1296_[5]),
    .g(\i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [4]),
    .p(_1297_[4]),
    .sumout(_1298_[4])
  );
  adder_carry _2796_ (
    .cout(_1296_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _2797_ (
    .cin(_1299_[5]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0075_)
  );
  adder_carry _2798_ (
    .cin(_1299_[0]),
    .cout(_1299_[1]),
    .g(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [0]),
    .p(_1300_[0]),
    .sumout(_1301_[0])
  );
  adder_carry _2799_ (
    .cin(_1299_[1]),
    .cout(_1299_[2]),
    .g(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [1]),
    .p(_1300_[1]),
    .sumout(_1301_[1])
  );
  adder_carry _2800_ (
    .cin(_1299_[2]),
    .cout(_1299_[3]),
    .g(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [2]),
    .p(_1300_[2]),
    .sumout(_1301_[2])
  );
  adder_carry _2801_ (
    .cin(_1299_[3]),
    .cout(_1299_[4]),
    .g(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [3]),
    .p(_1300_[3]),
    .sumout(_1301_[3])
  );
  adder_carry _2802_ (
    .cin(_1299_[4]),
    .cout(_1299_[5]),
    .g(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [4]),
    .p(_1300_[4]),
    .sumout(_1301_[4])
  );
  adder_carry _2803_ (
    .cout(_1299_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _2804_ (
    .cin(_1302_[5]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0239_)
  );
  adder_carry _2805_ (
    .cin(_1302_[0]),
    .cout(_1302_[1]),
    .g(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [0]),
    .p(_1303_[0]),
    .sumout(_1304_[0])
  );
  adder_carry _2806_ (
    .cin(_1302_[1]),
    .cout(_1302_[2]),
    .g(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [1]),
    .p(_1303_[1]),
    .sumout(_1304_[1])
  );
  adder_carry _2807_ (
    .cin(_1302_[2]),
    .cout(_1302_[3]),
    .g(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [2]),
    .p(_1303_[2]),
    .sumout(_1304_[2])
  );
  adder_carry _2808_ (
    .cin(_1302_[3]),
    .cout(_1302_[4]),
    .g(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [3]),
    .p(_1303_[3]),
    .sumout(_1304_[3])
  );
  adder_carry _2809_ (
    .cin(_1302_[4]),
    .cout(_1302_[5]),
    .g(\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [4]),
    .p(_1303_[4]),
    .sumout(_1304_[4])
  );
  adder_carry _2810_ (
    .cout(_1302_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _2811_ (
    .cin(_1305_[5]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0147_)
  );
  adder_carry _2812_ (
    .cin(_1305_[0]),
    .cout(_1305_[1]),
    .g(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [0]),
    .p(_1306_[0]),
    .sumout(_1307_[0])
  );
  adder_carry _2813_ (
    .cin(_1305_[1]),
    .cout(_1305_[2]),
    .g(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [1]),
    .p(_1306_[1]),
    .sumout(_1307_[1])
  );
  adder_carry _2814_ (
    .cin(_1305_[2]),
    .cout(_1305_[3]),
    .g(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [2]),
    .p(_1306_[2]),
    .sumout(_1307_[2])
  );
  adder_carry _2815_ (
    .cin(_1305_[3]),
    .cout(_1305_[4]),
    .g(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [3]),
    .p(_1306_[3]),
    .sumout(_1307_[3])
  );
  adder_carry _2816_ (
    .cin(_1305_[4]),
    .cout(_1305_[5]),
    .g(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [4]),
    .p(_1306_[4]),
    .sumout(_1307_[4])
  );
  adder_carry _2817_ (
    .cout(_1305_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  dffsre _2818_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0595_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2819_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0595_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2820_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0595_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2821_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0595_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2822_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0595_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2823_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0595_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2824_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0595_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2825_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0595_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2826_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0594_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2827_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0594_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2828_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0594_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2829_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0594_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2830_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0594_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2831_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0594_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2832_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0594_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2833_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0594_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2834_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0593_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2835_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0593_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2836_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0593_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2837_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0593_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2838_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0593_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2839_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0593_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2840_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0593_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2841_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0593_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2842_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0552_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2843_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0552_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2844_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0552_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2845_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0552_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2846_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0552_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2847_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0552_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2848_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0552_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2849_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0552_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2850_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2851_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2852_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2853_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2854_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2855_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2856_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2857_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2858_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2859_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0469_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2860_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0550_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2861_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0550_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2862_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0550_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2863_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0550_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2864_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0550_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2865_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0550_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2866_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0550_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2867_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0550_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2868_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0592_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2869_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0592_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2870_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0592_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2871_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0592_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2872_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0592_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2873_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0592_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2874_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0592_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2875_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0592_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2876_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0586_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2877_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0586_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2878_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0586_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2879_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0586_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2880_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0586_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2881_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0586_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2882_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0586_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2883_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0586_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2884_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0590_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2885_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0590_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2886_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0590_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2887_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0590_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2888_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0590_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2889_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0590_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2890_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0590_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2891_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0590_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2892_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0591_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2893_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0591_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2894_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0591_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2895_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0591_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2896_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0591_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2897_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0591_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2898_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0591_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2899_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0591_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2900_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0548_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2901_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0548_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2902_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0548_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2903_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0548_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2904_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0548_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2905_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0548_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2906_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0548_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2907_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0548_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2908_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0574_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2909_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0574_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2910_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0574_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2911_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0574_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2912_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0574_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2913_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0574_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2914_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0574_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2915_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0574_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2916_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0578_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2917_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0578_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2918_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0578_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2919_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0578_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2920_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0578_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2921_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0578_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2922_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0578_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2923_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0578_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2924_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0588_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2925_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0588_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2926_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0588_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2927_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0588_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2928_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0588_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2929_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0588_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2930_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0588_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2931_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0588_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2932_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0571_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2933_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0571_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2934_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0571_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2935_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0571_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2936_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0571_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2937_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0571_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2938_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0571_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2939_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0571_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2940_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0587_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2941_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0587_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2942_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0587_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2943_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0587_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2944_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0587_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2945_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0587_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2946_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0587_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2947_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0587_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2948_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0576_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2949_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0576_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2950_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0576_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2951_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0576_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2952_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0576_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2953_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0576_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2954_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0576_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2955_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0576_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2956_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0565_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2957_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0565_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2958_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0565_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2959_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0565_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2960_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0565_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2961_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0565_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2962_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0565_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2963_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0565_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2964_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0554_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2965_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0554_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2966_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0554_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2967_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0554_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2968_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0554_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2969_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0554_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2970_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0554_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2971_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0554_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2972_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0543_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2973_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0543_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2974_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0543_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2975_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0543_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2976_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0543_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2977_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0543_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2978_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0543_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2979_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0543_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2980_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0573_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2981_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0573_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2982_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0573_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2983_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0573_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2984_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0573_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2985_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0573_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2986_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0573_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2987_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0573_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2988_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0572_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2989_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0572_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2990_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0572_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2991_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0572_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2992_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0572_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2993_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0572_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2994_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0572_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2995_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0572_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2996_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0583_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2997_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0583_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2998_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0583_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _2999_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0583_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3000_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0583_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3001_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0583_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3002_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0583_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3003_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0583_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3004_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0546_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3005_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0546_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3006_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0546_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3007_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0546_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3008_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0546_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3009_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0546_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3010_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0546_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3011_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0546_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3012_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3013_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3014_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3015_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3016_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3017_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3018_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3019_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3020_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3021_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0470_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3022_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0549_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3023_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0549_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3024_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0549_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3025_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0549_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3026_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0549_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3027_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0549_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3028_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0549_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3029_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0549_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3030_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0547_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3031_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0547_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3032_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0547_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3033_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0547_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3034_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0547_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3035_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0547_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3036_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0547_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3037_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0547_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3038_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0551_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3039_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0551_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3040_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0551_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3041_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0551_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3042_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0551_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3043_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0551_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3044_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0551_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3045_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0551_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3046_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0541_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3047_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0541_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3048_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0541_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3049_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0541_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3050_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0541_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3051_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0541_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3052_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0541_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3053_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0541_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3054_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0545_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3055_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0545_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3056_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0545_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3057_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0545_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3058_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0545_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3059_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0545_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3060_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0545_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3061_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0545_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3062_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0540_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3063_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0540_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3064_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0540_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3065_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0540_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3066_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0540_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3067_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0540_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3068_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0540_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3069_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0540_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3070_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0539_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3071_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0539_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3072_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0539_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3073_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0539_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3074_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0539_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3075_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0539_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3076_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0539_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3077_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0539_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3078_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0544_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3079_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0544_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3080_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0544_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3081_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0544_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3082_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0544_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3083_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0544_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3084_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0544_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3085_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0544_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3086_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0538_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3087_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0538_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3088_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0538_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3089_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0538_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3090_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0538_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3091_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0538_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3092_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0538_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3093_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0538_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3094_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0537_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3095_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0537_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3096_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0537_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3097_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0537_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3098_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0537_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3099_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0537_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3100_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0537_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3101_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0537_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3102_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0542_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3103_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0542_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3104_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0542_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3105_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0542_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3106_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0542_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3107_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0542_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3108_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0542_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3109_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0542_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3110_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0566_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3111_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0566_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3112_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0566_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3113_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0566_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3114_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0566_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3115_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0566_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3116_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0566_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3117_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0566_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3118_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3119_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3120_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3121_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3122_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3123_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3124_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3125_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3126_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3127_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0507_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3128_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0560_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3129_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0560_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3130_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0560_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3131_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0560_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3132_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0560_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3133_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0560_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3134_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0560_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3135_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0560_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3136_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3137_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3138_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3139_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3140_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3141_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3142_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3143_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3144_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3145_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0471_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3146_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3147_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3148_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3149_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3150_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3151_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3152_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3153_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3154_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3155_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0509_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3156_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0561_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3157_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0561_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3158_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0561_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3159_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0561_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3160_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0561_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3161_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0561_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3162_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0561_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3163_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0561_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3164_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3165_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3166_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3167_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3168_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3169_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3170_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3171_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3172_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3173_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0503_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3174_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3175_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3176_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3177_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3178_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3179_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3180_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3181_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3182_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3183_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0514_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3184_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3185_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3186_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3187_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3188_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3189_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3190_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3191_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3192_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3193_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0516_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3194_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3195_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3196_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3197_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3198_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3199_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3200_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3201_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3202_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3203_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0502_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3204_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3205_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3206_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3207_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3208_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3209_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3210_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3211_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3212_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3213_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0515_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3214_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3215_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3216_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3217_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3218_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3219_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3220_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3221_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3222_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3223_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0510_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3224_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3225_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3226_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3227_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3228_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3229_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3230_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3231_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3232_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3233_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0506_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3234_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3235_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3236_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3237_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3238_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3239_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3240_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3241_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3242_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3243_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0504_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3244_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3245_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3246_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3247_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3248_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3249_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3250_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3251_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3252_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3253_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0508_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3254_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3255_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3256_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3257_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3258_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3259_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3260_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3261_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3262_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3263_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0505_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3264_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3265_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3266_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3267_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3268_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3269_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3270_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3271_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3272_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3273_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0499_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3274_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0580_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3275_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0580_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3276_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0580_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3277_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0580_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3278_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0580_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3279_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0580_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3280_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0580_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3281_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0580_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3282_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3283_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3284_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3285_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3286_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3287_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3288_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3289_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3290_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3291_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0531_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3292_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0563_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3293_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0563_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3294_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0563_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3295_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0563_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3296_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0563_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3297_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0563_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3298_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0563_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3299_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0563_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3300_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0567_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3301_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0567_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3302_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0567_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3303_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0567_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3304_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0567_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3305_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0567_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3306_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0567_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3307_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0567_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3308_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0553_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3309_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0553_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3310_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0553_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3311_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0553_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3312_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0553_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3313_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0553_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3314_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0553_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3315_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0553_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3316_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0536_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3317_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0536_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3318_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0536_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3319_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0536_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3320_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0536_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3321_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0536_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3322_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0536_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3323_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0536_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3324_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0535_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3325_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0535_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3326_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0535_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3327_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0535_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3328_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0535_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3329_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0535_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3330_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0535_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3331_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0535_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3332_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3333_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3334_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3335_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3336_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3337_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3338_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3339_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3340_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3341_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0497_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3342_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3343_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3344_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3345_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3346_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3347_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3348_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3349_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3350_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3351_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0495_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3352_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3353_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3354_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3355_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3356_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3357_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3358_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3359_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3360_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3361_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0498_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3362_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3363_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3364_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3365_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3366_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3367_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3368_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3369_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3370_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3371_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0496_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3372_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3373_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3374_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3375_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3376_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3377_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3378_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3379_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3380_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3381_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0494_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3382_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3383_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3384_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3385_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3386_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3387_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3388_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3389_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3390_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3391_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0493_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3392_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3393_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3394_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3395_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3396_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3397_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3398_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3399_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3400_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3401_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0491_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3402_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3403_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3404_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3405_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3406_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3407_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3408_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3409_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3410_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3411_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0492_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3412_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0564_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3413_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0564_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3414_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0564_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3415_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0564_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3416_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0564_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3417_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0564_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3418_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0564_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3419_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0564_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3420_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3421_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3422_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3423_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3424_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3425_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3426_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3427_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3428_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3429_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0487_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3430_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3431_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3432_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3433_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3434_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3435_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3436_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3437_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3438_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3439_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0488_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3440_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3441_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3442_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3443_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3444_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3445_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3446_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3447_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3448_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3449_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0486_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3450_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3451_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3452_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3453_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3454_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3455_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3456_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3457_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3458_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3459_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0485_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3460_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3461_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3462_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3463_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3464_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3465_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3466_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3467_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3468_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3469_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0484_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3470_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3471_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3472_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3473_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3474_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3475_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3476_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3477_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3478_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3479_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0483_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3480_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3481_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3482_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3483_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3484_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3485_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3486_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3487_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3488_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3489_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0482_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3490_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3491_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3492_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3493_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3494_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3495_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3496_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3497_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3498_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3499_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0478_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3500_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3501_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3502_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3503_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3504_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3505_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3506_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3507_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3508_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3509_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0480_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3510_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3511_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3512_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3513_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3514_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3515_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3516_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3517_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3518_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3519_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0481_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3520_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3521_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3522_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3523_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3524_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3525_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3526_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3527_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3528_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3529_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0479_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3530_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3531_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3532_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3533_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3534_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3535_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3536_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3537_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3538_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3539_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0476_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3540_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0577_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3541_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0577_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3542_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0577_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3543_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0577_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3544_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0577_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3545_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0577_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3546_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0577_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3547_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0577_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3548_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0575_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3549_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0575_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3550_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0575_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3551_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0575_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3552_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0575_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3553_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0575_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3554_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0575_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3555_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0575_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3556_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0579_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3557_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0579_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3558_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0579_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3559_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0579_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3560_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0579_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3561_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0579_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3562_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0579_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3563_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0579_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3564_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0562_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3565_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0562_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3566_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0562_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3567_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0562_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3568_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0562_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3569_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0562_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3570_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0562_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3571_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0562_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3572_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0534_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3573_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0534_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3574_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0534_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3575_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0534_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3576_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0534_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3577_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0534_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3578_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0534_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3579_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0534_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3580_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0585_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3581_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0585_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3582_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0585_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3583_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0585_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3584_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0585_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3585_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0585_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3586_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0585_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3587_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0585_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3588_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0557_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3589_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0557_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3590_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0557_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3591_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0557_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3592_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0557_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3593_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0557_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3594_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0557_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3595_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0557_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3596_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0584_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3597_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0584_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3598_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0584_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3599_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0584_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3600_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0584_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3601_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0584_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3602_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0584_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3603_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0584_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3604_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0589_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3605_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0589_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3606_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0589_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3607_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0589_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3608_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0589_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3609_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0589_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3610_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0589_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3611_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0589_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3612_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0556_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3613_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0556_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3614_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0556_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3615_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0556_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3616_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0556_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3617_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0556_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3618_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0556_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3619_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0556_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3620_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3621_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3622_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3623_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3624_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3625_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3626_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3627_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3628_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3629_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0527_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3630_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3631_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3632_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3633_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3634_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3635_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3636_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3637_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3638_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3639_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0477_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3640_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0533_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3641_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0533_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3642_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0533_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3643_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0533_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3644_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0533_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3645_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0533_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3646_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0533_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3647_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0533_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3648_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3649_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3650_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3651_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3652_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3653_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3654_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3655_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3656_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3657_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0475_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3658_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3659_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3660_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3661_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3662_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3663_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3664_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3665_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3666_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3667_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0473_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3668_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3669_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3670_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3671_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3672_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3673_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3674_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3675_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3676_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3677_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0518_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3678_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0570_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3679_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0570_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3680_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0570_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3681_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0570_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3682_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0570_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3683_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0570_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3684_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0570_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3685_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0570_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3686_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3687_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3688_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3689_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3690_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3691_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3692_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3693_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3694_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3695_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0474_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3696_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3697_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3698_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3699_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3700_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3701_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3702_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3703_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3704_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3705_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0526_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3706_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3707_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3708_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3709_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3710_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3711_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3712_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3713_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3714_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3715_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0490_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3716_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3717_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3718_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3719_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3720_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3721_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3722_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3723_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3724_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3725_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0530_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3726_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3727_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3728_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3729_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3730_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3731_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3732_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3733_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3734_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3735_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0532_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3736_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3737_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3738_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3739_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3740_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3741_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3742_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3743_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3744_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3745_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0519_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3746_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3747_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3748_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3749_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3750_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3751_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3752_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3753_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3754_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3755_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0501_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3756_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3757_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3758_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3759_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3760_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3761_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3762_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3763_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3764_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3765_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0520_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3766_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3767_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3768_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3769_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3770_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3771_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3772_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3773_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3774_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3775_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0512_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3776_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3777_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3778_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3779_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3780_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3781_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3782_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3783_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3784_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3785_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0517_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3786_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3787_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3788_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3789_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3790_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3791_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3792_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3793_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3794_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3795_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0523_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3796_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3797_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3798_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3799_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3800_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3801_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3802_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3803_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3804_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3805_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0528_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3806_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3807_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3808_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3809_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3810_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3811_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3812_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3813_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3814_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3815_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0529_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3816_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3817_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3818_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3819_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3820_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3821_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3822_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3823_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3824_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3825_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0524_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3826_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3827_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3828_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3829_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3830_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3831_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3832_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3833_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3834_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3835_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0525_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3836_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3837_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3838_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3839_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3840_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3841_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3842_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3843_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3844_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3845_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0521_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3846_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3847_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3848_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3849_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3850_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3851_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3852_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3853_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3854_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3855_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0522_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3856_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0582_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3857_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0582_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3858_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0582_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3859_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0582_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3860_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0582_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3861_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0582_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3862_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0582_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3863_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0582_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3864_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0555_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3865_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0555_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3866_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0555_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3867_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0555_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3868_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0555_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3869_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0555_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3870_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0555_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3871_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0555_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3872_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0581_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3873_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0581_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3874_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0581_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3875_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0581_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3876_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0581_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3877_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0581_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3878_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0581_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3879_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0581_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3880_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3881_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3882_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3883_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3884_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3885_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3886_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3887_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3888_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3889_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0489_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3890_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3891_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3892_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3893_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3894_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3895_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3896_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3897_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3898_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3899_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0472_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3900_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3901_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3902_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3903_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3904_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3905_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3906_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3907_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3908_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3909_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0513_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3910_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3911_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3912_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3913_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3914_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3915_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3916_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3917_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3918_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3919_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0511_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3920_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [0]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3921_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [1]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3922_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [2]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3923_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [3]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3924_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [4]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3925_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [5]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3926_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [6]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3927_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [7]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3928_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [8]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3929_ (
    .C(clk_i),
    .D(\i2c_core.acq_fifo_wdata [9]),
    .E(_0500_),
    .Q(\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3930_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0569_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3931_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0569_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3932_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0569_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3933_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0569_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3934_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0569_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3935_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0569_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3936_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0569_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3937_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0569_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3938_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0558_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3939_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0558_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3940_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0558_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3941_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0558_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3942_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0558_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3943_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0558_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3944_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0558_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3945_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0558_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3946_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0559_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3947_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0559_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3948_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0559_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3949_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0559_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3950_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0559_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3951_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0559_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3952_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0559_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3953_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0559_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3954_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0568_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3955_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0568_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3956_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0568_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3957_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0568_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3958_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0568_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3959_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0568_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3960_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0568_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3961_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0568_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3962_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [0]),
    .E(_0596_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3963_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [1]),
    .E(_0596_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3964_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [2]),
    .E(_0596_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3965_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [3]),
    .E(_0596_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3966_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [4]),
    .E(_0596_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3967_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [5]),
    .E(_0596_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3968_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [6]),
    .E(_0596_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _3969_ (
    .C(clk_i),
    .D(\i2c_core.rx_fifo_wdata [7]),
    .E(_0596_),
    .Q(\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [7]),
    .R(1'b1),
    .S(1'b1)
  );
  assign \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [6] = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.wptr_msb ;
  assign \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [6] = \i2c_core.u_i2c_txfifo.gen_normal_fifo.rptr_msb ;
  assign intr_ack_stop_o = 1'b0;
  assign intr_acq_overflow_o = 1'b0;
  assign intr_fmt_overflow_o = 1'b0;
  assign intr_fmt_watermark_o = 1'b0;
  assign intr_host_timeout_o = 1'b0;
  assign intr_nak_o = 1'b0;
  assign intr_rx_overflow_o = 1'b0;
  assign intr_rx_watermark_o = 1'b0;
  assign intr_scl_interference_o = 1'b0;
  assign intr_sda_interference_o = 1'b0;
  assign intr_sda_unstable_o = 1'b0;
  assign intr_stretch_timeout_o = 1'b0;
  assign intr_trans_complete_o = 1'b0;
  assign intr_tx_empty_o = 1'b0;
  assign intr_tx_nonempty_o = 1'b0;
  assign intr_tx_overflow_o = 1'b0;
  assign \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [6] = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.rptr_msb ;
  assign \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [6] = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.wptr_msb ;
  assign \i2c_core.u_i2c_fsm.input_byte [0] = \i2c_core.u_i2c_fsm.rw_bit ;
  assign cio_sda_o = 1'b0;
  assign cio_sda_en_o = 1'b0;
  assign cio_scl_o = 1'b0;
  assign cio_scl_en_o = 1'b0;
  assign _1306_[6] = 1'b1;
  assign _1305_[6] = _1305_[7];
  assign _1303_[6] = 1'b1;
  assign _1302_[6] = _1302_[7];
  assign _1300_[6] = 1'b1;
  assign _1299_[6] = _1299_[7];
  assign _1297_[6] = 1'b1;
  assign _1296_[6] = _1296_[7];
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign \tl_o.d_param  = 3'b000;
  assign \tl_o.d_sink  = 1'b0;
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
endmodule
