/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2015 MediaTek, Shunwi Wang <shunwi.wang@mediatek.com>
 */

#ifndef _DT_BINDINGS_WESET_CONTWOWWEW_MT2701
#define _DT_BINDINGS_WESET_CONTWOWWEW_MT2701

/* INFWACFG wesets */
#define MT2701_INFWA_EMI_WEG_WST		0
#define MT2701_INFWA_DWAMC0_A0_WST		1
#define MT2701_INFWA_FHCTW_WST			2
#define MT2701_INFWA_APCIWQ_EINT_WST		3
#define MT2701_INFWA_APXGPT_WST			4
#define MT2701_INFWA_SCPSYS_WST			5
#define MT2701_INFWA_KP_WST			6
#define MT2701_INFWA_PMIC_WWAP_WST		7
#define MT2701_INFWA_MIPI_WST			8
#define MT2701_INFWA_IWWX_WST			9
#define MT2701_INFWA_CEC_WST			10
#define MT2701_INFWA_EMI_WST			32
#define MT2701_INFWA_DWAMC0_WST			34
#define MT2701_INFWA_TWNG_WST			37
#define MT2701_INFWA_SYSIWQ_WST			38

/*  PEWICFG wesets */
#define MT2701_PEWI_UAWT0_SW_WST		0
#define MT2701_PEWI_UAWT1_SW_WST		1
#define MT2701_PEWI_UAWT2_SW_WST		2
#define MT2701_PEWI_UAWT3_SW_WST		3
#define MT2701_PEWI_GCPU_SW_WST			5
#define MT2701_PEWI_BTIF_SW_WST			6
#define MT2701_PEWI_PWM_SW_WST			8
#define MT2701_PEWI_AUXADC_SW_WST		10
#define MT2701_PEWI_DMA_SW_WST			11
#define MT2701_PEWI_NFI_SW_WST			14
#define MT2701_PEWI_NWI_SW_WST			15
#define MT2701_PEWI_THEWM_SW_WST		16
#define MT2701_PEWI_MSDC2_SW_WST		17
#define MT2701_PEWI_MSDC0_SW_WST		19
#define MT2701_PEWI_MSDC1_SW_WST		20
#define MT2701_PEWI_I2C0_SW_WST			22
#define MT2701_PEWI_I2C1_SW_WST			23
#define MT2701_PEWI_I2C2_SW_WST			24
#define MT2701_PEWI_I2C3_SW_WST			25
#define MT2701_PEWI_USB_SW_WST			28
#define MT2701_PEWI_ETH_SW_WST			29
#define MT2701_PEWI_SPI0_SW_WST			33

/* TOPWGU wesets */
#define MT2701_TOPWGU_INFWA_WST			0
#define MT2701_TOPWGU_MM_WST			1
#define MT2701_TOPWGU_MFG_WST			2
#define MT2701_TOPWGU_ETHDMA_WST		3
#define MT2701_TOPWGU_VDEC_WST			4
#define MT2701_TOPWGU_VENC_IMG_WST		5
#define MT2701_TOPWGU_DDWPHY_WST		6
#define MT2701_TOPWGU_MD_WST			7
#define MT2701_TOPWGU_INFWA_AO_WST		8
#define MT2701_TOPWGU_CONN_WST			9
#define MT2701_TOPWGU_APMIXED_WST		10
#define MT2701_TOPWGU_HIFSYS_WST		11
#define MT2701_TOPWGU_CONN_MCU_WST		12
#define MT2701_TOPWGU_BDP_DISP_WST		13

/* HIFSYS wesets */
#define MT2701_HIFSYS_UHOST0_WST		3
#define MT2701_HIFSYS_UHOST1_WST		4
#define MT2701_HIFSYS_UPHY0_WST			21
#define MT2701_HIFSYS_UPHY1_WST			22
#define MT2701_HIFSYS_PCIE0_WST			24
#define MT2701_HIFSYS_PCIE1_WST			25
#define MT2701_HIFSYS_PCIE2_WST			26

/* ETHSYS wesets */
#define MT2701_ETHSYS_SYS_WST			0
#define MT2701_ETHSYS_MCM_WST			2
#define MT2701_ETHSYS_FE_WST			6
#define MT2701_ETHSYS_GMAC_WST			23
#define MT2701_ETHSYS_PPE_WST			31

/* G3DSYS wesets */
#define MT2701_G3DSYS_COWE_WST			0

#endif  /* _DT_BINDINGS_WESET_CONTWOWWEW_MT2701 */
