
*** Running vivado
    with args -log pid_vco_bypass_pid_only_wrapper_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_bypass_pid_only_wrapper_processing_system7_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_bypass_pid_only_wrapper_processing_system7_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.266 ; gain = 193.086 ; free physical = 385 ; free virtual = 10035
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0/synth/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_processing_system7_0_0' (5#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0/synth/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.734 ; gain = 233.555 ; free physical = 310 ; free virtual = 9961
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1164.734 ; gain = 233.555 ; free physical = 314 ; free virtual = 9965
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1428.414 ; gain = 0.000 ; free physical = 1011 ; free virtual = 10662
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.414 ; gain = 497.234 ; free physical = 870 ; free virtual = 10522
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.414 ; gain = 497.234 ; free physical = 870 ; free virtual = 10522
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1428.414 ; gain = 497.234 ; free physical = 853 ; free virtual = 10504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 1428.414 ; gain = 497.234 ; free physical = 748 ; free virtual = 10400
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1436.422 ; gain = 505.242 ; free physical = 670 ; free virtual = 10321
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 1628.422 ; gain = 697.242 ; free physical = 484 ; free virtual = 10136
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 1648.430 ; gain = 717.250 ; free physical = 464 ; free virtual = 10116
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 1656.438 ; gain = 725.258 ; free physical = 420 ; free virtual = 10072
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1656.438 ; gain = 725.258 ; free physical = 372 ; free virtual = 10024
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1656.438 ; gain = 725.258 ; free physical = 372 ; free virtual = 10024
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1656.438 ; gain = 725.258 ; free physical = 371 ; free virtual = 10023
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1656.438 ; gain = 725.258 ; free physical = 370 ; free virtual = 10022
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1656.438 ; gain = 725.258 ; free physical = 368 ; free virtual = 10020
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1656.438 ; gain = 725.258 ; free physical = 367 ; free virtual = 10020

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     4|
|3     |LUT1  |   352|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1656.438 ; gain = 725.258 ; free physical = 367 ; free virtual = 10020
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1668.438 ; gain = 629.754 ; free physical = 385 ; free virtual = 10038
