set clock_constraint { \
    name clk \
    module Sort_top \
    port ap_clk \
    period 2.78 \
    uncertainty 0.347 \
}

set all_path {}

set false_path {}

