<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.7"/>
<title>Kilogrid: src/module/IO.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kilogrid
   </div>
   <div id="projectbrief">Kilogrid library documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.7 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('module_2_i_o_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">IO.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdlib.h&gt;</code><br />
</div>
<p><a href="module_2_i_o_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a85ea89b082bfc604c3cfc64670afc65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a85ea89b082bfc604c3cfc64670afc65d">SET_AS_OUTPUT</a>(o)&#160;&#160;&#160;o##dir |= (1 &lt;&lt; o##bit);</td></tr>
<tr class="memdesc:a85ea89b082bfc604c3cfc64670afc65d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a 1 in place of the specified bit in the direction register.  <a href="#a85ea89b082bfc604c3cfc64670afc65d">More...</a><br /></td></tr>
<tr class="separator:a85ea89b082bfc604c3cfc64670afc65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3006b11d4dbbd92595c5ce1423559203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a3006b11d4dbbd92595c5ce1423559203">SET_AS_INPUT</a>(o)&#160;&#160;&#160;o##dir &amp;= ~(1 &lt;&lt; o##bit);</td></tr>
<tr class="memdesc:a3006b11d4dbbd92595c5ce1423559203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a 0 in place of the specified bit in the direction register.  <a href="#a3006b11d4dbbd92595c5ce1423559203">More...</a><br /></td></tr>
<tr class="separator:a3006b11d4dbbd92595c5ce1423559203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676d1430b78ee1edcaa73308c0b36858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a676d1430b78ee1edcaa73308c0b36858">PIN_HIGH</a>(o)&#160;&#160;&#160;o##port |= (1 &lt;&lt; o##bit);</td></tr>
<tr class="memdesc:a676d1430b78ee1edcaa73308c0b36858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a 1 in place of the specified bit in the port register.  <a href="#a676d1430b78ee1edcaa73308c0b36858">More...</a><br /></td></tr>
<tr class="separator:a676d1430b78ee1edcaa73308c0b36858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a544189dd175286fcdfb74c5a588eee6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a544189dd175286fcdfb74c5a588eee6d">PIN_LOW</a>(o)&#160;&#160;&#160;o##port &amp;= ~(1 &lt;&lt; o##bit);</td></tr>
<tr class="memdesc:a544189dd175286fcdfb74c5a588eee6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a 0 in place of the specified bit in the port register.  <a href="#a544189dd175286fcdfb74c5a588eee6d">More...</a><br /></td></tr>
<tr class="separator:a544189dd175286fcdfb74c5a588eee6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b92872ec8d6f9a2ed6e670405e12d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ad0b92872ec8d6f9a2ed6e670405e12d4">IS_SET</a>(o)&#160;&#160;&#160;(o##port &amp; (1 &lt;&lt; o##bit)) != 0</td></tr>
<tr class="memdesc:ad0b92872ec8d6f9a2ed6e670405e12d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the specified bit is set.  <a href="#ad0b92872ec8d6f9a2ed6e670405e12d4">More...</a><br /></td></tr>
<tr class="separator:ad0b92872ec8d6f9a2ed6e670405e12d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b4300fa0de8c666fef3dafdfd12d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a25b4300fa0de8c666fef3dafdfd12d8b">IR_TX_MUX_SELECT</a>(addr)</td></tr>
<tr class="memdesc:a25b4300fa0de8c666fef3dafdfd12d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write IR TX MUX address bits. Connects the IRTXCOM signal to one of the outputs of the MUX based on the "addr" bits.  <a href="#a25b4300fa0de8c666fef3dafdfd12d8b">More...</a><br /></td></tr>
<tr class="separator:a25b4300fa0de8c666fef3dafdfd12d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597a20df312e7ad8c272b7b2a5f5e968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a597a20df312e7ad8c272b7b2a5f5e968">IR_RX_MUX_SELECT</a>(addr)</td></tr>
<tr class="memdesc:a597a20df312e7ad8c272b7b2a5f5e968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write IR RX MUX address bits. Connects the IRRXCOM signal to one of the inputs of the MUX based on the "addr" bits.  <a href="#a597a20df312e7ad8c272b7b2a5f5e968">More...</a><br /></td></tr>
<tr class="separator:a597a20df312e7ad8c272b7b2a5f5e968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464e141cded5cb94506001fb16fc678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ab464e141cded5cb94506001fb16fc678">ports_off</a>()</td></tr>
<tr class="memdesc:ab464e141cded5cb94506001fb16fc678"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize all ports.  <a href="#ab464e141cded5cb94506001fb16fc678">More...</a><br /></td></tr>
<tr class="separator:ab464e141cded5cb94506001fb16fc678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c727421eb1ceffe6085aed3ee00d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a53c727421eb1ceffe6085aed3ee00d66">nRESETbit</a>&#160;&#160;&#160;PORTC6</td></tr>
<tr class="separator:a53c727421eb1ceffe6085aed3ee00d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2a6f5b5b2fc683eeceb1dcdc84cd18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a2c2a6f5b5b2fc683eeceb1dcdc84cd18">nRESETport</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="separator:a2c2a6f5b5b2fc683eeceb1dcdc84cd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e392e0e0cf6a9725025beaa01582e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ab7e392e0e0cf6a9725025beaa01582e1">nRESETdir</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="separator:ab7e392e0e0cf6a9725025beaa01582e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3288acfbf7fcd5cc89be2d73b00985d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a3288acfbf7fcd5cc89be2d73b00985d5">IRTXCOMbit</a>&#160;&#160;&#160;PORTB1</td></tr>
<tr class="separator:a3288acfbf7fcd5cc89be2d73b00985d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5179faefbc55748876d29bfc09f14146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a5179faefbc55748876d29bfc09f14146">IRTXADDR0bit</a>&#160;&#160;&#160;PORTD3</td></tr>
<tr class="separator:a5179faefbc55748876d29bfc09f14146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c5cf5dcc56918c3af396031f8b70b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a64c5cf5dcc56918c3af396031f8b70b3">IRTXADDR1bit</a>&#160;&#160;&#160;PORTD4</td></tr>
<tr class="separator:a64c5cf5dcc56918c3af396031f8b70b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb5248599c9d5fd1c8b5a21c6c6d45bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#acb5248599c9d5fd1c8b5a21c6c6d45bc">IRRXCOM_Dbit</a>&#160;&#160;&#160;PORTC0</td></tr>
<tr class="separator:acb5248599c9d5fd1c8b5a21c6c6d45bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3f4b78cb528a9236221cb1861aecf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a9a3f4b78cb528a9236221cb1861aecf1">IRRXCOM_Abit</a>&#160;&#160;&#160;PORTD6</td></tr>
<tr class="separator:a9a3f4b78cb528a9236221cb1861aecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc27770a2212492b0428cb24a85658d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a1bc27770a2212492b0428cb24a85658d">IRRXADDR0bit</a>&#160;&#160;&#160;PORTC1</td></tr>
<tr class="separator:a1bc27770a2212492b0428cb24a85658d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589df542999bc65d58b077ab6fca692c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a589df542999bc65d58b077ab6fca692c">IRRXADDR1bit</a>&#160;&#160;&#160;PORTC2</td></tr>
<tr class="separator:a589df542999bc65d58b077ab6fca692c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170fd1983a2e900391c617c11445bc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a170fd1983a2e900391c617c11445bc14">IRRXADDR2bit</a>&#160;&#160;&#160;PORTC3</td></tr>
<tr class="separator:a170fd1983a2e900391c617c11445bc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6017b5938cfffa3f99de2ea6519dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#aa6017b5938cfffa3f99de2ea6519dbe9">IRTXCOMport</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="separator:aa6017b5938cfffa3f99de2ea6519dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49c1f8acf48700b713207fb0da79f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ae49c1f8acf48700b713207fb0da79f66">IRTXADDRport</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="separator:ae49c1f8acf48700b713207fb0da79f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc04a7d977ccb66b6a2f656d640503b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#abc04a7d977ccb66b6a2f656d640503b1">IRTXADDR0port</a>&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#ae49c1f8acf48700b713207fb0da79f66">IRTXADDRport</a></td></tr>
<tr class="separator:abc04a7d977ccb66b6a2f656d640503b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1803676136dd0aa35212035ea2e04799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a1803676136dd0aa35212035ea2e04799">IRTXADDR1port</a>&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#ae49c1f8acf48700b713207fb0da79f66">IRTXADDRport</a></td></tr>
<tr class="separator:a1803676136dd0aa35212035ea2e04799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff029385bcf768f212a13ae8b3245f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#aeff029385bcf768f212a13ae8b3245f1">IRRXCOM_Dport</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="separator:aeff029385bcf768f212a13ae8b3245f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895b8d9e277c11b98a0600ef66a8cec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a895b8d9e277c11b98a0600ef66a8cec8">IRRXCOM_Aport</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="separator:a895b8d9e277c11b98a0600ef66a8cec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838fa65b2b423f0ca37268d9675e230b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a838fa65b2b423f0ca37268d9675e230b">IRRXADDRport</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="separator:a838fa65b2b423f0ca37268d9675e230b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd7d2a5a1a3b37a943c03ba13abe9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#affd7d2a5a1a3b37a943c03ba13abe9e2">IRRXADDR0port</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="separator:affd7d2a5a1a3b37a943c03ba13abe9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bf9d66508d3b9e8d7565d3115bf65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a76bf9d66508d3b9e8d7565d3115bf65f">IRRXADDR1port</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="separator:a76bf9d66508d3b9e8d7565d3115bf65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa5f08507bf62a11e3bdaca770a885e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a9fa5f08507bf62a11e3bdaca770a885e">IRRXADDR2port</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="separator:a9fa5f08507bf62a11e3bdaca770a885e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d790b921af850bb5f8bbc7ca24ac50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a87d790b921af850bb5f8bbc7ca24ac50">IRTXCOMdir</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="separator:a87d790b921af850bb5f8bbc7ca24ac50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d156173ca00af092cccab13bddffc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#aa1d156173ca00af092cccab13bddffc1">IRTXADDR0dir</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="separator:aa1d156173ca00af092cccab13bddffc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d68de72680d4eef9adae35f08b0fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a10d68de72680d4eef9adae35f08b0fa2">IRTXADDR1dir</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="separator:a10d68de72680d4eef9adae35f08b0fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5521bdcc3685e74aedf27925f326cd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a5521bdcc3685e74aedf27925f326cd0d">IRRXCOM_Ddir</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="separator:a5521bdcc3685e74aedf27925f326cd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4721fd978809e8292d295df33ba346dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a4721fd978809e8292d295df33ba346dd">IRRXCOM_Adir</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="separator:a4721fd978809e8292d295df33ba346dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffe5733fc7008ae7bcff655252dde24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a9ffe5733fc7008ae7bcff655252dde24">IRRXADDR0dir</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="separator:a9ffe5733fc7008ae7bcff655252dde24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9aed70b99a753e40647885acd1fc387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ae9aed70b99a753e40647885acd1fc387">IRRXADDR1dir</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="separator:ae9aed70b99a753e40647885acd1fc387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36d5faa7ce3d598f6e962d624b2544b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#aa36d5faa7ce3d598f6e962d624b2544b">IRRXADDR2dir</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="separator:aa36d5faa7ce3d598f6e962d624b2544b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c836b59f01ac3418be2874a797304b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#aa6c836b59f01ac3418be2874a797304b">CAN_CLKbit</a>&#160;&#160;&#160;PORTB0</td></tr>
<tr class="separator:aa6c836b59f01ac3418be2874a797304b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7a9954393edd38121c0db0793fcfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a9b7a9954393edd38121c0db0793fcfab">nCS_CANbit</a>&#160;&#160;&#160;PORTB2</td></tr>
<tr class="separator:a9b7a9954393edd38121c0db0793fcfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ec3aa3f7e32dc1e94db7792e37b6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ac1ec3aa3f7e32dc1e94db7792e37b6c7">nCAN_INTbit</a>&#160;&#160;&#160;PORTD2</td></tr>
<tr class="separator:ac1ec3aa3f7e32dc1e94db7792e37b6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cd53e01109c4d610fc1e5900b4b008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a15cd53e01109c4d610fc1e5900b4b008">CAN_CLKport</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="separator:a15cd53e01109c4d610fc1e5900b4b008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73f62282285ee5ec8e1f825e581b5c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ad73f62282285ee5ec8e1f825e581b5c7">nCS_CANport</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="separator:ad73f62282285ee5ec8e1f825e581b5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e96a6859ada673e27f6d622bfe2463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#aa2e96a6859ada673e27f6d622bfe2463">nCAN_INTport</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="separator:aa2e96a6859ada673e27f6d622bfe2463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd19fc02ec9c4871048a4c3d8732b5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#afd19fc02ec9c4871048a4c3d8732b5aa">CAN_CLKdir</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="separator:afd19fc02ec9c4871048a4c3d8732b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf688664dbf0d1d172861327b2c07824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#acf688664dbf0d1d172861327b2c07824">nCS_CANdir</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="separator:acf688664dbf0d1d172861327b2c07824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab900da31aca90599fe2885c76498460f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ab900da31aca90599fe2885c76498460f">nCAN_INTdir</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="separator:ab900da31aca90599fe2885c76498460f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f324337c04c8782ebdf4f29d8b71996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a9f324337c04c8782ebdf4f29d8b71996">I2C_SDAbit</a>&#160;&#160;&#160;PORTC4</td></tr>
<tr class="separator:a9f324337c04c8782ebdf4f29d8b71996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245a20f39d997fbe7d078af5821b7667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a245a20f39d997fbe7d078af5821b7667">I2C_SCLbit</a>&#160;&#160;&#160;PORTC5</td></tr>
<tr class="separator:a245a20f39d997fbe7d078af5821b7667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54eb0a42db8fadfe4019831c1018a34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a54eb0a42db8fadfe4019831c1018a34e">I2C_SDAport</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="separator:a54eb0a42db8fadfe4019831c1018a34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab006bab8a897ffd47e7ada771622e91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ab006bab8a897ffd47e7ada771622e91b">I2C_SCLport</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="separator:ab006bab8a897ffd47e7ada771622e91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc425a67923d21fdef83b7b7fd37674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a1fc425a67923d21fdef83b7b7fd37674">I2C_SDAdir</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="separator:a1fc425a67923d21fdef83b7b7fd37674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c58efdb8dc4042956879517e11066f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a9c58efdb8dc4042956879517e11066f0">I2C_SCLdir</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="separator:a9c58efdb8dc4042956879517e11066f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6af1b51eb8e7beb1e86a05e3eb1f352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#aa6af1b51eb8e7beb1e86a05e3eb1f352">SPI_MOSIbit</a>&#160;&#160;&#160;PORTB3</td></tr>
<tr class="separator:aa6af1b51eb8e7beb1e86a05e3eb1f352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5a8cf8bd0af7f60b1d54b14f272ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a0e5a8cf8bd0af7f60b1d54b14f272ad5">SPI_MISObit</a>&#160;&#160;&#160;PORTB4</td></tr>
<tr class="separator:a0e5a8cf8bd0af7f60b1d54b14f272ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a48fe29a1e2da2bf3aaa5105bacade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ad9a48fe29a1e2da2bf3aaa5105bacade">SPI_SCKbit</a>&#160;&#160;&#160;PORTB5</td></tr>
<tr class="separator:ad9a48fe29a1e2da2bf3aaa5105bacade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff02267ac059206063ff636f43486847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#aff02267ac059206063ff636f43486847">SPI_MOSIport</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="separator:aff02267ac059206063ff636f43486847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd0ed54db7cae8e4068ad987b37350c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a0bd0ed54db7cae8e4068ad987b37350c">SPI_MISOport</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="separator:a0bd0ed54db7cae8e4068ad987b37350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c695ded63a7fb5355eff98d20486cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a38c695ded63a7fb5355eff98d20486cd">SPI_SCKport</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="separator:a38c695ded63a7fb5355eff98d20486cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504855bfa6321af9c77f73c3de7e5367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a504855bfa6321af9c77f73c3de7e5367">SPI_MOSIdir</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="separator:a504855bfa6321af9c77f73c3de7e5367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac50bb72b0e02bac34336b19c9c224d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ac50bb72b0e02bac34336b19c9c224d82">SPI_MISOdir</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="separator:ac50bb72b0e02bac34336b19c9c224d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0259d8f01aa348f07a0dac978aa0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ada0259d8f01aa348f07a0dac978aa0e6">SPI_SCKdir</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="separator:ada0259d8f01aa348f07a0dac978aa0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bba156c1e69f9594520e16c1d286a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a0bba156c1e69f9594520e16c1d286a07">RXDbit</a>&#160;&#160;&#160;PORTD0</td></tr>
<tr class="separator:a0bba156c1e69f9594520e16c1d286a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0012bfd7d33efe61c4b578da40f64f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a0012bfd7d33efe61c4b578da40f64f26">TXDbit</a>&#160;&#160;&#160;PORTD1</td></tr>
<tr class="separator:a0012bfd7d33efe61c4b578da40f64f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880b5677ddf93c4215f79fb4b9a26331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a880b5677ddf93c4215f79fb4b9a26331">RXDport</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="separator:a880b5677ddf93c4215f79fb4b9a26331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4ba05035a277f14e93929b30c9ace7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a0d4ba05035a277f14e93929b30c9ace7">TXDport</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="separator:a0d4ba05035a277f14e93929b30c9ace7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19bbbc48fc87b9aad8b2e339b01190b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#af19bbbc48fc87b9aad8b2e339b01190b">RXDdir</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="separator:af19bbbc48fc87b9aad8b2e339b01190b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f03444aaa3eeffff143ae3425e762e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a5f03444aaa3eeffff143ae3425e762e7">TXDdir</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="separator:a5f03444aaa3eeffff143ae3425e762e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531678340094ac24b82c3e05db440a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a531678340094ac24b82c3e05db440a18">TEST3bit</a>&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#aa6af1b51eb8e7beb1e86a05e3eb1f352">SPI_MOSIbit</a></td></tr>
<tr class="separator:a531678340094ac24b82c3e05db440a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f5d901583e58ce182f0c4c1d86c8f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#af1f5d901583e58ce182f0c4c1d86c8f0">TEST3port</a>&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#aff02267ac059206063ff636f43486847">SPI_MOSIport</a></td></tr>
<tr class="separator:af1f5d901583e58ce182f0c4c1d86c8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dc5deccb648635e5268c1eff8a4c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ad2dc5deccb648635e5268c1eff8a4c08">TEST3dir</a>&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#a504855bfa6321af9c77f73c3de7e5367">SPI_MOSIdir</a></td></tr>
<tr class="separator:ad2dc5deccb648635e5268c1eff8a4c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd412746dbcf8286f13346fa0f87c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a8bd412746dbcf8286f13346fa0f87c6a">VOLTAGE_REFbit</a>&#160;&#160;&#160;PORTD7</td></tr>
<tr class="separator:a8bd412746dbcf8286f13346fa0f87c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31b3f4c98de4856030f9b7f9b4b607c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#ab31b3f4c98de4856030f9b7f9b4b607c">VOLTAGE_REFport</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="separator:ab31b3f4c98de4856030f9b7f9b4b607c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9641063b621c65fa50de6464164156bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="module_2_i_o_8h.html#a9641063b621c65fa50de6464164156bb">VOLTAGE_REFdir</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="separator:a9641063b621c65fa50de6464164156bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aa6c836b59f01ac3418be2874a797304b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_CLKbit&#160;&#160;&#160;PORTB0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00132">132</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd19fc02ec9c4871048a4c3d8732b5aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_CLKdir&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00142">142</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15cd53e01109c4d610fc1e5900b4b008"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_CLKport&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00137">137</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a245a20f39d997fbe7d078af5821b7667"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SCLbit&#160;&#160;&#160;PORTC5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00150">150</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c58efdb8dc4042956879517e11066f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SCLdir&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00158">158</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab006bab8a897ffd47e7ada771622e91b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SCLport&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00154">154</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f324337c04c8782ebdf4f29d8b71996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SDAbit&#160;&#160;&#160;PORTC4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00149">149</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1fc425a67923d21fdef83b7b7fd37674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SDAdir&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00157">157</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54eb0a42db8fadfe4019831c1018a34e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SDAport&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00153">153</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a597a20df312e7ad8c272b7b2a5f5e968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IR_RX_MUX_SELECT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{<a class="code" href="module_2_i_o_8h.html#a838fa65b2b423f0ca37268d9675e230b">\</a></div>
<div class="line"><a class="code" href="module_2_i_o_8h.html#a838fa65b2b423f0ca37268d9675e230b">	IRRXADDRport</a> = ( ~(1 &lt;&lt; <a class="code" href="module_2_i_o_8h.html#a1bc27770a2212492b0428cb24a85658d">IRRXADDR0bit</a>) &amp; ~(1 &lt;&lt; <a class="code" href="module_2_i_o_8h.html#a589df542999bc65d58b077ab6fca692c">IRRXADDR1bit</a>) &amp; ~(1 &lt;&lt; <a class="code" href="module_2_i_o_8h.html#a170fd1983a2e900391c617c11445bc14">IRRXADDR2bit</a>) )\</div>
<div class="line">    | (addr &lt;&lt; <a class="code" href="module_2_i_o_8h.html#a1bc27770a2212492b0428cb24a85658d">IRRXADDR0bit</a>);\</div>
<div class="line">}</div>
<div class="ttc" id="module_2_i_o_8h_html_a170fd1983a2e900391c617c11445bc14"><div class="ttname"><a href="module_2_i_o_8h.html#a170fd1983a2e900391c617c11445bc14">IRRXADDR2bit</a></div><div class="ttdeci">#define IRRXADDR2bit</div><div class="ttdef"><b>Definition:</b> <a href="module_2_i_o_8h_source.html#l00103">IO.h:103</a></div></div>
<div class="ttc" id="module_2_i_o_8h_html_a589df542999bc65d58b077ab6fca692c"><div class="ttname"><a href="module_2_i_o_8h.html#a589df542999bc65d58b077ab6fca692c">IRRXADDR1bit</a></div><div class="ttdeci">#define IRRXADDR1bit</div><div class="ttdef"><b>Definition:</b> <a href="module_2_i_o_8h_source.html#l00102">IO.h:102</a></div></div>
<div class="ttc" id="module_2_i_o_8h_html_a838fa65b2b423f0ca37268d9675e230b"><div class="ttname"><a href="module_2_i_o_8h.html#a838fa65b2b423f0ca37268d9675e230b">IRRXADDRport</a></div><div class="ttdeci">#define IRRXADDRport</div><div class="ttdef"><b>Definition:</b> <a href="module_2_i_o_8h_source.html#l00113">IO.h:113</a></div></div>
<div class="ttc" id="module_2_i_o_8h_html_a1bc27770a2212492b0428cb24a85658d"><div class="ttname"><a href="module_2_i_o_8h.html#a1bc27770a2212492b0428cb24a85658d">IRRXADDR0bit</a></div><div class="ttdeci">#define IRRXADDR0bit</div><div class="ttdef"><b>Definition:</b> <a href="module_2_i_o_8h_source.html#l00101">IO.h:101</a></div></div>
</div><!-- fragment -->
<p>Write IR RX MUX address bits. Connects the IRRXCOM signal to one of the inputs of the MUX based on the "addr" bits. </p>

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00062">62</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25b4300fa0de8c666fef3dafdfd12d8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IR_TX_MUX_SELECT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{<a class="code" href="module_2_i_o_8h.html#ae49c1f8acf48700b713207fb0da79f66">\</a></div>
<div class="line"><a class="code" href="module_2_i_o_8h.html#ae49c1f8acf48700b713207fb0da79f66">	IRTXADDRport</a> = ( ~(1 &lt;&lt; <a class="code" href="module_2_i_o_8h.html#a5179faefbc55748876d29bfc09f14146">IRTXADDR0bit</a>) &amp; ~(1 &lt;&lt; <a class="code" href="module_2_i_o_8h.html#a64c5cf5dcc56918c3af396031f8b70b3">IRTXADDR1bit</a>) )\</div>
<div class="line">    | (addr &lt;&lt; <a class="code" href="module_2_i_o_8h.html#a5179faefbc55748876d29bfc09f14146">IRTXADDR0bit</a>);\</div>
<div class="line">}</div>
<div class="ttc" id="module_2_i_o_8h_html_a64c5cf5dcc56918c3af396031f8b70b3"><div class="ttname"><a href="module_2_i_o_8h.html#a64c5cf5dcc56918c3af396031f8b70b3">IRTXADDR1bit</a></div><div class="ttdeci">#define IRTXADDR1bit</div><div class="ttdef"><b>Definition:</b> <a href="module_2_i_o_8h_source.html#l00097">IO.h:97</a></div></div>
<div class="ttc" id="module_2_i_o_8h_html_a5179faefbc55748876d29bfc09f14146"><div class="ttname"><a href="module_2_i_o_8h.html#a5179faefbc55748876d29bfc09f14146">IRTXADDR0bit</a></div><div class="ttdeci">#define IRTXADDR0bit</div><div class="ttdef"><b>Definition:</b> <a href="module_2_i_o_8h_source.html#l00096">IO.h:96</a></div></div>
<div class="ttc" id="module_2_i_o_8h_html_ae49c1f8acf48700b713207fb0da79f66"><div class="ttname"><a href="module_2_i_o_8h.html#ae49c1f8acf48700b713207fb0da79f66">IRTXADDRport</a></div><div class="ttdeci">#define IRTXADDRport</div><div class="ttdef"><b>Definition:</b> <a href="module_2_i_o_8h_source.html#l00107">IO.h:107</a></div></div>
</div><!-- fragment -->
<p>Write IR TX MUX address bits. Connects the IRTXCOM signal to one of the outputs of the MUX based on the "addr" bits. </p>

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00053">53</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1bc27770a2212492b0428cb24a85658d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR0bit&#160;&#160;&#160;PORTC1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00101">101</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ffe5733fc7008ae7bcff655252dde24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR0dir&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00125">125</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="affd7d2a5a1a3b37a943c03ba13abe9e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR0port&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00114">114</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a589df542999bc65d58b077ab6fca692c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR1bit&#160;&#160;&#160;PORTC2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00102">102</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9aed70b99a753e40647885acd1fc387"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR1dir&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00126">126</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a76bf9d66508d3b9e8d7565d3115bf65f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR1port&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00115">115</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a170fd1983a2e900391c617c11445bc14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR2bit&#160;&#160;&#160;PORTC3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00103">103</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa36d5faa7ce3d598f6e962d624b2544b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR2dir&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00127">127</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fa5f08507bf62a11e3bdaca770a885e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDR2port&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00116">116</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a838fa65b2b423f0ca37268d9675e230b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXADDRport&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00113">113</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a3f4b78cb528a9236221cb1861aecf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXCOM_Abit&#160;&#160;&#160;PORTD6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00100">100</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4721fd978809e8292d295df33ba346dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXCOM_Adir&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00124">124</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a895b8d9e277c11b98a0600ef66a8cec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXCOM_Aport&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00112">112</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb5248599c9d5fd1c8b5a21c6c6d45bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXCOM_Dbit&#160;&#160;&#160;PORTC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00099">99</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5521bdcc3685e74aedf27925f326cd0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXCOM_Ddir&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00123">123</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeff029385bcf768f212a13ae8b3245f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRXCOM_Dport&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00111">111</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5179faefbc55748876d29bfc09f14146"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXADDR0bit&#160;&#160;&#160;PORTD3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00096">96</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1d156173ca00af092cccab13bddffc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXADDR0dir&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00120">120</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc04a7d977ccb66b6a2f656d640503b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXADDR0port&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#ae49c1f8acf48700b713207fb0da79f66">IRTXADDRport</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00108">108</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64c5cf5dcc56918c3af396031f8b70b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXADDR1bit&#160;&#160;&#160;PORTD4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00097">97</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a10d68de72680d4eef9adae35f08b0fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXADDR1dir&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00121">121</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1803676136dd0aa35212035ea2e04799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXADDR1port&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#ae49c1f8acf48700b713207fb0da79f66">IRTXADDRport</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00109">109</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae49c1f8acf48700b713207fb0da79f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXADDRport&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00107">107</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3288acfbf7fcd5cc89be2d73b00985d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXCOMbit&#160;&#160;&#160;PORTB1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00095">95</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87d790b921af850bb5f8bbc7ca24ac50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXCOMdir&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00119">119</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6017b5938cfffa3f99de2ea6519dbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTXCOMport&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00106">106</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0b92872ec8d6f9a2ed6e670405e12d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">o</td><td>)</td>
          <td>&#160;&#160;&#160;(o##port &amp; (1 &lt;&lt; o##bit)) != 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if the specified bit is set. </p>

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00043">43</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1ec3aa3f7e32dc1e94db7792e37b6c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nCAN_INTbit&#160;&#160;&#160;PORTD2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00134">134</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab900da31aca90599fe2885c76498460f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nCAN_INTdir&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00144">144</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2e96a6859ada673e27f6d622bfe2463"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nCAN_INTport&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00139">139</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b7a9954393edd38121c0db0793fcfab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nCS_CANbit&#160;&#160;&#160;PORTB2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00133">133</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="acf688664dbf0d1d172861327b2c07824"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nCS_CANdir&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00143">143</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad73f62282285ee5ec8e1f825e581b5c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nCS_CANport&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00138">138</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53c727421eb1ceffe6085aed3ee00d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nRESETbit&#160;&#160;&#160;PORTC6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00088">88</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7e392e0e0cf6a9725025beaa01582e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nRESETdir&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00090">90</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c2a6f5b5b2fc683eeceb1dcdc84cd18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nRESETport&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00089">89</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a676d1430b78ee1edcaa73308c0b36858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIN_HIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">o</td><td>)</td>
          <td>&#160;&#160;&#160;o##port |= (1 &lt;&lt; o##bit);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a 1 in place of the specified bit in the port register. </p>

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00031">31</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a544189dd175286fcdfb74c5a588eee6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIN_LOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">o</td><td>)</td>
          <td>&#160;&#160;&#160;o##port &amp;= ~(1 &lt;&lt; o##bit);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a 0 in place of the specified bit in the port register. </p>

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00037">37</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab464e141cded5cb94506001fb16fc678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ports_off</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">DDRB = 0;   \</div>
<div class="line">    DDRC = 0;   \</div>
<div class="line">    DDRD = 0;   \</div>
<div class="line">    \</div>
<div class="line">    PORTB = 0;  \</div>
<div class="line">    PORTC = 0;  \</div>
<div class="line">    PORTD = 0;  \</div>
</div><!-- fragment -->
<p>Initialize all ports. </p>

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00070">70</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0bba156c1e69f9594520e16c1d286a07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RXDbit&#160;&#160;&#160;PORTD0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00180">180</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="af19bbbc48fc87b9aad8b2e339b01190b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RXDdir&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00188">188</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a880b5677ddf93c4215f79fb4b9a26331"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RXDport&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00184">184</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3006b11d4dbbd92595c5ce1423559203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_AS_INPUT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">o</td><td>)</td>
          <td>&#160;&#160;&#160;o##dir &amp;= ~(1 &lt;&lt; o##bit);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a 0 in place of the specified bit in the direction register. </p>

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00025">25</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85ea89b082bfc604c3cfc64670afc65d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_AS_OUTPUT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">o</td><td>)</td>
          <td>&#160;&#160;&#160;o##dir |= (1 &lt;&lt; o##bit);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a 1 in place of the specified bit in the direction register. </p>

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00019">19</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e5a8cf8bd0af7f60b1d54b14f272ad5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MISObit&#160;&#160;&#160;PORTB4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00164">164</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac50bb72b0e02bac34336b19c9c224d82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MISOdir&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00174">174</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0bd0ed54db7cae8e4068ad987b37350c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MISOport&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00169">169</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6af1b51eb8e7beb1e86a05e3eb1f352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MOSIbit&#160;&#160;&#160;PORTB3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00163">163</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a504855bfa6321af9c77f73c3de7e5367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MOSIdir&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00173">173</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff02267ac059206063ff636f43486847"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MOSIport&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00168">168</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9a48fe29a1e2da2bf3aaa5105bacade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SCKbit&#160;&#160;&#160;PORTB5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00165">165</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada0259d8f01aa348f07a0dac978aa0e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SCKdir&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00175">175</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38c695ded63a7fb5355eff98d20486cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SCKport&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00170">170</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a531678340094ac24b82c3e05db440a18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TEST3bit&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#aa6af1b51eb8e7beb1e86a05e3eb1f352">SPI_MOSIbit</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00193">193</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2dc5deccb648635e5268c1eff8a4c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TEST3dir&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#a504855bfa6321af9c77f73c3de7e5367">SPI_MOSIdir</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00199">199</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="af1f5d901583e58ce182f0c4c1d86c8f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TEST3port&#160;&#160;&#160;<a class="el" href="module_2_i_o_8h.html#aff02267ac059206063ff636f43486847">SPI_MOSIport</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00196">196</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0012bfd7d33efe61c4b578da40f64f26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TXDbit&#160;&#160;&#160;PORTD1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00181">181</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f03444aaa3eeffff143ae3425e762e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TXDdir&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00189">189</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d4ba05035a277f14e93929b30c9ace7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TXDport&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00185">185</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8bd412746dbcf8286f13346fa0f87c6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VOLTAGE_REFbit&#160;&#160;&#160;PORTD7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00202">202</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9641063b621c65fa50de6464164156bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VOLTAGE_REFdir&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00204">204</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab31b3f4c98de4856030f9b7f9b4b607c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VOLTAGE_REFport&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="module_2_i_o_8h_source.html#l00203">203</a> of file <a class="el" href="module_2_i_o_8h_source.html">IO.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
