// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/18/2024 11:45:33"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	scl,
	sda);
input 	clk;
input 	rst;
output 	scl;
output 	sda;

// Design Ports Information
// scl	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sda	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sda~input_o ;
wire \sda~output_o ;
wire \scl~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Add1~0_combout ;
wire \count~0_combout ;
wire \rst~input_o ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Equal0~9_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \count~7_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \count~6_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Equal0~6_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \count~5_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \count~4_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \count~3_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \count~2_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \count~1_combout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \Add1~59 ;
wire \Add1~60_combout ;
wire \Add1~61 ;
wire \Add1~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~10_combout ;
wire \rst~inputclkctrl_outclk ;
wire \wr_req~q ;
wire \dac_inst|num[1]~0_combout ;
wire \dac_inst|Mux0~0_combout ;
wire \dac_inst|cmd[3]~1_combout ;
wire \dac_inst|wr_req_r~q ;
wire \dac_inst|Selector3~0_combout ;
wire \dac_inst|cstate.RD_REQ~q ;
wire \dac_inst|Selector4~0_combout ;
wire \dac_inst|cstate.RD_WAIT~q ;
wire \dac_inst|Selector2~0_combout ;
wire \dac_inst|cstate.WR_WAIT~q ;
wire \dac_inst|Selector5~0_combout ;
wire \dac_inst|cstate.DONE~q ;
wire \dac_inst|Selector0~0_combout ;
wire \dac_inst|cstate.IDLE~q ;
wire \dac_inst|Selector1~0_combout ;
wire \dac_inst|Selector1~1_combout ;
wire \dac_inst|cstate.WR_REQ~q ;
wire \dac_inst|Selector13~0_combout ;
wire \dac_inst|end_cnt_byte~0_combout ;
wire \dac_inst|Selector15~0_combout ;
wire \dac_inst|Selector7~0_combout ;
wire \dac_inst|inst_i2c|cmd_r[3]~feeder_combout ;
wire \dac_inst|Selector6~0_combout ;
wire \dac_inst|cmd[2]~2_combout ;
wire \dac_inst|cmd_vld~feeder_combout ;
wire \dac_inst|cmd_vld~q ;
wire \dac_inst|Mux3~0_combout ;
wire \dac_inst|Mux3~1_combout ;
wire \dac_inst|cmd[0]~0_combout ;
wire \dac_inst|Selector10~0_combout ;
wire \dac_inst|inst_i2c|Selector3~0_combout ;
wire \dac_inst|inst_i2c|cnt_num~2_combout ;
wire \dac_inst|inst_i2c|Add1~0_combout ;
wire \dac_inst|inst_i2c|Add1~1 ;
wire \dac_inst|inst_i2c|Add1~2_combout ;
wire \dac_inst|inst_i2c|Add1~3 ;
wire \dac_inst|inst_i2c|Add1~4_combout ;
wire \dac_inst|inst_i2c|cnt_bit~5_combout ;
wire \dac_inst|inst_i2c|Add1~5 ;
wire \dac_inst|inst_i2c|Add1~6_combout ;
wire \dac_inst|inst_i2c|Add1~7 ;
wire \dac_inst|inst_i2c|Add1~8_combout ;
wire \dac_inst|inst_i2c|cnt_bit~3_combout ;
wire \dac_inst|inst_i2c|Add1~9 ;
wire \dac_inst|inst_i2c|Add1~10_combout ;
wire \dac_inst|inst_i2c|cnt_bit~2_combout ;
wire \dac_inst|inst_i2c|Add1~11 ;
wire \dac_inst|inst_i2c|Add1~12_combout ;
wire \dac_inst|inst_i2c|cnt_bit~1_combout ;
wire \dac_inst|inst_i2c|Add1~13 ;
wire \dac_inst|inst_i2c|Add1~14_combout ;
wire \dac_inst|inst_i2c|cnt_bit~4_combout ;
wire \dac_inst|inst_i2c|Equal2~0_combout ;
wire \dac_inst|inst_i2c|Add1~15 ;
wire \dac_inst|inst_i2c|Add1~16_combout ;
wire \dac_inst|inst_i2c|cnt_bit~0_combout ;
wire \dac_inst|inst_i2c|Equal4~0_combout ;
wire \dac_inst|inst_i2c|add_cnt_num~0_combout ;
wire \dac_inst|inst_i2c|add_cnt_num~combout ;
wire \dac_inst|inst_i2c|cnt_num~1_combout ;
wire \dac_inst|inst_i2c|cnt_num~0_combout ;
wire \dac_inst|inst_i2c|end_cnt_num~4_combout ;
wire \dac_inst|inst_i2c|cnt_num~3_combout ;
wire \dac_inst|inst_i2c|end_cnt_num~5_combout ;
wire \dac_inst|inst_i2c|Selector3~1_combout ;
wire \dac_inst|inst_i2c|Selector3~2_combout ;
wire \dac_inst|inst_i2c|cstate.RD_DATA~q ;
wire \dac_inst|inst_i2c|cstate.T_ACK~q ;
wire \dac_inst|inst_i2c|end_cnt_num~0_combout ;
wire \dac_inst|inst_i2c|end_cnt_num~1_combout ;
wire \dac_inst|inst_i2c|Selector6~0_combout ;
wire \dac_inst|inst_i2c|Selector6~1_combout ;
wire \dac_inst|inst_i2c|cstate.STOP~q ;
wire \dac_inst|inst_i2c|STOP_IDLE~combout ;
wire \dac_inst|inst_i2c|Selector0~1_combout ;
wire \dac_inst|inst_i2c|Selector0~0_combout ;
wire \dac_inst|inst_i2c|Selector0~2_combout ;
wire \dac_inst|inst_i2c|cstate.IDLE~q ;
wire \dac_inst|inst_i2c|end_cnt_num~2_combout ;
wire \dac_inst|inst_i2c|end_cnt_num~3_combout ;
wire \dac_inst|inst_i2c|end_cnt_num~combout ;
wire \dac_inst|inst_i2c|IDLE_WR_DATA~0_combout ;
wire \dac_inst|inst_i2c|Selector1~0_combout ;
wire \dac_inst|inst_i2c|Selector2~0_combout ;
wire \dac_inst|inst_i2c|Selector2~1_combout ;
wire \dac_inst|inst_i2c|cstate.WR_DATA~q ;
wire \dac_inst|inst_i2c|cstate.R_ACK~q ;
wire \dac_inst|inst_i2c|Selector0~3_combout ;
wire \dac_inst|inst_i2c|done~0_combout ;
wire \dac_inst|end_cnt_byte~combout ;
wire \dac_inst|cnt_byte~3_combout ;
wire \dac_inst|cnt_byte~4_combout ;
wire \dac_inst|cnt_byte[2]~2_combout ;
wire \dac_inst|Selector8~0_combout ;
wire \dac_inst|cmd[1]~3_combout ;
wire \dac_inst|inst_i2c|Selector1~1_combout ;
wire \dac_inst|inst_i2c|cstate.START~q ;
wire \dac_inst|inst_i2c|Equal3~1_combout ;
wire \dac_inst|inst_i2c|Equal4~2_combout ;
wire \dac_inst|inst_i2c|Equal4~1_combout ;
wire \dac_inst|inst_i2c|Equal2~1_combout ;
wire \dac_inst|inst_i2c|Equal3~0_combout ;
wire \dac_inst|inst_i2c|Selector7~3_combout ;
wire \dac_inst|inst_i2c|Selector7~2_combout ;
wire \wr_data[0]~8_combout ;
wire \~GND~combout ;
wire \wr_data[1]~11 ;
wire \wr_data[2]~12_combout ;
wire \wr_data[2]~13 ;
wire \wr_data[3]~14_combout ;
wire \wr_data[3]~15 ;
wire \wr_data[4]~16_combout ;
wire \wr_data[4]~17 ;
wire \wr_data[5]~18_combout ;
wire \wr_data[5]~19 ;
wire \wr_data[6]~20_combout ;
wire \wr_data[6]~21 ;
wire \wr_data[7]~22_combout ;
wire \LessThan0~0_combout ;
wire \wr_data[0]~9 ;
wire \wr_data[1]~10_combout ;
wire \dac_inst|Selector13~1_combout ;
wire \dac_inst|inst_i2c|wr_data_r[5]~feeder_combout ;
wire \dac_inst|device_id_w[3]~feeder_combout ;
wire \dac_inst|Mux8~1_combout ;
wire \dac_inst|Selector11~0_combout ;
wire \dac_inst|Selector14~0_combout ;
wire \dac_inst|Selector12~0_combout ;
wire \dac_inst|inst_i2c|wr_data_r[6]~feeder_combout ;
wire \dac_inst|Selector11~1_combout ;
wire \dac_inst|inst_i2c|Mux0~2_combout ;
wire \dac_inst|inst_i2c|Mux0~3_combout ;
wire \dac_inst|Selector17~0_combout ;
wire \dac_inst|inst_i2c|wr_data_r[1]~feeder_combout ;
wire \dac_inst|Mux21~0_combout ;
wire \dac_inst|Mux21~1_combout ;
wire \dac_inst|op_wr_data[0]~1_combout ;
wire \dac_inst|Mux11~0_combout ;
wire \dac_inst|Selector16~0_combout ;
wire \dac_inst|inst_i2c|wr_data_r[2]~feeder_combout ;
wire \dac_inst|Mux8~0_combout ;
wire \dac_inst|op_wr_data[3]~0_combout ;
wire \dac_inst|Selector15~1_combout ;
wire \dac_inst|Selector15~2_combout ;
wire \dac_inst|inst_i2c|Mux0~0_combout ;
wire \dac_inst|inst_i2c|Mux0~1_combout ;
wire \dac_inst|inst_i2c|Selector7~0_combout ;
wire \dac_inst|inst_i2c|Selector7~1_combout ;
wire \dac_inst|inst_i2c|Selector7~4_combout ;
wire \dac_inst|inst_i2c|sda_out~q ;
wire \dac_inst|inst_i2c|Selector2~2_combout ;
wire \dac_inst|inst_i2c|OE~0_combout ;
wire \dac_inst|inst_i2c|OE~1_combout ;
wire \dac_inst|inst_i2c|OE~2_combout ;
wire \dac_inst|inst_i2c|OE~3_combout ;
wire \dac_inst|inst_i2c|OE~4_combout ;
wire \dac_inst|inst_i2c|OE~q ;
wire \dac_inst|inst_i2c|Equal2~2_combout ;
wire \dac_inst|inst_i2c|scl~0_combout ;
wire \dac_inst|inst_i2c|scl~q ;
wire [4:0] \dac_inst|cmd ;
wire [3:0] \dac_inst|inst_i2c|cnt_num ;
wire [7:0] \dac_inst|op_wr_data ;
wire [7:0] wr_data;
wire [8:0] \dac_inst|inst_i2c|cnt_bit ;
wire [4:0] \dac_inst|inst_i2c|cmd_r ;
wire [2:0] \dac_inst|cnt_byte ;
wire [7:0] \dac_inst|inst_i2c|wr_data_r ;
wire [2:0] \dac_inst|num ;
wire [7:0] \dac_inst|device_id_w ;
wire [31:0] count;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \sda~output (
	.i(!\dac_inst|inst_i2c|sda_out~q ),
	.oe(\dac_inst|inst_i2c|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sda~output_o ),
	.obar());
// synopsys translate_off
defparam \sda~output .bus_hold = "false";
defparam \sda~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \scl~output (
	.i(!\dac_inst|inst_i2c|scl~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scl~output_o ),
	.obar());
// synopsys translate_off
defparam \scl~output .bus_hold = "false";
defparam \scl~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = count[0] $ (VCC)
// \Add1~1  = CARRY(count[0])

	.dataa(gnd),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \count~0 (
// Equation(s):
// \count~0_combout  = (\Add1~0_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~0_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\count~0_combout ),
	.cout());
// synopsys translate_off
defparam \count~0 .lut_mask = 16'h00F0;
defparam \count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y11_N1
dffeas \count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\count~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (count[1] & (!\Add1~1 )) # (!count[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!count[1]))

	.dataa(gnd),
	.datab(count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N3
dffeas \count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (count[2] & (\Add1~3  $ (GND))) # (!count[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((count[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N5
dffeas \count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (count[3] & (!\Add1~5 )) # (!count[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!count[3]))

	.dataa(count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N7
dffeas \count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (count[4] & (\Add1~7  $ (GND))) # (!count[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((count[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N9
dffeas \count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!count[1] & (!count[2] & (!count[4] & !count[3])))

	.dataa(count[1]),
	.datab(count[2]),
	.datac(count[4]),
	.datad(count[3]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0001;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (count[5] & (!\Add1~9 )) # (!count[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!count[5]))

	.dataa(count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N11
dffeas \count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (count[6] & (\Add1~11  $ (GND))) # (!count[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((count[6] & !\Add1~11 ))

	.dataa(gnd),
	.datab(count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \count~7 (
// Equation(s):
// \count~7_combout  = (\Add1~12_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~12_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\count~7_combout ),
	.cout());
// synopsys translate_off
defparam \count~7 .lut_mask = 16'h00F0;
defparam \count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N19
dffeas \count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (count[7] & (!\Add1~13 )) # (!count[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!count[7]))

	.dataa(gnd),
	.datab(count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N15
dffeas \count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (count[8] & (\Add1~15  $ (GND))) # (!count[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((count[8] & !\Add1~15 ))

	.dataa(gnd),
	.datab(count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (count[9] & (!\Add1~17 )) # (!count[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!count[9]))

	.dataa(count[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h5A5F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \count~6 (
// Equation(s):
// \count~6_combout  = (!\Equal0~10_combout  & \Add1~18_combout )

	.dataa(gnd),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\count~6_combout ),
	.cout());
// synopsys translate_off
defparam \count~6 .lut_mask = 16'h3300;
defparam \count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (count[10] & (\Add1~19  $ (GND))) # (!count[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((count[10] & !\Add1~19 ))

	.dataa(gnd),
	.datab(count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hC30C;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count[10] .is_wysiwyg = "true";
defparam \count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (count[11] & (!\Add1~21 )) # (!count[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!count[11]))

	.dataa(count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N23
dffeas \count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count[11] .is_wysiwyg = "true";
defparam \count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (count[12] & (\Add1~23  $ (GND))) # (!count[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((count[12] & !\Add1~23 ))

	.dataa(gnd),
	.datab(count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N25
dffeas \count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count[12] .is_wysiwyg = "true";
defparam \count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (count[9] & !count[10])

	.dataa(gnd),
	.datab(count[9]),
	.datac(gnd),
	.datad(count[10]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h00CC;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N26
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (count[13] & (!\Add1~25 )) # (!count[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!count[13]))

	.dataa(count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h5A5F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N27
dffeas \count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count[13] .is_wysiwyg = "true";
defparam \count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (count[14] & (\Add1~27  $ (GND))) # (!count[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((count[14] & !\Add1~27 ))

	.dataa(gnd),
	.datab(count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hC30C;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \count~5 (
// Equation(s):
// \count~5_combout  = (!\Equal0~10_combout  & \Add1~28_combout )

	.dataa(gnd),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\count~5_combout ),
	.cout());
// synopsys translate_off
defparam \count~5 .lut_mask = 16'h3300;
defparam \count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count[14] .is_wysiwyg = "true";
defparam \count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (count[15] & (!\Add1~29 )) # (!count[15] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!count[15]))

	.dataa(count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h5A5F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count[15] .is_wysiwyg = "true";
defparam \count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (count[16] & (\Add1~31  $ (GND))) # (!count[16] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((count[16] & !\Add1~31 ))

	.dataa(gnd),
	.datab(count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hC30C;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \count~4 (
// Equation(s):
// \count~4_combout  = (!\Equal0~10_combout  & \Add1~32_combout )

	.dataa(gnd),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(\Add1~32_combout ),
	.cin(gnd),
	.combout(\count~4_combout ),
	.cout());
// synopsys translate_off
defparam \count~4 .lut_mask = 16'h3300;
defparam \count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count[16] .is_wysiwyg = "true";
defparam \count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (count[16] & (count[14] & (!count[13] & !count[15])))

	.dataa(count[16]),
	.datab(count[14]),
	.datac(count[13]),
	.datad(count[15]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0008;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!count[12] & (!count[11] & (\Equal0~6_combout  & \Equal0~5_combout )))

	.dataa(count[12]),
	.datab(count[11]),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h1000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!count[7] & (count[6] & (!count[8] & !count[5])))

	.dataa(count[7]),
	.datab(count[6]),
	.datac(count[8]),
	.datad(count[5]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0004;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (count[17] & (!\Add1~33 )) # (!count[17] & ((\Add1~33 ) # (GND)))
// \Add1~35  = CARRY((!\Add1~33 ) # (!count[17]))

	.dataa(count[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h5A5F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \count~3 (
// Equation(s):
// \count~3_combout  = (\Add1~34_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~34_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\count~3_combout ),
	.cout());
// synopsys translate_off
defparam \count~3 .lut_mask = 16'h00F0;
defparam \count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count[17] .is_wysiwyg = "true";
defparam \count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (count[18] & (\Add1~35  $ (GND))) # (!count[18] & (!\Add1~35  & VCC))
// \Add1~37  = CARRY((count[18] & !\Add1~35 ))

	.dataa(count[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hA50A;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \count~2 (
// Equation(s):
// \count~2_combout  = (!\Equal0~10_combout  & \Add1~36_combout )

	.dataa(gnd),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(\Add1~36_combout ),
	.cin(gnd),
	.combout(\count~2_combout ),
	.cout());
// synopsys translate_off
defparam \count~2 .lut_mask = 16'h3300;
defparam \count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N31
dffeas \count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count[18] .is_wysiwyg = "true";
defparam \count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (count[19] & (!\Add1~37 )) # (!count[19] & ((\Add1~37 ) # (GND)))
// \Add1~39  = CARRY((!\Add1~37 ) # (!count[19]))

	.dataa(count[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h5A5F;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \count~1 (
// Equation(s):
// \count~1_combout  = (!\Equal0~10_combout  & \Add1~38_combout )

	.dataa(gnd),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(\Add1~38_combout ),
	.cin(gnd),
	.combout(\count~1_combout ),
	.cout());
// synopsys translate_off
defparam \count~1 .lut_mask = 16'h3300;
defparam \count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count[19] .is_wysiwyg = "true";
defparam \count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (count[20] & (\Add1~39  $ (GND))) # (!count[20] & (!\Add1~39  & VCC))
// \Add1~41  = CARRY((count[20] & !\Add1~39 ))

	.dataa(gnd),
	.datab(count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'hC30C;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N9
dffeas \count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count[20] .is_wysiwyg = "true";
defparam \count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (count[21] & (!\Add1~41 )) # (!count[21] & ((\Add1~41 ) # (GND)))
// \Add1~43  = CARRY((!\Add1~41 ) # (!count[21]))

	.dataa(count[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h5A5F;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N11
dffeas \count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count[21] .is_wysiwyg = "true";
defparam \count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (count[22] & (\Add1~43  $ (GND))) # (!count[22] & (!\Add1~43  & VCC))
// \Add1~45  = CARRY((count[22] & !\Add1~43 ))

	.dataa(count[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hA50A;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N13
dffeas \count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count[22] .is_wysiwyg = "true";
defparam \count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (count[23] & (!\Add1~45 )) # (!count[23] & ((\Add1~45 ) # (GND)))
// \Add1~47  = CARRY((!\Add1~45 ) # (!count[23]))

	.dataa(gnd),
	.datab(count[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h3C3F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N15
dffeas \count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count[23] .is_wysiwyg = "true";
defparam \count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (count[24] & (\Add1~47  $ (GND))) # (!count[24] & (!\Add1~47  & VCC))
// \Add1~49  = CARRY((count[24] & !\Add1~47 ))

	.dataa(gnd),
	.datab(count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'hC30C;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \count[24] .is_wysiwyg = "true";
defparam \count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (count[25] & (!\Add1~49 )) # (!count[25] & ((\Add1~49 ) # (GND)))
// \Add1~51  = CARRY((!\Add1~49 ) # (!count[25]))

	.dataa(gnd),
	.datab(count[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h3C3F;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N19
dffeas \count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \count[25] .is_wysiwyg = "true";
defparam \count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (count[26] & (\Add1~51  $ (GND))) # (!count[26] & (!\Add1~51  & VCC))
// \Add1~53  = CARRY((count[26] & !\Add1~51 ))

	.dataa(gnd),
	.datab(count[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'hC30C;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \count[26] .is_wysiwyg = "true";
defparam \count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (count[27] & (!\Add1~53 )) # (!count[27] & ((\Add1~53 ) # (GND)))
// \Add1~55  = CARRY((!\Add1~53 ) # (!count[27]))

	.dataa(count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h5A5F;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N23
dffeas \count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \count[27] .is_wysiwyg = "true";
defparam \count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (count[28] & (\Add1~55  $ (GND))) # (!count[28] & (!\Add1~55  & VCC))
// \Add1~57  = CARRY((count[28] & !\Add1~55 ))

	.dataa(gnd),
	.datab(count[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'hC30C;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \count[28] .is_wysiwyg = "true";
defparam \count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (count[29] & (!\Add1~57 )) # (!count[29] & ((\Add1~57 ) # (GND)))
// \Add1~59  = CARRY((!\Add1~57 ) # (!count[29]))

	.dataa(count[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'h5A5F;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N27
dffeas \count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \count[29] .is_wysiwyg = "true";
defparam \count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneive_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (count[30] & (\Add1~59  $ (GND))) # (!count[30] & (!\Add1~59  & VCC))
// \Add1~61  = CARRY((count[30] & !\Add1~59 ))

	.dataa(gnd),
	.datab(count[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~59 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'hC30C;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N29
dffeas \count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \count[30] .is_wysiwyg = "true";
defparam \count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = count[31] $ (\Add1~61 )

	.dataa(count[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~61 ),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'h5A5A;
defparam \Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N31
dffeas \count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \count[31] .is_wysiwyg = "true";
defparam \count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!count[29] & (!count[0] & (!count[30] & !count[31])))

	.dataa(count[29]),
	.datab(count[0]),
	.datac(count[30]),
	.datad(count[31]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!count[28] & (!count[25] & (!count[26] & !count[27])))

	.dataa(count[28]),
	.datab(count[25]),
	.datac(count[26]),
	.datad(count[27]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (count[18] & (count[19] & (count[17] & !count[20])))

	.dataa(count[18]),
	.datab(count[19]),
	.datac(count[17]),
	.datad(count[20]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0080;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!count[23] & (!count[22] & (!count[24] & !count[21])))

	.dataa(count[23]),
	.datab(count[22]),
	.datac(count[24]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~1_combout  & (\Equal0~3_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~9_combout  & (\Equal0~7_combout  & (\Equal0~8_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~9_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~8_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas wr_req(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Equal0~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam wr_req.is_wysiwyg = "true";
defparam wr_req.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \dac_inst|num[1]~0 (
// Equation(s):
// \dac_inst|num[1]~0_combout  = (\wr_req~q ) # ((\dac_inst|num [1] & !\dac_inst|end_cnt_byte~combout ))

	.dataa(gnd),
	.datab(\wr_req~q ),
	.datac(\dac_inst|num [1]),
	.datad(\dac_inst|end_cnt_byte~combout ),
	.cin(gnd),
	.combout(\dac_inst|num[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|num[1]~0 .lut_mask = 16'hCCFC;
defparam \dac_inst|num[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N15
dffeas \dac_inst|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|num[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|num[1] .is_wysiwyg = "true";
defparam \dac_inst|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \dac_inst|Mux0~0 (
// Equation(s):
// \dac_inst|Mux0~0_combout  = (\dac_inst|cnt_byte [2] & \dac_inst|cmd [3])

	.dataa(gnd),
	.datab(\dac_inst|cnt_byte [2]),
	.datac(gnd),
	.datad(\dac_inst|cmd [3]),
	.cin(gnd),
	.combout(\dac_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Mux0~0 .lut_mask = 16'hCC00;
defparam \dac_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \dac_inst|cmd[3]~1 (
// Equation(s):
// \dac_inst|cmd[3]~1_combout  = (\dac_inst|cnt_byte [1] & (\dac_inst|Mux0~0_combout )) # (!\dac_inst|cnt_byte [1] & ((\dac_inst|cnt_byte [2])))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(\dac_inst|Mux0~0_combout ),
	.datac(gnd),
	.datad(\dac_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\dac_inst|cmd[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|cmd[3]~1 .lut_mask = 16'hDD88;
defparam \dac_inst|cmd[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \dac_inst|wr_req_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_req~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|wr_req_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|wr_req_r .is_wysiwyg = "true";
defparam \dac_inst|wr_req_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneive_lcell_comb \dac_inst|Selector3~0 (
// Equation(s):
// \dac_inst|Selector3~0_combout  = (\dac_inst|cstate.RD_WAIT~q  & (\dac_inst|inst_i2c|done~0_combout  & !\dac_inst|end_cnt_byte~combout ))

	.dataa(gnd),
	.datab(\dac_inst|cstate.RD_WAIT~q ),
	.datac(\dac_inst|inst_i2c|done~0_combout ),
	.datad(\dac_inst|end_cnt_byte~combout ),
	.cin(gnd),
	.combout(\dac_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector3~0 .lut_mask = 16'h00C0;
defparam \dac_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N25
dffeas \dac_inst|cstate.RD_REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cstate.RD_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cstate.RD_REQ .is_wysiwyg = "true";
defparam \dac_inst|cstate.RD_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \dac_inst|Selector4~0 (
// Equation(s):
// \dac_inst|Selector4~0_combout  = (\dac_inst|cstate.RD_REQ~q ) # ((\dac_inst|cstate.RD_WAIT~q  & !\dac_inst|inst_i2c|done~0_combout ))

	.dataa(gnd),
	.datab(\dac_inst|cstate.RD_REQ~q ),
	.datac(\dac_inst|cstate.RD_WAIT~q ),
	.datad(\dac_inst|inst_i2c|done~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector4~0 .lut_mask = 16'hCCFC;
defparam \dac_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N3
dffeas \dac_inst|cstate.RD_WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cstate.RD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cstate.RD_WAIT .is_wysiwyg = "true";
defparam \dac_inst|cstate.RD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \dac_inst|Selector2~0 (
// Equation(s):
// \dac_inst|Selector2~0_combout  = (\dac_inst|cstate.WR_REQ~q ) # ((!\dac_inst|inst_i2c|done~0_combout  & \dac_inst|cstate.WR_WAIT~q ))

	.dataa(\dac_inst|cstate.WR_REQ~q ),
	.datab(\dac_inst|inst_i2c|done~0_combout ),
	.datac(\dac_inst|cstate.WR_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector2~0 .lut_mask = 16'hBABA;
defparam \dac_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \dac_inst|cstate.WR_WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cstate.WR_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cstate.WR_WAIT .is_wysiwyg = "true";
defparam \dac_inst|cstate.WR_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \dac_inst|Selector5~0 (
// Equation(s):
// \dac_inst|Selector5~0_combout  = (\dac_inst|end_cnt_byte~combout  & ((\dac_inst|cstate.RD_WAIT~q ) # (\dac_inst|cstate.WR_WAIT~q )))

	.dataa(gnd),
	.datab(\dac_inst|cstate.RD_WAIT~q ),
	.datac(\dac_inst|cstate.WR_WAIT~q ),
	.datad(\dac_inst|end_cnt_byte~combout ),
	.cin(gnd),
	.combout(\dac_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector5~0 .lut_mask = 16'hFC00;
defparam \dac_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \dac_inst|cstate.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cstate.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cstate.DONE .is_wysiwyg = "true";
defparam \dac_inst|cstate.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \dac_inst|Selector0~0 (
// Equation(s):
// \dac_inst|Selector0~0_combout  = (!\dac_inst|cstate.DONE~q  & ((\dac_inst|cstate.IDLE~q ) # (\dac_inst|wr_req_r~q )))

	.dataa(\dac_inst|cstate.DONE~q ),
	.datab(gnd),
	.datac(\dac_inst|cstate.IDLE~q ),
	.datad(\dac_inst|wr_req_r~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector0~0 .lut_mask = 16'h5550;
defparam \dac_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \dac_inst|cstate.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cstate.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cstate.IDLE .is_wysiwyg = "true";
defparam \dac_inst|cstate.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \dac_inst|Selector1~0 (
// Equation(s):
// \dac_inst|Selector1~0_combout  = (\dac_inst|wr_req_r~q  & !\dac_inst|cstate.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|wr_req_r~q ),
	.datad(\dac_inst|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector1~0 .lut_mask = 16'h00F0;
defparam \dac_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \dac_inst|Selector1~1 (
// Equation(s):
// \dac_inst|Selector1~1_combout  = (\dac_inst|Selector1~0_combout ) # ((\dac_inst|cstate.WR_WAIT~q  & (\dac_inst|inst_i2c|done~0_combout  & !\dac_inst|end_cnt_byte~combout )))

	.dataa(\dac_inst|Selector1~0_combout ),
	.datab(\dac_inst|cstate.WR_WAIT~q ),
	.datac(\dac_inst|inst_i2c|done~0_combout ),
	.datad(\dac_inst|end_cnt_byte~combout ),
	.cin(gnd),
	.combout(\dac_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector1~1 .lut_mask = 16'hAAEA;
defparam \dac_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N5
dffeas \dac_inst|cstate.WR_REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cstate.WR_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cstate.WR_REQ .is_wysiwyg = "true";
defparam \dac_inst|cstate.WR_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \dac_inst|Selector13~0 (
// Equation(s):
// \dac_inst|Selector13~0_combout  = (\dac_inst|cnt_byte [1] & \dac_inst|cstate.WR_REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [1]),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector13~0 .lut_mask = 16'hF000;
defparam \dac_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \dac_inst|end_cnt_byte~0 (
// Equation(s):
// \dac_inst|end_cnt_byte~0_combout  = (!\dac_inst|cnt_byte [0] & !\dac_inst|cnt_byte [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [0]),
	.datad(\dac_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\dac_inst|end_cnt_byte~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|end_cnt_byte~0 .lut_mask = 16'h000F;
defparam \dac_inst|end_cnt_byte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \dac_inst|Selector15~0 (
// Equation(s):
// \dac_inst|Selector15~0_combout  = (!\dac_inst|cnt_byte [1] & (!\dac_inst|cnt_byte [2] & \dac_inst|cstate.WR_REQ~q ))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [2]),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector15~0 .lut_mask = 16'h0500;
defparam \dac_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \dac_inst|Selector7~0 (
// Equation(s):
// \dac_inst|Selector7~0_combout  = (\dac_inst|cmd [3] & (((\dac_inst|Selector13~0_combout  & \dac_inst|end_cnt_byte~0_combout )) # (!\dac_inst|Selector15~0_combout ))) # (!\dac_inst|cmd [3] & (\dac_inst|Selector13~0_combout  & 
// (\dac_inst|end_cnt_byte~0_combout )))

	.dataa(\dac_inst|cmd [3]),
	.datab(\dac_inst|Selector13~0_combout ),
	.datac(\dac_inst|end_cnt_byte~0_combout ),
	.datad(\dac_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector7~0 .lut_mask = 16'hC0EA;
defparam \dac_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \dac_inst|cmd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|cmd[3]~1_combout ),
	.asdata(\dac_inst|Selector7~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\dac_inst|cstate.RD_REQ~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cmd[3] .is_wysiwyg = "true";
defparam \dac_inst|cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \dac_inst|inst_i2c|cmd_r[3]~feeder (
// Equation(s):
// \dac_inst|inst_i2c|cmd_r[3]~feeder_combout  = \dac_inst|cmd [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac_inst|cmd [3]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cmd_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cmd_r[3]~feeder .lut_mask = 16'hFF00;
defparam \dac_inst|inst_i2c|cmd_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \dac_inst|Selector6~0 (
// Equation(s):
// \dac_inst|Selector6~0_combout  = (!\dac_inst|cnt_byte [2] & (\dac_inst|cstate.WR_REQ~q  & ((!\dac_inst|cnt_byte [1]) # (!\dac_inst|cnt_byte [0]))))

	.dataa(\dac_inst|cnt_byte [0]),
	.datab(\dac_inst|cnt_byte [2]),
	.datac(\dac_inst|cnt_byte [1]),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector6~0 .lut_mask = 16'h1300;
defparam \dac_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \dac_inst|cmd[2]~2 (
// Equation(s):
// \dac_inst|cmd[2]~2_combout  = (\dac_inst|Selector6~0_combout ) # ((\dac_inst|cstate.RD_REQ~q  & ((!\dac_inst|cnt_byte [1]) # (!\dac_inst|cnt_byte [2]))))

	.dataa(\dac_inst|cstate.RD_REQ~q ),
	.datab(\dac_inst|cnt_byte [2]),
	.datac(\dac_inst|cnt_byte [1]),
	.datad(\dac_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|cmd[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|cmd[2]~2 .lut_mask = 16'hFF2A;
defparam \dac_inst|cmd[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \dac_inst|cmd_vld~feeder (
// Equation(s):
// \dac_inst|cmd_vld~feeder_combout  = \dac_inst|cmd[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac_inst|cmd[2]~2_combout ),
	.cin(gnd),
	.combout(\dac_inst|cmd_vld~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|cmd_vld~feeder .lut_mask = 16'hFF00;
defparam \dac_inst|cmd_vld~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \dac_inst|cmd_vld (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|cmd_vld~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cmd_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cmd_vld .is_wysiwyg = "true";
defparam \dac_inst|cmd_vld .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \dac_inst|inst_i2c|cmd_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cmd_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cmd_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cmd_r[3] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cmd_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \dac_inst|Mux3~0 (
// Equation(s):
// \dac_inst|Mux3~0_combout  = \dac_inst|cnt_byte [1] $ (\dac_inst|cnt_byte [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [1]),
	.datad(\dac_inst|cnt_byte [0]),
	.cin(gnd),
	.combout(\dac_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Mux3~0 .lut_mask = 16'h0FF0;
defparam \dac_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \dac_inst|Mux3~1 (
// Equation(s):
// \dac_inst|Mux3~1_combout  = (\dac_inst|cnt_byte [1] & \dac_inst|cmd [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [1]),
	.datad(\dac_inst|cmd [0]),
	.cin(gnd),
	.combout(\dac_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Mux3~1 .lut_mask = 16'hF000;
defparam \dac_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \dac_inst|cmd[0]~0 (
// Equation(s):
// \dac_inst|cmd[0]~0_combout  = (\dac_inst|cnt_byte [2] & ((\dac_inst|Mux3~1_combout ))) # (!\dac_inst|cnt_byte [2] & (!\dac_inst|Mux3~0_combout ))

	.dataa(\dac_inst|Mux3~0_combout ),
	.datab(\dac_inst|cnt_byte [2]),
	.datac(gnd),
	.datad(\dac_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|cmd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|cmd[0]~0 .lut_mask = 16'hDD11;
defparam \dac_inst|cmd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \dac_inst|Selector10~0 (
// Equation(s):
// \dac_inst|Selector10~0_combout  = (\dac_inst|cmd [0] & (((\dac_inst|Selector15~0_combout  & !\dac_inst|cnt_byte [0])) # (!\dac_inst|Selector6~0_combout ))) # (!\dac_inst|cmd [0] & (\dac_inst|Selector15~0_combout  & (!\dac_inst|cnt_byte [0])))

	.dataa(\dac_inst|cmd [0]),
	.datab(\dac_inst|Selector15~0_combout ),
	.datac(\dac_inst|cnt_byte [0]),
	.datad(\dac_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector10~0 .lut_mask = 16'h0CAE;
defparam \dac_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \dac_inst|cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|cmd[0]~0_combout ),
	.asdata(\dac_inst|Selector10~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\dac_inst|cstate.RD_REQ~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cmd[0] .is_wysiwyg = "true";
defparam \dac_inst|cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector3~0 (
// Equation(s):
// \dac_inst|inst_i2c|Selector3~0_combout  = (!\dac_inst|cmd [1] & !\dac_inst|cmd [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|cmd [1]),
	.datad(\dac_inst|cmd [0]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector3~0 .lut_mask = 16'h000F;
defparam \dac_inst|inst_i2c|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_num~2 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_num~2_combout  = (!\dac_inst|inst_i2c|end_cnt_num~combout  & !\dac_inst|inst_i2c|cnt_num [0])

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datac(\dac_inst|inst_i2c|cnt_num [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_num~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_num~2 .lut_mask = 16'h0303;
defparam \dac_inst|inst_i2c|cnt_num~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~0 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~0_combout  = \dac_inst|inst_i2c|cnt_bit [0] $ (VCC)
// \dac_inst|inst_i2c|Add1~1  = CARRY(\dac_inst|inst_i2c|cnt_bit [0])

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cnt_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Add1~0_combout ),
	.cout(\dac_inst|inst_i2c|Add1~1 ));
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~0 .lut_mask = 16'h33CC;
defparam \dac_inst|inst_i2c|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \dac_inst|inst_i2c|cnt_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[0] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~2 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~2_combout  = (\dac_inst|inst_i2c|cnt_bit [1] & (!\dac_inst|inst_i2c|Add1~1 )) # (!\dac_inst|inst_i2c|cnt_bit [1] & ((\dac_inst|inst_i2c|Add1~1 ) # (GND)))
// \dac_inst|inst_i2c|Add1~3  = CARRY((!\dac_inst|inst_i2c|Add1~1 ) # (!\dac_inst|inst_i2c|cnt_bit [1]))

	.dataa(\dac_inst|inst_i2c|cnt_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac_inst|inst_i2c|Add1~1 ),
	.combout(\dac_inst|inst_i2c|Add1~2_combout ),
	.cout(\dac_inst|inst_i2c|Add1~3 ));
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~2 .lut_mask = 16'h5A5F;
defparam \dac_inst|inst_i2c|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \dac_inst|inst_i2c|cnt_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[1] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~4 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~4_combout  = (\dac_inst|inst_i2c|cnt_bit [2] & (\dac_inst|inst_i2c|Add1~3  $ (GND))) # (!\dac_inst|inst_i2c|cnt_bit [2] & (!\dac_inst|inst_i2c|Add1~3  & VCC))
// \dac_inst|inst_i2c|Add1~5  = CARRY((\dac_inst|inst_i2c|cnt_bit [2] & !\dac_inst|inst_i2c|Add1~3 ))

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cnt_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac_inst|inst_i2c|Add1~3 ),
	.combout(\dac_inst|inst_i2c|Add1~4_combout ),
	.cout(\dac_inst|inst_i2c|Add1~5 ));
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~4 .lut_mask = 16'hC30C;
defparam \dac_inst|inst_i2c|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_bit~5 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_bit~5_combout  = (\dac_inst|inst_i2c|Add1~4_combout  & ((!\dac_inst|inst_i2c|add_cnt_num~0_combout ) # (!\dac_inst|inst_i2c|cstate.IDLE~q )))

	.dataa(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.datad(\dac_inst|inst_i2c|Add1~4_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit~5 .lut_mask = 16'h5F00;
defparam \dac_inst|inst_i2c|cnt_bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \dac_inst|inst_i2c|cnt_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_bit~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[2] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~6 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~6_combout  = (\dac_inst|inst_i2c|cnt_bit [3] & (!\dac_inst|inst_i2c|Add1~5 )) # (!\dac_inst|inst_i2c|cnt_bit [3] & ((\dac_inst|inst_i2c|Add1~5 ) # (GND)))
// \dac_inst|inst_i2c|Add1~7  = CARRY((!\dac_inst|inst_i2c|Add1~5 ) # (!\dac_inst|inst_i2c|cnt_bit [3]))

	.dataa(\dac_inst|inst_i2c|cnt_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac_inst|inst_i2c|Add1~5 ),
	.combout(\dac_inst|inst_i2c|Add1~6_combout ),
	.cout(\dac_inst|inst_i2c|Add1~7 ));
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~6 .lut_mask = 16'h5A5F;
defparam \dac_inst|inst_i2c|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \dac_inst|inst_i2c|cnt_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[3] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~8 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~8_combout  = (\dac_inst|inst_i2c|cnt_bit [4] & (\dac_inst|inst_i2c|Add1~7  $ (GND))) # (!\dac_inst|inst_i2c|cnt_bit [4] & (!\dac_inst|inst_i2c|Add1~7  & VCC))
// \dac_inst|inst_i2c|Add1~9  = CARRY((\dac_inst|inst_i2c|cnt_bit [4] & !\dac_inst|inst_i2c|Add1~7 ))

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cnt_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac_inst|inst_i2c|Add1~7 ),
	.combout(\dac_inst|inst_i2c|Add1~8_combout ),
	.cout(\dac_inst|inst_i2c|Add1~9 ));
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~8 .lut_mask = 16'hC30C;
defparam \dac_inst|inst_i2c|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_bit~3 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_bit~3_combout  = (\dac_inst|inst_i2c|Add1~8_combout  & ((!\dac_inst|inst_i2c|cstate.IDLE~q ) # (!\dac_inst|inst_i2c|add_cnt_num~0_combout )))

	.dataa(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datad(\dac_inst|inst_i2c|Add1~8_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit~3 .lut_mask = 16'h5F00;
defparam \dac_inst|inst_i2c|cnt_bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \dac_inst|inst_i2c|cnt_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_bit~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[4] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~10 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~10_combout  = (\dac_inst|inst_i2c|cnt_bit [5] & (!\dac_inst|inst_i2c|Add1~9 )) # (!\dac_inst|inst_i2c|cnt_bit [5] & ((\dac_inst|inst_i2c|Add1~9 ) # (GND)))
// \dac_inst|inst_i2c|Add1~11  = CARRY((!\dac_inst|inst_i2c|Add1~9 ) # (!\dac_inst|inst_i2c|cnt_bit [5]))

	.dataa(\dac_inst|inst_i2c|cnt_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac_inst|inst_i2c|Add1~9 ),
	.combout(\dac_inst|inst_i2c|Add1~10_combout ),
	.cout(\dac_inst|inst_i2c|Add1~11 ));
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~10 .lut_mask = 16'h5A5F;
defparam \dac_inst|inst_i2c|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_bit~2 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_bit~2_combout  = (\dac_inst|inst_i2c|Add1~10_combout  & ((!\dac_inst|inst_i2c|add_cnt_num~0_combout ) # (!\dac_inst|inst_i2c|cstate.IDLE~q )))

	.dataa(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.datad(\dac_inst|inst_i2c|Add1~10_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit~2 .lut_mask = 16'h5F00;
defparam \dac_inst|inst_i2c|cnt_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \dac_inst|inst_i2c|cnt_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_bit~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[5] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~12 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~12_combout  = (\dac_inst|inst_i2c|cnt_bit [6] & (\dac_inst|inst_i2c|Add1~11  $ (GND))) # (!\dac_inst|inst_i2c|cnt_bit [6] & (!\dac_inst|inst_i2c|Add1~11  & VCC))
// \dac_inst|inst_i2c|Add1~13  = CARRY((\dac_inst|inst_i2c|cnt_bit [6] & !\dac_inst|inst_i2c|Add1~11 ))

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cnt_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac_inst|inst_i2c|Add1~11 ),
	.combout(\dac_inst|inst_i2c|Add1~12_combout ),
	.cout(\dac_inst|inst_i2c|Add1~13 ));
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~12 .lut_mask = 16'hC30C;
defparam \dac_inst|inst_i2c|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_bit~1 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_bit~1_combout  = (\dac_inst|inst_i2c|Add1~12_combout  & ((!\dac_inst|inst_i2c|add_cnt_num~0_combout ) # (!\dac_inst|inst_i2c|cstate.IDLE~q )))

	.dataa(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datab(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.datac(gnd),
	.datad(\dac_inst|inst_i2c|Add1~12_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit~1 .lut_mask = 16'h7700;
defparam \dac_inst|inst_i2c|cnt_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \dac_inst|inst_i2c|cnt_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac_inst|inst_i2c|cnt_bit~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[6] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~14 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~14_combout  = (\dac_inst|inst_i2c|cnt_bit [7] & (!\dac_inst|inst_i2c|Add1~13 )) # (!\dac_inst|inst_i2c|cnt_bit [7] & ((\dac_inst|inst_i2c|Add1~13 ) # (GND)))
// \dac_inst|inst_i2c|Add1~15  = CARRY((!\dac_inst|inst_i2c|Add1~13 ) # (!\dac_inst|inst_i2c|cnt_bit [7]))

	.dataa(\dac_inst|inst_i2c|cnt_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac_inst|inst_i2c|Add1~13 ),
	.combout(\dac_inst|inst_i2c|Add1~14_combout ),
	.cout(\dac_inst|inst_i2c|Add1~15 ));
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~14 .lut_mask = 16'h5A5F;
defparam \dac_inst|inst_i2c|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_bit~4 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_bit~4_combout  = (\dac_inst|inst_i2c|Add1~14_combout  & ((!\dac_inst|inst_i2c|cstate.IDLE~q ) # (!\dac_inst|inst_i2c|add_cnt_num~0_combout )))

	.dataa(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datad(\dac_inst|inst_i2c|Add1~14_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit~4 .lut_mask = 16'h5F00;
defparam \dac_inst|inst_i2c|cnt_bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \dac_inst|inst_i2c|cnt_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_bit~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[7] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \dac_inst|inst_i2c|Equal2~0 (
// Equation(s):
// \dac_inst|inst_i2c|Equal2~0_combout  = (\dac_inst|inst_i2c|cnt_bit [7] & (\dac_inst|inst_i2c|cnt_bit [0] & !\dac_inst|inst_i2c|cnt_bit [2]))

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cnt_bit [7]),
	.datac(\dac_inst|inst_i2c|cnt_bit [0]),
	.datad(\dac_inst|inst_i2c|cnt_bit [2]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Equal2~0 .lut_mask = 16'h00C0;
defparam \dac_inst|inst_i2c|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \dac_inst|inst_i2c|Add1~16 (
// Equation(s):
// \dac_inst|inst_i2c|Add1~16_combout  = \dac_inst|inst_i2c|Add1~15  $ (!\dac_inst|inst_i2c|cnt_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac_inst|inst_i2c|cnt_bit [8]),
	.cin(\dac_inst|inst_i2c|Add1~15 ),
	.combout(\dac_inst|inst_i2c|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Add1~16 .lut_mask = 16'hF00F;
defparam \dac_inst|inst_i2c|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_bit~0 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_bit~0_combout  = (\dac_inst|inst_i2c|Add1~16_combout  & ((!\dac_inst|inst_i2c|add_cnt_num~0_combout ) # (!\dac_inst|inst_i2c|cstate.IDLE~q )))

	.dataa(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|Add1~16_combout ),
	.datad(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit~0 .lut_mask = 16'h50F0;
defparam \dac_inst|inst_i2c|cnt_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \dac_inst|inst_i2c|cnt_bit[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_bit~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_bit[8] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \dac_inst|inst_i2c|Equal4~0 (
// Equation(s):
// \dac_inst|inst_i2c|Equal4~0_combout  = (\dac_inst|inst_i2c|cnt_bit [5] & (\dac_inst|inst_i2c|cnt_bit [4] & (\dac_inst|inst_i2c|cnt_bit [6] & \dac_inst|inst_i2c|cnt_bit [8])))

	.dataa(\dac_inst|inst_i2c|cnt_bit [5]),
	.datab(\dac_inst|inst_i2c|cnt_bit [4]),
	.datac(\dac_inst|inst_i2c|cnt_bit [6]),
	.datad(\dac_inst|inst_i2c|cnt_bit [8]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Equal4~0 .lut_mask = 16'h8000;
defparam \dac_inst|inst_i2c|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \dac_inst|inst_i2c|add_cnt_num~0 (
// Equation(s):
// \dac_inst|inst_i2c|add_cnt_num~0_combout  = (!\dac_inst|inst_i2c|cnt_bit [3] & (\dac_inst|inst_i2c|Equal2~0_combout  & (\dac_inst|inst_i2c|cnt_bit [1] & \dac_inst|inst_i2c|Equal4~0_combout )))

	.dataa(\dac_inst|inst_i2c|cnt_bit [3]),
	.datab(\dac_inst|inst_i2c|Equal2~0_combout ),
	.datac(\dac_inst|inst_i2c|cnt_bit [1]),
	.datad(\dac_inst|inst_i2c|Equal4~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|add_cnt_num~0 .lut_mask = 16'h4000;
defparam \dac_inst|inst_i2c|add_cnt_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \dac_inst|inst_i2c|add_cnt_num (
// Equation(s):
// \dac_inst|inst_i2c|add_cnt_num~combout  = (\dac_inst|inst_i2c|cstate.IDLE~q  & \dac_inst|inst_i2c|add_cnt_num~0_combout )

	.dataa(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|add_cnt_num~combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|add_cnt_num .lut_mask = 16'hAA00;
defparam \dac_inst|inst_i2c|add_cnt_num .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \dac_inst|inst_i2c|cnt_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_num~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|add_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_num[0] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_num~1 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_num~1_combout  = (!\dac_inst|inst_i2c|end_cnt_num~combout  & (\dac_inst|inst_i2c|cnt_num [0] $ (\dac_inst|inst_i2c|cnt_num [1])))

	.dataa(\dac_inst|inst_i2c|cnt_num [0]),
	.datab(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datac(\dac_inst|inst_i2c|cnt_num [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_num~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_num~1 .lut_mask = 16'h1212;
defparam \dac_inst|inst_i2c|cnt_num~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \dac_inst|inst_i2c|cnt_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_num~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|add_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_num[1] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_num~0 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_num~0_combout  = (!\dac_inst|inst_i2c|end_cnt_num~combout  & (\dac_inst|inst_i2c|cnt_num [2] $ (((\dac_inst|inst_i2c|cnt_num [1] & \dac_inst|inst_i2c|cnt_num [0])))))

	.dataa(\dac_inst|inst_i2c|cnt_num [1]),
	.datab(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datac(\dac_inst|inst_i2c|cnt_num [2]),
	.datad(\dac_inst|inst_i2c|cnt_num [0]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_num~0 .lut_mask = 16'h1230;
defparam \dac_inst|inst_i2c|cnt_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \dac_inst|inst_i2c|cnt_num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_num~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|add_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_num[2] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \dac_inst|inst_i2c|end_cnt_num~4 (
// Equation(s):
// \dac_inst|inst_i2c|end_cnt_num~4_combout  = (\dac_inst|inst_i2c|cnt_num [1] & (\dac_inst|inst_i2c|cnt_num [0] & \dac_inst|inst_i2c|cnt_num [2]))

	.dataa(\dac_inst|inst_i2c|cnt_num [1]),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|cnt_num [0]),
	.datad(\dac_inst|inst_i2c|cnt_num [2]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|end_cnt_num~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|end_cnt_num~4 .lut_mask = 16'hA000;
defparam \dac_inst|inst_i2c|end_cnt_num~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \dac_inst|inst_i2c|cnt_num~3 (
// Equation(s):
// \dac_inst|inst_i2c|cnt_num~3_combout  = (!\dac_inst|inst_i2c|end_cnt_num~combout  & (\dac_inst|inst_i2c|end_cnt_num~4_combout  $ (\dac_inst|inst_i2c|cnt_num [3])))

	.dataa(\dac_inst|inst_i2c|end_cnt_num~4_combout ),
	.datab(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datac(\dac_inst|inst_i2c|cnt_num [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|cnt_num~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_num~3 .lut_mask = 16'h1212;
defparam \dac_inst|inst_i2c|cnt_num~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \dac_inst|inst_i2c|cnt_num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|cnt_num~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|add_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cnt_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cnt_num[3] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cnt_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \dac_inst|inst_i2c|end_cnt_num~5 (
// Equation(s):
// \dac_inst|inst_i2c|end_cnt_num~5_combout  = (!\dac_inst|inst_i2c|cnt_num [3] & (\dac_inst|inst_i2c|end_cnt_num~4_combout  & \dac_inst|inst_i2c|add_cnt_num~0_combout ))

	.dataa(\dac_inst|inst_i2c|cnt_num [3]),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|end_cnt_num~4_combout ),
	.datad(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|end_cnt_num~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|end_cnt_num~5 .lut_mask = 16'h5000;
defparam \dac_inst|inst_i2c|end_cnt_num~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \dac_inst|cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cmd[2] .is_wysiwyg = "true";
defparam \dac_inst|cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector3~1 (
// Equation(s):
// \dac_inst|inst_i2c|Selector3~1_combout  = (\dac_inst|cmd_vld~q  & (\dac_inst|cmd [2] & !\dac_inst|inst_i2c|cstate.IDLE~q ))

	.dataa(gnd),
	.datab(\dac_inst|cmd_vld~q ),
	.datac(\dac_inst|cmd [2]),
	.datad(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector3~1 .lut_mask = 16'h00C0;
defparam \dac_inst|inst_i2c|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector3~2 (
// Equation(s):
// \dac_inst|inst_i2c|Selector3~2_combout  = (\dac_inst|inst_i2c|Selector3~0_combout  & ((\dac_inst|inst_i2c|Selector3~1_combout ) # ((!\dac_inst|inst_i2c|end_cnt_num~5_combout  & \dac_inst|inst_i2c|cstate.RD_DATA~q )))) # 
// (!\dac_inst|inst_i2c|Selector3~0_combout  & (!\dac_inst|inst_i2c|end_cnt_num~5_combout  & (\dac_inst|inst_i2c|cstate.RD_DATA~q )))

	.dataa(\dac_inst|inst_i2c|Selector3~0_combout ),
	.datab(\dac_inst|inst_i2c|end_cnt_num~5_combout ),
	.datac(\dac_inst|inst_i2c|cstate.RD_DATA~q ),
	.datad(\dac_inst|inst_i2c|Selector3~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector3~2 .lut_mask = 16'hBA30;
defparam \dac_inst|inst_i2c|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \dac_inst|inst_i2c|cstate.RD_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cstate.RD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cstate.RD_DATA .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cstate.RD_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \dac_inst|inst_i2c|cstate.T_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac_inst|inst_i2c|cstate.RD_DATA~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cstate.T_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cstate.T_ACK .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cstate.T_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \dac_inst|inst_i2c|end_cnt_num~0 (
// Equation(s):
// \dac_inst|inst_i2c|end_cnt_num~0_combout  = (!\dac_inst|inst_i2c|cnt_num [1] & (!\dac_inst|inst_i2c|cnt_num [0] & !\dac_inst|inst_i2c|cnt_num [2]))

	.dataa(\dac_inst|inst_i2c|cnt_num [1]),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|cnt_num [0]),
	.datad(\dac_inst|inst_i2c|cnt_num [2]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|end_cnt_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|end_cnt_num~0 .lut_mask = 16'h0005;
defparam \dac_inst|inst_i2c|end_cnt_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \dac_inst|inst_i2c|end_cnt_num~1 (
// Equation(s):
// \dac_inst|inst_i2c|end_cnt_num~1_combout  = (!\dac_inst|inst_i2c|cnt_num [3] & (\dac_inst|inst_i2c|end_cnt_num~0_combout  & \dac_inst|inst_i2c|add_cnt_num~0_combout ))

	.dataa(\dac_inst|inst_i2c|cnt_num [3]),
	.datab(\dac_inst|inst_i2c|end_cnt_num~0_combout ),
	.datac(gnd),
	.datad(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|end_cnt_num~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|end_cnt_num~1 .lut_mask = 16'h4400;
defparam \dac_inst|inst_i2c|end_cnt_num~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector6~0 (
// Equation(s):
// \dac_inst|inst_i2c|Selector6~0_combout  = (\dac_inst|inst_i2c|end_cnt_num~1_combout  & (\dac_inst|inst_i2c|cstate.R_ACK~q  & (\dac_inst|inst_i2c|cmd_r [3]))) # (!\dac_inst|inst_i2c|end_cnt_num~1_combout  & (((\dac_inst|inst_i2c|cstate.STOP~q ))))

	.dataa(\dac_inst|inst_i2c|cstate.R_ACK~q ),
	.datab(\dac_inst|inst_i2c|cmd_r [3]),
	.datac(\dac_inst|inst_i2c|cstate.STOP~q ),
	.datad(\dac_inst|inst_i2c|end_cnt_num~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector6~0 .lut_mask = 16'h88F0;
defparam \dac_inst|inst_i2c|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector6~1 (
// Equation(s):
// \dac_inst|inst_i2c|Selector6~1_combout  = (\dac_inst|inst_i2c|Selector6~0_combout ) # ((\dac_inst|inst_i2c|cstate.T_ACK~q  & (\dac_inst|inst_i2c|cmd_r [3] & \dac_inst|inst_i2c|end_cnt_num~combout )))

	.dataa(\dac_inst|inst_i2c|cstate.T_ACK~q ),
	.datab(\dac_inst|inst_i2c|cmd_r [3]),
	.datac(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datad(\dac_inst|inst_i2c|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector6~1 .lut_mask = 16'hFF80;
defparam \dac_inst|inst_i2c|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \dac_inst|inst_i2c|cstate.STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cstate.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cstate.STOP .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cstate.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \dac_inst|inst_i2c|STOP_IDLE (
// Equation(s):
// \dac_inst|inst_i2c|STOP_IDLE~combout  = (!\dac_inst|inst_i2c|cnt_num [3] & (\dac_inst|inst_i2c|end_cnt_num~0_combout  & (\dac_inst|inst_i2c|cstate.STOP~q  & \dac_inst|inst_i2c|add_cnt_num~0_combout )))

	.dataa(\dac_inst|inst_i2c|cnt_num [3]),
	.datab(\dac_inst|inst_i2c|end_cnt_num~0_combout ),
	.datac(\dac_inst|inst_i2c|cstate.STOP~q ),
	.datad(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|STOP_IDLE~combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|STOP_IDLE .lut_mask = 16'h4000;
defparam \dac_inst|inst_i2c|STOP_IDLE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector0~1 (
// Equation(s):
// \dac_inst|inst_i2c|Selector0~1_combout  = (!\dac_inst|inst_i2c|cstate.IDLE~q  & (((!\dac_inst|cmd [2] & \dac_inst|inst_i2c|Selector3~0_combout )) # (!\dac_inst|cmd_vld~q )))

	.dataa(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datab(\dac_inst|cmd [2]),
	.datac(\dac_inst|cmd_vld~q ),
	.datad(\dac_inst|inst_i2c|Selector3~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector0~1 .lut_mask = 16'h1505;
defparam \dac_inst|inst_i2c|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector0~0 (
// Equation(s):
// \dac_inst|inst_i2c|Selector0~0_combout  = (!\dac_inst|inst_i2c|cmd_r [3] & (\dac_inst|inst_i2c|end_cnt_num~combout  & ((\dac_inst|inst_i2c|cstate.R_ACK~q ) # (\dac_inst|inst_i2c|cstate.T_ACK~q ))))

	.dataa(\dac_inst|inst_i2c|cstate.R_ACK~q ),
	.datab(\dac_inst|inst_i2c|cmd_r [3]),
	.datac(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datad(\dac_inst|inst_i2c|cstate.T_ACK~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector0~0 .lut_mask = 16'h3020;
defparam \dac_inst|inst_i2c|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector0~2 (
// Equation(s):
// \dac_inst|inst_i2c|Selector0~2_combout  = (!\dac_inst|inst_i2c|Selector0~1_combout  & (!\dac_inst|inst_i2c|Selector0~0_combout  & ((!\dac_inst|inst_i2c|STOP_IDLE~combout ) # (!\dac_inst|inst_i2c|cstate.STOP~q ))))

	.dataa(\dac_inst|inst_i2c|cstate.STOP~q ),
	.datab(\dac_inst|inst_i2c|STOP_IDLE~combout ),
	.datac(\dac_inst|inst_i2c|Selector0~1_combout ),
	.datad(\dac_inst|inst_i2c|Selector0~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector0~2 .lut_mask = 16'h0007;
defparam \dac_inst|inst_i2c|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \dac_inst|inst_i2c|cstate.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cstate.IDLE .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cstate.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \dac_inst|inst_i2c|end_cnt_num~2 (
// Equation(s):
// \dac_inst|inst_i2c|end_cnt_num~2_combout  = (\dac_inst|inst_i2c|cnt_num [0] & (\dac_inst|inst_i2c|cnt_num [1] & ((\dac_inst|inst_i2c|cstate.RD_DATA~q ) # (\dac_inst|inst_i2c|cstate.WR_DATA~q )))) # (!\dac_inst|inst_i2c|cnt_num [0] & 
// (!\dac_inst|inst_i2c|cnt_num [1] & (!\dac_inst|inst_i2c|cstate.RD_DATA~q  & !\dac_inst|inst_i2c|cstate.WR_DATA~q )))

	.dataa(\dac_inst|inst_i2c|cnt_num [0]),
	.datab(\dac_inst|inst_i2c|cnt_num [1]),
	.datac(\dac_inst|inst_i2c|cstate.RD_DATA~q ),
	.datad(\dac_inst|inst_i2c|cstate.WR_DATA~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|end_cnt_num~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|end_cnt_num~2 .lut_mask = 16'h8881;
defparam \dac_inst|inst_i2c|end_cnt_num~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \dac_inst|inst_i2c|end_cnt_num~3 (
// Equation(s):
// \dac_inst|inst_i2c|end_cnt_num~3_combout  = (!\dac_inst|inst_i2c|cnt_num [3] & (\dac_inst|inst_i2c|cnt_num [2] $ (((!\dac_inst|inst_i2c|cstate.RD_DATA~q  & !\dac_inst|inst_i2c|cstate.WR_DATA~q )))))

	.dataa(\dac_inst|inst_i2c|cnt_num [3]),
	.datab(\dac_inst|inst_i2c|cnt_num [2]),
	.datac(\dac_inst|inst_i2c|cstate.RD_DATA~q ),
	.datad(\dac_inst|inst_i2c|cstate.WR_DATA~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|end_cnt_num~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|end_cnt_num~3 .lut_mask = 16'h4441;
defparam \dac_inst|inst_i2c|end_cnt_num~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \dac_inst|inst_i2c|end_cnt_num (
// Equation(s):
// \dac_inst|inst_i2c|end_cnt_num~combout  = (\dac_inst|inst_i2c|cstate.IDLE~q  & (\dac_inst|inst_i2c|end_cnt_num~2_combout  & (\dac_inst|inst_i2c|end_cnt_num~3_combout  & \dac_inst|inst_i2c|add_cnt_num~0_combout )))

	.dataa(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datab(\dac_inst|inst_i2c|end_cnt_num~2_combout ),
	.datac(\dac_inst|inst_i2c|end_cnt_num~3_combout ),
	.datad(\dac_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|end_cnt_num .lut_mask = 16'h8000;
defparam \dac_inst|inst_i2c|end_cnt_num .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \dac_inst|inst_i2c|IDLE_WR_DATA~0 (
// Equation(s):
// \dac_inst|inst_i2c|IDLE_WR_DATA~0_combout  = (\dac_inst|cmd_vld~q  & (\dac_inst|cmd [1] & !\dac_inst|inst_i2c|cstate.IDLE~q ))

	.dataa(\dac_inst|cmd_vld~q ),
	.datab(\dac_inst|cmd [1]),
	.datac(gnd),
	.datad(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|IDLE_WR_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|IDLE_WR_DATA~0 .lut_mask = 16'h0088;
defparam \dac_inst|inst_i2c|IDLE_WR_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector1~0 (
// Equation(s):
// \dac_inst|inst_i2c|Selector1~0_combout  = (\dac_inst|cmd [0] & (\dac_inst|cmd_vld~q  & !\dac_inst|inst_i2c|cstate.IDLE~q ))

	.dataa(\dac_inst|cmd [0]),
	.datab(gnd),
	.datac(\dac_inst|cmd_vld~q ),
	.datad(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector1~0 .lut_mask = 16'h00A0;
defparam \dac_inst|inst_i2c|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector2~0 (
// Equation(s):
// \dac_inst|inst_i2c|Selector2~0_combout  = (\dac_inst|inst_i2c|IDLE_WR_DATA~0_combout  & (((\dac_inst|inst_i2c|cstate.WR_DATA~q  & !\dac_inst|inst_i2c|end_cnt_num~5_combout )) # (!\dac_inst|inst_i2c|Selector1~0_combout ))) # 
// (!\dac_inst|inst_i2c|IDLE_WR_DATA~0_combout  & (\dac_inst|inst_i2c|cstate.WR_DATA~q  & (!\dac_inst|inst_i2c|end_cnt_num~5_combout )))

	.dataa(\dac_inst|inst_i2c|IDLE_WR_DATA~0_combout ),
	.datab(\dac_inst|inst_i2c|cstate.WR_DATA~q ),
	.datac(\dac_inst|inst_i2c|end_cnt_num~5_combout ),
	.datad(\dac_inst|inst_i2c|Selector1~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector2~0 .lut_mask = 16'h0CAE;
defparam \dac_inst|inst_i2c|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector2~1 (
// Equation(s):
// \dac_inst|inst_i2c|Selector2~1_combout  = (\dac_inst|inst_i2c|Selector2~0_combout ) # ((\dac_inst|inst_i2c|cmd_r [1] & (\dac_inst|inst_i2c|cstate.START~q  & \dac_inst|inst_i2c|end_cnt_num~combout )))

	.dataa(\dac_inst|inst_i2c|cmd_r [1]),
	.datab(\dac_inst|inst_i2c|cstate.START~q ),
	.datac(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datad(\dac_inst|inst_i2c|Selector2~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector2~1 .lut_mask = 16'hFF80;
defparam \dac_inst|inst_i2c|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \dac_inst|inst_i2c|cstate.WR_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cstate.WR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cstate.WR_DATA .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cstate.WR_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \dac_inst|inst_i2c|cstate.R_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac_inst|inst_i2c|cstate.WR_DATA~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cstate.R_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cstate.R_ACK .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cstate.R_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector0~3 (
// Equation(s):
// \dac_inst|inst_i2c|Selector0~3_combout  = (!\dac_inst|inst_i2c|cmd_r [3] & ((\dac_inst|inst_i2c|cstate.R_ACK~q ) # (\dac_inst|inst_i2c|cstate.T_ACK~q )))

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cmd_r [3]),
	.datac(\dac_inst|inst_i2c|cstate.R_ACK~q ),
	.datad(\dac_inst|inst_i2c|cstate.T_ACK~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector0~3 .lut_mask = 16'h3330;
defparam \dac_inst|inst_i2c|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \dac_inst|inst_i2c|done~0 (
// Equation(s):
// \dac_inst|inst_i2c|done~0_combout  = (\dac_inst|inst_i2c|STOP_IDLE~combout ) # ((\dac_inst|inst_i2c|Selector0~3_combout  & \dac_inst|inst_i2c|end_cnt_num~combout ))

	.dataa(\dac_inst|inst_i2c|Selector0~3_combout ),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datad(\dac_inst|inst_i2c|STOP_IDLE~combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|done~0 .lut_mask = 16'hFFA0;
defparam \dac_inst|inst_i2c|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \dac_inst|end_cnt_byte (
// Equation(s):
// \dac_inst|end_cnt_byte~combout  = (\dac_inst|inst_i2c|done~0_combout  & (\dac_inst|end_cnt_byte~0_combout  & (\dac_inst|cnt_byte [1] $ (!\dac_inst|num [1]))))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(\dac_inst|num [1]),
	.datac(\dac_inst|inst_i2c|done~0_combout ),
	.datad(\dac_inst|end_cnt_byte~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|end_cnt_byte~combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|end_cnt_byte .lut_mask = 16'h9000;
defparam \dac_inst|end_cnt_byte .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \dac_inst|cnt_byte~3 (
// Equation(s):
// \dac_inst|cnt_byte~3_combout  = (!\dac_inst|cnt_byte [0] & !\dac_inst|end_cnt_byte~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [0]),
	.datad(\dac_inst|end_cnt_byte~combout ),
	.cin(gnd),
	.combout(\dac_inst|cnt_byte~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|cnt_byte~3 .lut_mask = 16'h000F;
defparam \dac_inst|cnt_byte~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N23
dffeas \dac_inst|cnt_byte[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|cnt_byte~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cnt_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cnt_byte[0] .is_wysiwyg = "true";
defparam \dac_inst|cnt_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \dac_inst|cnt_byte~4 (
// Equation(s):
// \dac_inst|cnt_byte~4_combout  = (!\dac_inst|end_cnt_byte~combout  & (\dac_inst|cnt_byte [0] $ (\dac_inst|cnt_byte [1])))

	.dataa(\dac_inst|cnt_byte [0]),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [1]),
	.datad(\dac_inst|end_cnt_byte~combout ),
	.cin(gnd),
	.combout(\dac_inst|cnt_byte~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|cnt_byte~4 .lut_mask = 16'h005A;
defparam \dac_inst|cnt_byte~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N7
dffeas \dac_inst|cnt_byte[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|cnt_byte~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|inst_i2c|done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cnt_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cnt_byte[1] .is_wysiwyg = "true";
defparam \dac_inst|cnt_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \dac_inst|cnt_byte[2]~2 (
// Equation(s):
// \dac_inst|cnt_byte[2]~2_combout  = \dac_inst|cnt_byte [2] $ (((\dac_inst|cnt_byte [1] & (\dac_inst|cnt_byte [0] & \dac_inst|inst_i2c|done~0_combout ))))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(\dac_inst|cnt_byte [0]),
	.datac(\dac_inst|cnt_byte [2]),
	.datad(\dac_inst|inst_i2c|done~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|cnt_byte[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|cnt_byte[2]~2 .lut_mask = 16'h78F0;
defparam \dac_inst|cnt_byte[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \dac_inst|cnt_byte[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|cnt_byte[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cnt_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cnt_byte[2] .is_wysiwyg = "true";
defparam \dac_inst|cnt_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \dac_inst|Selector8~0 (
// Equation(s):
// \dac_inst|Selector8~0_combout  = (\dac_inst|cnt_byte [2] & !\dac_inst|cstate.WR_REQ~q )

	.dataa(gnd),
	.datab(\dac_inst|cnt_byte [2]),
	.datac(gnd),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector8~0 .lut_mask = 16'h00CC;
defparam \dac_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \dac_inst|cmd[1]~3 (
// Equation(s):
// \dac_inst|cmd[1]~3_combout  = !\dac_inst|Selector8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac_inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|cmd[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|cmd[1]~3 .lut_mask = 16'h00FF;
defparam \dac_inst|cmd[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \dac_inst|cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|cmd[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|cmd[1] .is_wysiwyg = "true";
defparam \dac_inst|cmd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \dac_inst|inst_i2c|cmd_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac_inst|cmd [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cmd_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cmd_r[1] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cmd_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector1~1 (
// Equation(s):
// \dac_inst|inst_i2c|Selector1~1_combout  = (\dac_inst|inst_i2c|Selector1~0_combout ) # ((\dac_inst|inst_i2c|cstate.START~q  & ((!\dac_inst|inst_i2c|end_cnt_num~1_combout ) # (!\dac_inst|inst_i2c|cmd_r [1]))))

	.dataa(\dac_inst|inst_i2c|cmd_r [1]),
	.datab(\dac_inst|inst_i2c|Selector1~0_combout ),
	.datac(\dac_inst|inst_i2c|cstate.START~q ),
	.datad(\dac_inst|inst_i2c|end_cnt_num~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector1~1 .lut_mask = 16'hDCFC;
defparam \dac_inst|inst_i2c|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \dac_inst|inst_i2c|cstate.START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|cstate.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|cstate.START .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|cstate.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \dac_inst|inst_i2c|Equal3~1 (
// Equation(s):
// \dac_inst|inst_i2c|Equal3~1_combout  = (!\dac_inst|inst_i2c|cnt_bit [7] & (!\dac_inst|inst_i2c|cnt_bit [0] & \dac_inst|inst_i2c|cnt_bit [2]))

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cnt_bit [7]),
	.datac(\dac_inst|inst_i2c|cnt_bit [0]),
	.datad(\dac_inst|inst_i2c|cnt_bit [2]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Equal3~1 .lut_mask = 16'h0300;
defparam \dac_inst|inst_i2c|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \dac_inst|inst_i2c|Equal4~2 (
// Equation(s):
// \dac_inst|inst_i2c|Equal4~2_combout  = (\dac_inst|inst_i2c|cnt_bit [1] & (!\dac_inst|inst_i2c|cnt_bit [3] & (\dac_inst|inst_i2c|Equal4~0_combout  & \dac_inst|inst_i2c|Equal3~1_combout )))

	.dataa(\dac_inst|inst_i2c|cnt_bit [1]),
	.datab(\dac_inst|inst_i2c|cnt_bit [3]),
	.datac(\dac_inst|inst_i2c|Equal4~0_combout ),
	.datad(\dac_inst|inst_i2c|Equal3~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Equal4~2 .lut_mask = 16'h2000;
defparam \dac_inst|inst_i2c|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \dac_inst|inst_i2c|Equal4~1 (
// Equation(s):
// \dac_inst|inst_i2c|Equal4~1_combout  = (\dac_inst|inst_i2c|cnt_bit [5] & (\dac_inst|inst_i2c|cnt_bit [6] & \dac_inst|inst_i2c|cnt_bit [4]))

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cnt_bit [5]),
	.datac(\dac_inst|inst_i2c|cnt_bit [6]),
	.datad(\dac_inst|inst_i2c|cnt_bit [4]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Equal4~1 .lut_mask = 16'hC000;
defparam \dac_inst|inst_i2c|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \dac_inst|inst_i2c|Equal2~1 (
// Equation(s):
// \dac_inst|inst_i2c|Equal2~1_combout  = (!\dac_inst|inst_i2c|cnt_bit [1] & (!\dac_inst|inst_i2c|cnt_bit [8] & (\dac_inst|inst_i2c|cnt_bit [3] & \dac_inst|inst_i2c|Equal4~1_combout )))

	.dataa(\dac_inst|inst_i2c|cnt_bit [1]),
	.datab(\dac_inst|inst_i2c|cnt_bit [8]),
	.datac(\dac_inst|inst_i2c|cnt_bit [3]),
	.datad(\dac_inst|inst_i2c|Equal4~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Equal2~1 .lut_mask = 16'h1000;
defparam \dac_inst|inst_i2c|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \dac_inst|inst_i2c|Equal3~0 (
// Equation(s):
// \dac_inst|inst_i2c|Equal3~0_combout  = (\dac_inst|inst_i2c|cnt_bit [2] & (!\dac_inst|inst_i2c|cnt_bit [7] & (!\dac_inst|inst_i2c|cnt_bit [0] & \dac_inst|inst_i2c|Equal2~1_combout )))

	.dataa(\dac_inst|inst_i2c|cnt_bit [2]),
	.datab(\dac_inst|inst_i2c|cnt_bit [7]),
	.datac(\dac_inst|inst_i2c|cnt_bit [0]),
	.datad(\dac_inst|inst_i2c|Equal2~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Equal3~0 .lut_mask = 16'h0200;
defparam \dac_inst|inst_i2c|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector7~3 (
// Equation(s):
// \dac_inst|inst_i2c|Selector7~3_combout  = (\dac_inst|inst_i2c|Equal3~0_combout ) # ((\dac_inst|inst_i2c|cstate.START~q  & \dac_inst|inst_i2c|Equal4~2_combout ))

	.dataa(\dac_inst|inst_i2c|cstate.START~q ),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|Equal4~2_combout ),
	.datad(\dac_inst|inst_i2c|Equal3~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector7~3 .lut_mask = 16'hFFA0;
defparam \dac_inst|inst_i2c|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector7~2 (
// Equation(s):
// \dac_inst|inst_i2c|Selector7~2_combout  = (\dac_inst|inst_i2c|Equal3~0_combout  & (!\dac_inst|inst_i2c|cstate.STOP~q )) # (!\dac_inst|inst_i2c|Equal3~0_combout  & (!\dac_inst|inst_i2c|Equal4~2_combout  & ((\dac_inst|inst_i2c|cstate.STOP~q ) # 
// (\dac_inst|inst_i2c|cstate.START~q ))))

	.dataa(\dac_inst|inst_i2c|cstate.STOP~q ),
	.datab(\dac_inst|inst_i2c|Equal3~0_combout ),
	.datac(\dac_inst|inst_i2c|Equal4~2_combout ),
	.datad(\dac_inst|inst_i2c|cstate.START~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector7~2 .lut_mask = 16'h4746;
defparam \dac_inst|inst_i2c|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \wr_data[0]~8 (
// Equation(s):
// \wr_data[0]~8_combout  = wr_data[0] $ (VCC)
// \wr_data[0]~9  = CARRY(wr_data[0])

	.dataa(gnd),
	.datab(wr_data[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wr_data[0]~8_combout ),
	.cout(\wr_data[0]~9 ));
// synopsys translate_off
defparam \wr_data[0]~8 .lut_mask = 16'h33CC;
defparam \wr_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \wr_data[1]~10 (
// Equation(s):
// \wr_data[1]~10_combout  = (wr_data[1] & (!\wr_data[0]~9 )) # (!wr_data[1] & ((\wr_data[0]~9 ) # (GND)))
// \wr_data[1]~11  = CARRY((!\wr_data[0]~9 ) # (!wr_data[1]))

	.dataa(gnd),
	.datab(wr_data[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wr_data[0]~9 ),
	.combout(\wr_data[1]~10_combout ),
	.cout(\wr_data[1]~11 ));
// synopsys translate_off
defparam \wr_data[1]~10 .lut_mask = 16'h3C3F;
defparam \wr_data[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \wr_data[2]~12 (
// Equation(s):
// \wr_data[2]~12_combout  = (wr_data[2] & (\wr_data[1]~11  $ (GND))) # (!wr_data[2] & (!\wr_data[1]~11  & VCC))
// \wr_data[2]~13  = CARRY((wr_data[2] & !\wr_data[1]~11 ))

	.dataa(wr_data[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wr_data[1]~11 ),
	.combout(\wr_data[2]~12_combout ),
	.cout(\wr_data[2]~13 ));
// synopsys translate_off
defparam \wr_data[2]~12 .lut_mask = 16'hA50A;
defparam \wr_data[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \wr_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data[2] .is_wysiwyg = "true";
defparam \wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \wr_data[3]~14 (
// Equation(s):
// \wr_data[3]~14_combout  = (wr_data[3] & (!\wr_data[2]~13 )) # (!wr_data[3] & ((\wr_data[2]~13 ) # (GND)))
// \wr_data[3]~15  = CARRY((!\wr_data[2]~13 ) # (!wr_data[3]))

	.dataa(gnd),
	.datab(wr_data[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wr_data[2]~13 ),
	.combout(\wr_data[3]~14_combout ),
	.cout(\wr_data[3]~15 ));
// synopsys translate_off
defparam \wr_data[3]~14 .lut_mask = 16'h3C3F;
defparam \wr_data[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \wr_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data[3]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data[3] .is_wysiwyg = "true";
defparam \wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \wr_data[4]~16 (
// Equation(s):
// \wr_data[4]~16_combout  = (wr_data[4] & (\wr_data[3]~15  & VCC)) # (!wr_data[4] & (!\wr_data[3]~15 ))
// \wr_data[4]~17  = CARRY((!wr_data[4] & !\wr_data[3]~15 ))

	.dataa(wr_data[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wr_data[3]~15 ),
	.combout(\wr_data[4]~16_combout ),
	.cout(\wr_data[4]~17 ));
// synopsys translate_off
defparam \wr_data[4]~16 .lut_mask = 16'hA505;
defparam \wr_data[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \wr_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data[4]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data[4] .is_wysiwyg = "true";
defparam \wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \wr_data[5]~18 (
// Equation(s):
// \wr_data[5]~18_combout  = (wr_data[5] & ((GND) # (!\wr_data[4]~17 ))) # (!wr_data[5] & (\wr_data[4]~17  $ (GND)))
// \wr_data[5]~19  = CARRY((wr_data[5]) # (!\wr_data[4]~17 ))

	.dataa(wr_data[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wr_data[4]~17 ),
	.combout(\wr_data[5]~18_combout ),
	.cout(\wr_data[5]~19 ));
// synopsys translate_off
defparam \wr_data[5]~18 .lut_mask = 16'h5AAF;
defparam \wr_data[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \wr_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data[5]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data[5] .is_wysiwyg = "true";
defparam \wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \wr_data[6]~20 (
// Equation(s):
// \wr_data[6]~20_combout  = (wr_data[6] & (\wr_data[5]~19  & VCC)) # (!wr_data[6] & (!\wr_data[5]~19 ))
// \wr_data[6]~21  = CARRY((!wr_data[6] & !\wr_data[5]~19 ))

	.dataa(gnd),
	.datab(wr_data[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wr_data[5]~19 ),
	.combout(\wr_data[6]~20_combout ),
	.cout(\wr_data[6]~21 ));
// synopsys translate_off
defparam \wr_data[6]~20 .lut_mask = 16'hC303;
defparam \wr_data[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \wr_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data[6]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data[6] .is_wysiwyg = "true";
defparam \wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \wr_data[7]~22 (
// Equation(s):
// \wr_data[7]~22_combout  = \wr_data[6]~21  $ (wr_data[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(wr_data[7]),
	.cin(\wr_data[6]~21 ),
	.combout(\wr_data[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data[7]~22 .lut_mask = 16'h0FF0;
defparam \wr_data[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \wr_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data[7]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data[7] .is_wysiwyg = "true";
defparam \wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!wr_data[7] & ((wr_data[5]) # ((wr_data[6]) # (wr_data[4]))))

	.dataa(wr_data[5]),
	.datab(wr_data[7]),
	.datac(wr_data[6]),
	.datad(wr_data[4]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h3332;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \wr_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data[0] .is_wysiwyg = "true";
defparam \wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \wr_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data[1] .is_wysiwyg = "true";
defparam \wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \dac_inst|Selector13~1 (
// Equation(s):
// \dac_inst|Selector13~1_combout  = (wr_data[1] & (\dac_inst|cnt_byte [1] & \dac_inst|cstate.WR_REQ~q ))

	.dataa(wr_data[1]),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [1]),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector13~1 .lut_mask = 16'hA000;
defparam \dac_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \dac_inst|op_wr_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|op_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|op_wr_data[5] .is_wysiwyg = "true";
defparam \dac_inst|op_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \dac_inst|inst_i2c|wr_data_r[5]~feeder (
// Equation(s):
// \dac_inst|inst_i2c|wr_data_r[5]~feeder_combout  = \dac_inst|op_wr_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|op_wr_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|wr_data_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[5]~feeder .lut_mask = 16'hF0F0;
defparam \dac_inst|inst_i2c|wr_data_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N5
dffeas \dac_inst|inst_i2c|wr_data_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|wr_data_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|wr_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[5] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|wr_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \dac_inst|device_id_w[3]~feeder (
// Equation(s):
// \dac_inst|device_id_w[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac_inst|device_id_w[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|device_id_w[3]~feeder .lut_mask = 16'hFFFF;
defparam \dac_inst|device_id_w[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N23
dffeas \dac_inst|device_id_w[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|device_id_w[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|device_id_w [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|device_id_w[3] .is_wysiwyg = "true";
defparam \dac_inst|device_id_w[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \dac_inst|Mux8~1 (
// Equation(s):
// \dac_inst|Mux8~1_combout  = (\dac_inst|device_id_w [3] & !\dac_inst|cnt_byte [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|device_id_w [3]),
	.datad(\dac_inst|cnt_byte [0]),
	.cin(gnd),
	.combout(\dac_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Mux8~1 .lut_mask = 16'h00F0;
defparam \dac_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \dac_inst|Selector11~0 (
// Equation(s):
// \dac_inst|Selector11~0_combout  = (\dac_inst|cnt_byte [1] & ((\dac_inst|cstate.WR_REQ~q ) # ((\dac_inst|cnt_byte [0])))) # (!\dac_inst|cnt_byte [1] & (!\dac_inst|cstate.WR_REQ~q  & (!\dac_inst|cnt_byte [0] & !\dac_inst|cnt_byte [2])))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(\dac_inst|cstate.WR_REQ~q ),
	.datac(\dac_inst|cnt_byte [0]),
	.datad(\dac_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\dac_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector11~0 .lut_mask = 16'hA8A9;
defparam \dac_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \dac_inst|Selector14~0 (
// Equation(s):
// \dac_inst|Selector14~0_combout  = (\dac_inst|Selector11~0_combout  & ((wr_data[0]) # ((!\dac_inst|cstate.WR_REQ~q )))) # (!\dac_inst|Selector11~0_combout  & (((\dac_inst|Mux8~1_combout  & \dac_inst|cstate.WR_REQ~q ))))

	.dataa(wr_data[0]),
	.datab(\dac_inst|Mux8~1_combout ),
	.datac(\dac_inst|Selector11~0_combout ),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector14~0 .lut_mask = 16'hACF0;
defparam \dac_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \dac_inst|op_wr_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|op_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|op_wr_data[4] .is_wysiwyg = "true";
defparam \dac_inst|op_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \dac_inst|inst_i2c|wr_data_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac_inst|op_wr_data [4]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|wr_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[4] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|wr_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \dac_inst|Selector12~0 (
// Equation(s):
// \dac_inst|Selector12~0_combout  = (\dac_inst|cnt_byte [1] & (wr_data[2] & \dac_inst|cstate.WR_REQ~q ))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(gnd),
	.datac(wr_data[2]),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector12~0 .lut_mask = 16'hA000;
defparam \dac_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \dac_inst|op_wr_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|op_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|op_wr_data[6] .is_wysiwyg = "true";
defparam \dac_inst|op_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \dac_inst|inst_i2c|wr_data_r[6]~feeder (
// Equation(s):
// \dac_inst|inst_i2c|wr_data_r[6]~feeder_combout  = \dac_inst|op_wr_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac_inst|op_wr_data [6]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|wr_data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \dac_inst|inst_i2c|wr_data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \dac_inst|inst_i2c|wr_data_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|wr_data_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|wr_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[6] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|wr_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \dac_inst|Selector11~1 (
// Equation(s):
// \dac_inst|Selector11~1_combout  = (\dac_inst|Selector11~0_combout  & ((wr_data[3]) # ((!\dac_inst|cstate.WR_REQ~q )))) # (!\dac_inst|Selector11~0_combout  & (((\dac_inst|Mux8~1_combout  & \dac_inst|cstate.WR_REQ~q ))))

	.dataa(wr_data[3]),
	.datab(\dac_inst|Mux8~1_combout ),
	.datac(\dac_inst|Selector11~0_combout ),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector11~1 .lut_mask = 16'hACF0;
defparam \dac_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \dac_inst|op_wr_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|op_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|op_wr_data[7] .is_wysiwyg = "true";
defparam \dac_inst|op_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \dac_inst|inst_i2c|wr_data_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac_inst|op_wr_data [7]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|wr_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[7] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|wr_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \dac_inst|inst_i2c|Mux0~2 (
// Equation(s):
// \dac_inst|inst_i2c|Mux0~2_combout  = (\dac_inst|inst_i2c|cnt_num [0] & ((\dac_inst|inst_i2c|wr_data_r [6]) # ((\dac_inst|inst_i2c|cnt_num [1])))) # (!\dac_inst|inst_i2c|cnt_num [0] & (((\dac_inst|inst_i2c|wr_data_r [7] & !\dac_inst|inst_i2c|cnt_num 
// [1]))))

	.dataa(\dac_inst|inst_i2c|wr_data_r [6]),
	.datab(\dac_inst|inst_i2c|cnt_num [0]),
	.datac(\dac_inst|inst_i2c|wr_data_r [7]),
	.datad(\dac_inst|inst_i2c|cnt_num [1]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Mux0~2 .lut_mask = 16'hCCB8;
defparam \dac_inst|inst_i2c|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \dac_inst|inst_i2c|Mux0~3 (
// Equation(s):
// \dac_inst|inst_i2c|Mux0~3_combout  = (\dac_inst|inst_i2c|cnt_num [1] & ((\dac_inst|inst_i2c|Mux0~2_combout  & ((\dac_inst|inst_i2c|wr_data_r [4]))) # (!\dac_inst|inst_i2c|Mux0~2_combout  & (\dac_inst|inst_i2c|wr_data_r [5])))) # 
// (!\dac_inst|inst_i2c|cnt_num [1] & (((\dac_inst|inst_i2c|Mux0~2_combout ))))

	.dataa(\dac_inst|inst_i2c|cnt_num [1]),
	.datab(\dac_inst|inst_i2c|wr_data_r [5]),
	.datac(\dac_inst|inst_i2c|wr_data_r [4]),
	.datad(\dac_inst|inst_i2c|Mux0~2_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Mux0~3 .lut_mask = 16'hF588;
defparam \dac_inst|inst_i2c|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \dac_inst|Selector17~0 (
// Equation(s):
// \dac_inst|Selector17~0_combout  = (\dac_inst|cnt_byte [0] & (!wr_data[5] & \dac_inst|cstate.WR_REQ~q ))

	.dataa(gnd),
	.datab(\dac_inst|cnt_byte [0]),
	.datac(wr_data[5]),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector17~0 .lut_mask = 16'h0C00;
defparam \dac_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N3
dffeas \dac_inst|op_wr_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|op_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|op_wr_data[1] .is_wysiwyg = "true";
defparam \dac_inst|op_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \dac_inst|inst_i2c|wr_data_r[1]~feeder (
// Equation(s):
// \dac_inst|inst_i2c|wr_data_r[1]~feeder_combout  = \dac_inst|op_wr_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac_inst|op_wr_data [1]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|wr_data_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[1]~feeder .lut_mask = 16'hFF00;
defparam \dac_inst|inst_i2c|wr_data_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \dac_inst|inst_i2c|wr_data_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|wr_data_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|wr_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[1] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|wr_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \dac_inst|Mux21~0 (
// Equation(s):
// \dac_inst|Mux21~0_combout  = (\dac_inst|cnt_byte [2]) # ((\dac_inst|cnt_byte [1] & \dac_inst|cnt_byte [0]))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(gnd),
	.datac(\dac_inst|cnt_byte [0]),
	.datad(\dac_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\dac_inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Mux21~0 .lut_mask = 16'hFFA0;
defparam \dac_inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \dac_inst|Mux21~1 (
// Equation(s):
// \dac_inst|Mux21~1_combout  = (\dac_inst|Mux21~0_combout  & (((\dac_inst|op_wr_data [0])))) # (!\dac_inst|Mux21~0_combout  & (\dac_inst|cnt_byte [0] & ((!wr_data[4]))))

	.dataa(\dac_inst|cnt_byte [0]),
	.datab(\dac_inst|op_wr_data [0]),
	.datac(wr_data[4]),
	.datad(\dac_inst|Mux21~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Mux21~1 .lut_mask = 16'hCC0A;
defparam \dac_inst|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \dac_inst|op_wr_data[0]~1 (
// Equation(s):
// \dac_inst|op_wr_data[0]~1_combout  = (\dac_inst|cstate.WR_REQ~q  & ((\dac_inst|Mux21~1_combout ))) # (!\dac_inst|cstate.WR_REQ~q  & (\dac_inst|op_wr_data [0]))

	.dataa(gnd),
	.datab(\dac_inst|cstate.WR_REQ~q ),
	.datac(\dac_inst|op_wr_data [0]),
	.datad(\dac_inst|Mux21~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|op_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|op_wr_data[0]~1 .lut_mask = 16'hFC30;
defparam \dac_inst|op_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \dac_inst|Mux11~0 (
// Equation(s):
// \dac_inst|Mux11~0_combout  = (\dac_inst|cnt_byte [1] & ((\dac_inst|cnt_byte [2] & (\dac_inst|op_wr_data [0])) # (!\dac_inst|cnt_byte [2] & ((\dac_inst|cnt_byte [0])))))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(\dac_inst|op_wr_data [0]),
	.datac(\dac_inst|cnt_byte [0]),
	.datad(\dac_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\dac_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Mux11~0 .lut_mask = 16'h88A0;
defparam \dac_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \dac_inst|op_wr_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|op_wr_data[0]~1_combout ),
	.asdata(\dac_inst|Mux11~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac_inst|cstate.RD_REQ~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|op_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|op_wr_data[0] .is_wysiwyg = "true";
defparam \dac_inst|op_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N3
dffeas \dac_inst|inst_i2c|wr_data_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac_inst|op_wr_data [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|wr_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[0] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|wr_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \dac_inst|Selector16~0 (
// Equation(s):
// \dac_inst|Selector16~0_combout  = (\dac_inst|cnt_byte [0] & (!wr_data[6] & \dac_inst|cstate.WR_REQ~q ))

	.dataa(gnd),
	.datab(\dac_inst|cnt_byte [0]),
	.datac(wr_data[6]),
	.datad(\dac_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\dac_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector16~0 .lut_mask = 16'h0C00;
defparam \dac_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \dac_inst|op_wr_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|op_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|op_wr_data[2] .is_wysiwyg = "true";
defparam \dac_inst|op_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \dac_inst|inst_i2c|wr_data_r[2]~feeder (
// Equation(s):
// \dac_inst|inst_i2c|wr_data_r[2]~feeder_combout  = \dac_inst|op_wr_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac_inst|op_wr_data [2]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|wr_data_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[2]~feeder .lut_mask = 16'hFF00;
defparam \dac_inst|inst_i2c|wr_data_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \dac_inst|inst_i2c|wr_data_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|wr_data_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|wr_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[2] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|wr_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \dac_inst|Mux8~0 (
// Equation(s):
// \dac_inst|Mux8~0_combout  = (\dac_inst|cnt_byte [2] & ((\dac_inst|op_wr_data [3]))) # (!\dac_inst|cnt_byte [2] & (\dac_inst|cnt_byte [0]))

	.dataa(gnd),
	.datab(\dac_inst|cnt_byte [0]),
	.datac(\dac_inst|cnt_byte [2]),
	.datad(\dac_inst|op_wr_data [3]),
	.cin(gnd),
	.combout(\dac_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Mux8~0 .lut_mask = 16'hFC0C;
defparam \dac_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \dac_inst|op_wr_data[3]~0 (
// Equation(s):
// \dac_inst|op_wr_data[3]~0_combout  = (\dac_inst|cnt_byte [1] & (\dac_inst|Mux8~0_combout )) # (!\dac_inst|cnt_byte [1] & ((\dac_inst|end_cnt_byte~0_combout )))

	.dataa(\dac_inst|cnt_byte [1]),
	.datab(\dac_inst|Mux8~0_combout ),
	.datac(gnd),
	.datad(\dac_inst|end_cnt_byte~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|op_wr_data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|op_wr_data[3]~0 .lut_mask = 16'hDD88;
defparam \dac_inst|op_wr_data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \dac_inst|Selector15~1 (
// Equation(s):
// \dac_inst|Selector15~1_combout  = (\dac_inst|Selector15~0_combout  & ((\dac_inst|cnt_byte [0] & ((wr_data[7]))) # (!\dac_inst|cnt_byte [0] & (\dac_inst|device_id_w [3]))))

	.dataa(\dac_inst|device_id_w [3]),
	.datab(\dac_inst|cnt_byte [0]),
	.datac(wr_data[7]),
	.datad(\dac_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector15~1 .lut_mask = 16'hE200;
defparam \dac_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \dac_inst|Selector15~2 (
// Equation(s):
// \dac_inst|Selector15~2_combout  = (\dac_inst|Selector15~1_combout ) # ((\dac_inst|op_wr_data [3] & !\dac_inst|Selector6~0_combout ))

	.dataa(gnd),
	.datab(\dac_inst|op_wr_data [3]),
	.datac(\dac_inst|Selector15~1_combout ),
	.datad(\dac_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|Selector15~2 .lut_mask = 16'hF0FC;
defparam \dac_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \dac_inst|op_wr_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|op_wr_data[3]~0_combout ),
	.asdata(\dac_inst|Selector15~2_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\dac_inst|cstate.RD_REQ~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|op_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|op_wr_data[3] .is_wysiwyg = "true";
defparam \dac_inst|op_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \dac_inst|inst_i2c|wr_data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac_inst|op_wr_data [3]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|wr_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|wr_data_r[3] .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|wr_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \dac_inst|inst_i2c|Mux0~0 (
// Equation(s):
// \dac_inst|inst_i2c|Mux0~0_combout  = (\dac_inst|inst_i2c|cnt_num [0] & ((\dac_inst|inst_i2c|wr_data_r [2]) # ((\dac_inst|inst_i2c|cnt_num [1])))) # (!\dac_inst|inst_i2c|cnt_num [0] & (((\dac_inst|inst_i2c|wr_data_r [3] & !\dac_inst|inst_i2c|cnt_num 
// [1]))))

	.dataa(\dac_inst|inst_i2c|wr_data_r [2]),
	.datab(\dac_inst|inst_i2c|cnt_num [0]),
	.datac(\dac_inst|inst_i2c|wr_data_r [3]),
	.datad(\dac_inst|inst_i2c|cnt_num [1]),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Mux0~0 .lut_mask = 16'hCCB8;
defparam \dac_inst|inst_i2c|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \dac_inst|inst_i2c|Mux0~1 (
// Equation(s):
// \dac_inst|inst_i2c|Mux0~1_combout  = (\dac_inst|inst_i2c|cnt_num [1] & ((\dac_inst|inst_i2c|Mux0~0_combout  & ((\dac_inst|inst_i2c|wr_data_r [0]))) # (!\dac_inst|inst_i2c|Mux0~0_combout  & (\dac_inst|inst_i2c|wr_data_r [1])))) # 
// (!\dac_inst|inst_i2c|cnt_num [1] & (((\dac_inst|inst_i2c|Mux0~0_combout ))))

	.dataa(\dac_inst|inst_i2c|cnt_num [1]),
	.datab(\dac_inst|inst_i2c|wr_data_r [1]),
	.datac(\dac_inst|inst_i2c|wr_data_r [0]),
	.datad(\dac_inst|inst_i2c|Mux0~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Mux0~1 .lut_mask = 16'hF588;
defparam \dac_inst|inst_i2c|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector7~0 (
// Equation(s):
// \dac_inst|inst_i2c|Selector7~0_combout  = (\dac_inst|inst_i2c|cnt_num [2] & ((\dac_inst|inst_i2c|Mux0~1_combout ))) # (!\dac_inst|inst_i2c|cnt_num [2] & (\dac_inst|inst_i2c|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\dac_inst|inst_i2c|cnt_num [2]),
	.datac(\dac_inst|inst_i2c|Mux0~3_combout ),
	.datad(\dac_inst|inst_i2c|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector7~0 .lut_mask = 16'hFC30;
defparam \dac_inst|inst_i2c|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector7~1 (
// Equation(s):
// \dac_inst|inst_i2c|Selector7~1_combout  = (\dac_inst|inst_i2c|cstate.T_ACK~q ) # ((\dac_inst|inst_i2c|cstate.WR_DATA~q  & ((!\dac_inst|inst_i2c|Selector7~0_combout ) # (!\dac_inst|inst_i2c|Equal3~0_combout ))))

	.dataa(\dac_inst|inst_i2c|cstate.WR_DATA~q ),
	.datab(\dac_inst|inst_i2c|Equal3~0_combout ),
	.datac(\dac_inst|inst_i2c|cstate.T_ACK~q ),
	.datad(\dac_inst|inst_i2c|Selector7~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector7~1 .lut_mask = 16'hF2FA;
defparam \dac_inst|inst_i2c|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector7~4 (
// Equation(s):
// \dac_inst|inst_i2c|Selector7~4_combout  = (\dac_inst|inst_i2c|Selector7~3_combout  & (((\dac_inst|inst_i2c|Selector7~1_combout )) # (!\dac_inst|inst_i2c|Selector7~2_combout ))) # (!\dac_inst|inst_i2c|Selector7~3_combout  & (\dac_inst|inst_i2c|sda_out~q  & 
// ((\dac_inst|inst_i2c|Selector7~2_combout ) # (\dac_inst|inst_i2c|Selector7~1_combout ))))

	.dataa(\dac_inst|inst_i2c|Selector7~3_combout ),
	.datab(\dac_inst|inst_i2c|Selector7~2_combout ),
	.datac(\dac_inst|inst_i2c|sda_out~q ),
	.datad(\dac_inst|inst_i2c|Selector7~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector7~4 .lut_mask = 16'hFA62;
defparam \dac_inst|inst_i2c|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \dac_inst|inst_i2c|sda_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|Selector7~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|sda_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|sda_out .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|sda_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \dac_inst|inst_i2c|Selector2~2 (
// Equation(s):
// \dac_inst|inst_i2c|Selector2~2_combout  = (\dac_inst|inst_i2c|cmd_r [1] & \dac_inst|inst_i2c|cstate.START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac_inst|inst_i2c|cmd_r [1]),
	.datad(\dac_inst|inst_i2c|cstate.START~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Selector2~2 .lut_mask = 16'hF000;
defparam \dac_inst|inst_i2c|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \dac_inst|inst_i2c|OE~0 (
// Equation(s):
// \dac_inst|inst_i2c|OE~0_combout  = (\dac_inst|inst_i2c|OE~q  & ((\dac_inst|inst_i2c|cstate.IDLE~q ) # ((!\dac_inst|cmd [2]) # (!\dac_inst|cmd_vld~q ))))

	.dataa(\dac_inst|inst_i2c|cstate.IDLE~q ),
	.datab(\dac_inst|cmd_vld~q ),
	.datac(\dac_inst|cmd [2]),
	.datad(\dac_inst|inst_i2c|OE~q ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|OE~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|OE~0 .lut_mask = 16'hBF00;
defparam \dac_inst|inst_i2c|OE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \dac_inst|inst_i2c|OE~1 (
// Equation(s):
// \dac_inst|inst_i2c|OE~1_combout  = (\dac_inst|inst_i2c|OE~0_combout  & (!\dac_inst|inst_i2c|STOP_IDLE~combout  & ((!\dac_inst|inst_i2c|end_cnt_num~5_combout ) # (!\dac_inst|inst_i2c|cstate.WR_DATA~q ))))

	.dataa(\dac_inst|inst_i2c|OE~0_combout ),
	.datab(\dac_inst|inst_i2c|cstate.WR_DATA~q ),
	.datac(\dac_inst|inst_i2c|end_cnt_num~5_combout ),
	.datad(\dac_inst|inst_i2c|STOP_IDLE~combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|OE~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|OE~1 .lut_mask = 16'h002A;
defparam \dac_inst|inst_i2c|OE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \dac_inst|inst_i2c|OE~2 (
// Equation(s):
// \dac_inst|inst_i2c|OE~2_combout  = (\dac_inst|inst_i2c|IDLE_WR_DATA~0_combout ) # ((\dac_inst|inst_i2c|Selector1~0_combout ) # ((\dac_inst|inst_i2c|cstate.RD_DATA~q  & \dac_inst|inst_i2c|end_cnt_num~5_combout )))

	.dataa(\dac_inst|inst_i2c|cstate.RD_DATA~q ),
	.datab(\dac_inst|inst_i2c|IDLE_WR_DATA~0_combout ),
	.datac(\dac_inst|inst_i2c|end_cnt_num~5_combout ),
	.datad(\dac_inst|inst_i2c|Selector1~0_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|OE~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|OE~2 .lut_mask = 16'hFFEC;
defparam \dac_inst|inst_i2c|OE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \dac_inst|inst_i2c|OE~3 (
// Equation(s):
// \dac_inst|inst_i2c|OE~3_combout  = (\dac_inst|inst_i2c|OE~2_combout ) # ((\dac_inst|inst_i2c|cstate.R_ACK~q  & (\dac_inst|inst_i2c|cmd_r [3] & \dac_inst|inst_i2c|end_cnt_num~1_combout )))

	.dataa(\dac_inst|inst_i2c|cstate.R_ACK~q ),
	.datab(\dac_inst|inst_i2c|cmd_r [3]),
	.datac(\dac_inst|inst_i2c|OE~2_combout ),
	.datad(\dac_inst|inst_i2c|end_cnt_num~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|OE~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|OE~3 .lut_mask = 16'hF8F0;
defparam \dac_inst|inst_i2c|OE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \dac_inst|inst_i2c|OE~4 (
// Equation(s):
// \dac_inst|inst_i2c|OE~4_combout  = (\dac_inst|inst_i2c|OE~1_combout ) # ((\dac_inst|inst_i2c|OE~3_combout ) # ((\dac_inst|inst_i2c|end_cnt_num~combout  & \dac_inst|inst_i2c|Selector2~2_combout )))

	.dataa(\dac_inst|inst_i2c|end_cnt_num~combout ),
	.datab(\dac_inst|inst_i2c|Selector2~2_combout ),
	.datac(\dac_inst|inst_i2c|OE~1_combout ),
	.datad(\dac_inst|inst_i2c|OE~3_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|OE~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|OE~4 .lut_mask = 16'hFFF8;
defparam \dac_inst|inst_i2c|OE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \dac_inst|inst_i2c|OE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|OE~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|OE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|OE .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|OE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \dac_inst|inst_i2c|Equal2~2 (
// Equation(s):
// \dac_inst|inst_i2c|Equal2~2_combout  = (!\dac_inst|inst_i2c|cnt_bit [2] & (\dac_inst|inst_i2c|cnt_bit [7] & (\dac_inst|inst_i2c|cnt_bit [0] & \dac_inst|inst_i2c|Equal2~1_combout )))

	.dataa(\dac_inst|inst_i2c|cnt_bit [2]),
	.datab(\dac_inst|inst_i2c|cnt_bit [7]),
	.datac(\dac_inst|inst_i2c|cnt_bit [0]),
	.datad(\dac_inst|inst_i2c|Equal2~1_combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|Equal2~2 .lut_mask = 16'h4000;
defparam \dac_inst|inst_i2c|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \dac_inst|inst_i2c|scl~0 (
// Equation(s):
// \dac_inst|inst_i2c|scl~0_combout  = (!\dac_inst|inst_i2c|Equal2~2_combout  & (!\dac_inst|inst_i2c|STOP_IDLE~combout  & ((\dac_inst|inst_i2c|scl~q ) # (\dac_inst|inst_i2c|add_cnt_num~combout ))))

	.dataa(\dac_inst|inst_i2c|Equal2~2_combout ),
	.datab(\dac_inst|inst_i2c|STOP_IDLE~combout ),
	.datac(\dac_inst|inst_i2c|scl~q ),
	.datad(\dac_inst|inst_i2c|add_cnt_num~combout ),
	.cin(gnd),
	.combout(\dac_inst|inst_i2c|scl~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac_inst|inst_i2c|scl~0 .lut_mask = 16'h1110;
defparam \dac_inst|inst_i2c|scl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \dac_inst|inst_i2c|scl (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dac_inst|inst_i2c|scl~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac_inst|inst_i2c|scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac_inst|inst_i2c|scl .is_wysiwyg = "true";
defparam \dac_inst|inst_i2c|scl .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \sda~input (
	.i(sda),
	.ibar(gnd),
	.o(\sda~input_o ));
// synopsys translate_off
defparam \sda~input .bus_hold = "false";
defparam \sda~input .simulate_z_as = "z";
// synopsys translate_on

assign scl = \scl~output_o ;

assign sda = \sda~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
