#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  8 20:50:10 2018
# Process ID: 14024
# Current directory: C:/git/SR/lab08/zad85
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13108 C:\git\SR\lab08\zad85\zad85.xpr
# Log file: C:/git/SR/lab08/zad85/vivado.log
# Journal file: C:/git/SR/lab08/zad85\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab08/zad85/zad85.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab08/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 815.891 ; gain = 118.762
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 8
[Tue May  8 20:50:43 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab08/zad85/zad85.runs/impl_1/runme.log
open_bd_design {C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- xilinx.com:user:vp_bin:1.0 - vp_bin_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_1
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Successfully read diagram <hdmi_vga> from BD file <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 896.953 ; gain = 80.375
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /vp_bin_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
create_bd_port -dir I hdmi_in
delete_bd_objs [get_bd_ports hdmi_in]
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_in
set_property location {71 178} [get_bd_intf_ports hdmi_in]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_intf_ports hdmi_in]
set_property USER_COMMENTS.comment_0 {}  [get_bd_intf_ports hdmi_in]
delete_bd_objs [get_bd_intf_ports hdmi_in]
create_bd_intf_port -mode Slave -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_in
connect_bd_intf_net [get_bd_intf_ports hdmi_in] [get_bd_intf_pins dvi2rgb_1/TMDS]
save_bd_design
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /vp_bin_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
reset_run synth_1
save_bd_design
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
launch_runs impl_1 -jobs 8
INFO: [BD 41-1662] The design 'hdmi_vga.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_bin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
Exporting to file C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Block Design Tcl file C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga_bd.tcl
Generated Hardware Definition File C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Tue May  8 20:57:04 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab08/zad85/zad85.runs/synth_1/runme.log
[Tue May  8 20:57:05 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab08/zad85/zad85.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.kClkRange {2}] [get_bd_cells dvi2rgb_1]
endgroup
startgroup
endgroup
reset_run hdmi_vga_dvi2rgb_1_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
launch_runs impl_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /vp_bin_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_1_0_PixelClk 
Wrote  : <C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_bin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
Exporting to file C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Block Design Tcl file C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga_bd.tcl
Generated Hardware Definition File C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Tue May  8 21:02:45 2018] Launched hdmi_vga_dvi2rgb_1_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_dvi2rgb_1_0_synth_1: C:/git/SR/lab08/zad85/zad85.runs/hdmi_vga_dvi2rgb_1_0_synth_1/runme.log
synth_1: C:/git/SR/lab08/zad85/zad85.runs/synth_1/runme.log
[Tue May  8 21:02:45 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab08/zad85/zad85.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  8 21:06:16 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab08/zad85/zad85.runs/impl_1/runme.log
file mkdir C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new/tb_hdmi.v w ]
add_files -fileset sim_1 C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new/tb_hdmi.v
update_compile_order -fileset sim_1
open_bd_design {C:/git/SR/lab08/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
set_property top tb_hdmi [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/b_lut.mif'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/g_lut.mif'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/r_lut.mif'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_G.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_B.coe'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/lut_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6ef3da3e96d46e48d145ea8309443d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <hdmi_in> not found while processing module instance <file_input> [C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new/tb_hdmi.v:49]
ERROR: [VRFC 10-2063] Module <vp_bin_0> not found while processing module instance <video_processing> [C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new/tb_hdmi.v:66]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new/tb_hdmi.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab08/zad85/zad85.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new/tb_hdmi.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/git/SR/lab08/zad85/zad85.srcs/sim_1/new/tb_hdmi.v
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  8 21:27:43 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab08/zad85/zad85.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  8 21:32:51 2018...
