const OUR_RING_ENUM = 0;
const TYPE_MASK = 0xFF000000;
const DATA_MASK = 0x00FFFFFF;
const RING_TEST_CMD = 0x00000000;
const BOOTLOADER_CMD = 0x01000000;
const DMA_IN_CMD = 0x02000000;
const TURNSTILE_CMD = 0x03000000;
const CONFIG_DAC_CMD = 0x04000000;
const TX_CHANNEL_CMD = 0x05000000;
const DMA_OUT_CMD = 0x06000000;
const VGA_GAIN_CMD = 0x07000000;
const PASS_DATA_CMD = 0x08000000;
const CS01_PLAYBACK = 0x09000000;
const DMA_OUT_PACKET_CMD = 0x0A000000;
const STREAM_CMD = 0x0B000000;
const RESET_ADC_COUNTER_CMD = 0x0C000000;
const EN_ADC_COUNTER_CMD = 0x0D000000;
const DISAB_ADC_COUNTER_CMD = 0x0E000000;
const DSA_GAIN_CMD = 0x0F000000;
const ETH_TEST_CMD = 0x10000000;
const EDGE_EDGE_IN = 0x11000000;
const EDGE_EDGE_OUT = 0x12000000;
const SATURATION_RATIO_CMD = 0x13000000;
const DISABLE_DAC_CMD = 0x14000000;
const EXTENDED_SR_CMD = 0x15000000;
const EXTENDED_EXECUTE_CMD = 0x16000000;
const DMA_FLUSH_RESET_CMD = 0x17000000;
const SYNCHRONIZATION_CMD = 0x18000000;
const NODEJS_RPC_CMD = 0x19000000;
const CS11_PROGRESS_CMD = 0x1B000000;
const CS02_PROGRESS_CMD = 0x1B000000;
const CS20_PROGRESS_CMD = 0x1B000000;
const TX_PROGRESS_CMD = 0x1B000000;
const TX_CFO_LOWER_CMD = 0x20000000;
const TX_CFO_UPPER_CMD = 0x21000000;
const POWER_ESTIMATION_CMD = 0x22000000;
const AGC_TEST_CMD = 0x23000000;
const FEEDBACK_BUS_CMD = 0x24000000;
const NCO_TEST_CMD = 0x27000000;
const SFO_PERIODIC_ADJ_CMD = 0x28000000;
const SFO_PERIODIC_SIGN_CMD = 0x29000000;
const RESET_LIFETIME_CMD = 0x2A000000;
const ADD_LIFETIME_CMD = 0x2B000000;
const ETH_GET_STATUS_CMD = 0x2C000000;
const EQUALIZER_CMD = 0x30000000;
const SFO_COORDINATION_CMD = 0x31000000;
const TDMA_CMD = 0x32000000;
const PERF_CMD = 0x36000000;
const FB_BUS_RESET_CMD = 0x37000000;
const FEATURE_FLAGS_A_CMD = 0x38000000;
const FEATURE_FLAGS_B_CMD = 0x39000000;
const IMEM_WORD_CMD = 0x3A000000;
const VMEM_WORD_CMD = 0x3B000000;
const MEM_WORD_CMD = 0x3C000000;
const CS21_ADVANCE_LIFETIME = 0x40000000;
const REQUEST_MAPMOV_REPORT = 0x41000000;
const SEED_RANDOM_CMD = 0x42000000;
const MAPMOV_MODE_CMD = 0x43000000;
const SCHEDULE_EPOC_CMD = 0x44000000;
const GENERIC_OPERATOR_CMD = 0x44000000;
const MAPMOV_RESET_CMD = 0x45000000;
const REQUEST_EPOC_CMD = 0x46000000;
const FILL_REPLY_CMD = 0x47000000;
const DO_NOTHING_CMD = 0x48000000;
const SABOTAGE_CMD = 0x49000000;
const CS02_REPORT_ERRORS_CMD = 0x4a000000;
const CS11_REPORT_ERRORS_CMD = 0x4a000000;
const CS20_REPORT_ERRORS_CMD = 0x4a000000;
const TX_REPORT_ERRORS_CMD = 0x4a000000;
const CS11_TEST_SLICER_CMD = 0x4c000000;
const FB_REPORT_STATUS_CMD = 0x4f000000;
const CS20_MAIN_REPORT_STATUS_CMD = 0x50000000;
const CS02_MAIN_REPORT_STATUS_CMD = 0x50000000;
const CS11_MAIN_REPORT_STATUS_CMD = 0x50000000;
const TX_MAIN_REPORT_STATUS_CMD = 0x50000000;
const MAGADJUST_CMD = 0x51000000;
const CS11_SET_GAIN_CMD = 0x52000000;
const RX_SET_GAIN_CMD = 0x52000000;
const CS21_DEMOD_MODE = 0x53000000;
const RX_DEMOD_MODE = 0x53000000;
const CORRUPT_DMA_OUT_CMD = 0x54000000;
const DAC_CFG_LOCK_CMD = 0x55000000;
const CHECK_BOOTLOAD_CMD = 0x56000000;
const FFT_BARREL_SHIFT_CMD = 0x57000000;
const CS21_CHOOSE_CUSTOM_SC_CMD = 0x58000000;
const RX_CHOOSE_CUSTOM_SC_CMD = 0x58000000;
const TEST_STACK_CMD = 0x59000000;
const CS10_ENABLE_MAG_CHECK = 0x60000000;
const CS01_ENABLE_MAG_CHECK = 0x60000000;
const TX_ENABLE_MAG_CHECK = 0x60000000;
const REQUEST_UNDERFLOW_REPORT_CMD = 0x61000000;
const SET_TDMA_SC_CMD = 0x62000000;
const SET_MASK_SC_CMD = 0x63000000;
const LIFETIME_TO_EPOC_CMD = 0x64000000;
const UART_PUT_CHAR_CMD = 0x65000000;
const TRIGGER_EXFIL_CMD = 0x66000000;
const MAG_FILTER_GAIN_CMD = 0x67000000;
const RX_PHASE_CORRECTION_CMD = 0x68000000;
const CHECK_LAST_USERDATA_CMD = 0x69000000;
const APP_BARREL_SHIFT_CMD = 0x6a000000;
const TX_TONE_ONLY_CMD = 0x6b000000;
const DEFAULT_APP_BARREL_SHIFT_CMD = 0x6c000000;
const AUTO_GAIN_CMD = 0x6d000000;
const COOKED_DATA_TYPE_CMD = 0x6e000000;
const ZERO_TX_CMD = 0x6f000000;
const EQ_ROTATION_CMD = 0x70000000;
const GET_TIMER_CMD = 0x71000000;
const SELF_SYNC_CMD = 0x72000000;
const CFO_TURN_OFF_CMD = 0x73000000;
const DUPLEX_SYNCHRONIZATION_CMD = 0x74000000;
const STALL_CHECK_CMD = 0x75000000;
const DEBUG_OTA_FRAME_CMD = 0x76000000;
const STAMP_STREAM_OUTPUT_CMD = 0x77000000;
const SFO_CORRECTION_RX_CMD = 0x78000000;
const SFO_SHIFT_RX_CMD = 0x79000000;
const EQ_DATA_RX_CMD = 0x7a000000;
const IIR_COEFF_STATE_RX_CMD = 0x7b000000;
const IIR_COEFF_STATE_TX_CMD = 0x7c000000;
const RX_EQ_FOR_DATA_CMD = 0x7d000000;
const TX_TONE_2_VALUE = 0x7e000000;
const TX_OOK_VALUE = 0x7f000000;
const BLF_ONE_VALUE = 0x80000000;
const BLF_TWO_VALUE = 0x81000000;
const BLF_THREE_VALUE = 0x82000000;
const SUPRESS_EQ_FEEDBACK_L_CMD = 0x83000000;
const SUPRESS_EQ_FEEDBACK_H_CMD = 0x84000000;
const TX_REPEAT_FRAMES_CMD = 0x85000000;
const BEAMFORMED_RESIDUE_CORRECTION_FLAG_CMD = 0x86000000;
const SNR_SUBCARRIER_INDEX_CMD = 0x87000000;
const GRC_SUBCARRIER_SELECT_CMD = 0x88000000;
const ENABLE_AUTO_BS_CMD = 0x89000000;
const GENERIC_PCCMD = 0x00000000;
const COARSE_SYNC_PCCMD = 0x01000000;
const COARSE_DEBUG_PCCMD = 0x02000000;
const FPGA_BOOT_PCCMD = 0x03000000;
const DEBUG_PCCMD = 0x04000000;
const TX_UNDERFLOW = 0x05000000;
const RX_OVERFLOW = 0x06000000;
const COARSE_DEBUG_PROG_PCCMD = 0x07000000;
const DEBUG_0_PCCMD = 0xde000000;
const DEBUG_1_PCCMD = 0xfe000000;
const DEBUG_2_PCCMD = 0xca000000;
const DEBUG_3_PCCMD = 0x05000000;
const DEBUG_4_PCCMD = 0x06000000;
const DEBUG_5_PCCMD = 0x07000000;
const DEBUG_6_PCCMD = 0x08000000;
const DEBUG_7_PCCMD = 0x09000000;
const DEBUG_8_PCCMD = 0x0a000000;
const DEBUG_9_PCCMD = 0x0b000000;
const DEBUG_10_PCCMD = 0x0c000000;
const DEBUG_11_PCCMD = 0x0d000000;
const DEBUG_12_PCCMD = 0x0e000000;
const DEBUG_13_PCCMD = 0x0f000000;
const DEBUG_14_PCCMD = 0xff000000;
const DEBUG_15_PCCMD = 0xfe000000;
const DEBUG_16_PCCMD = 0x10000000;
const DEBUG_17_PCCMD = 0x11000000;
const DEBUG_18_PCCMD = 0x12000000;
const DEBUG_19_PCCMD = 0x13000000;
const DEBUG_20_PCCMD = 0x14000000;
const DEBUG_21_PCCMD = 0x15000000;
const DEBUG_22_PCCMD = 0x16000000;
const DEBUG_23_PCCMD = 0x17000000;
const DEBUG_24_PCCMD = 0x18000000;
const DEBUG_25_PCCMD = 0x19000000;
const DEBUG_26_PCCMD = 0x1a000000;
const DEBUG_27_PCCMD = 0x1b000000;
const DEBUG_28_PCCMD = 0x1c000000;
const DEBUG_29_PCCMD = 0x1d000000;
const DEBUG_30_PCCMD = 0x1e000000;
const DEBUG_31_PCCMD = 0x1f000000;
const DEBUG_32_PCCMD = 0x88000000;
const DEBUG_33_PCCMD = 0xba000000;
const DEBUG_34_PCCMD = 0xbe000000;
const DMA_TORTURE_RESULTS = 0xf0000000;
const APP_ASSERT_PCCMD = 0xe0000000;
const FEEDBACK_ALIVE = 0X20000000;
const RX_CS00_ERROR_PCCMD = 0x21000000;
const RX_ERROR_PCCMD = 0x21000000;
const RX_CS21_DID_ADJUST = 0x22000000;
const NODEJS_RCP_PCCMD = 0x23000000;
const CS20_EPOC_REPORT_PCCMD = 0x24000000;
const CS02_EPOC_REPORT_PCCMD = 0x24000000;
const CS11_EPOC_REPORT_PCCMD = 0x24000000;
const TX_EPOC_REPORT_PCCMD = 0x24000000;
const CS20_PROGRESS_REPORT_PCCMD = 0x25000000;
const CS02_PROGRESS_REPORT_PCCMD = 0x25000000;
const CS11_PROGRESS_REPORT_PCCMD = 0x25000000;
const TX_PROGRESS_REPORT_PCCMD = 0x25000000;
const DMA_LAST_ERROR_PCCMD = 0x26000000;
const CHECK_BOOTLOAD_PCCMD = 0x27000000;
const TEST_STACK_RESULTS_PCCMD = 0x28000000;
const FEEDBACK_HASH_PCCMD = 0x29000000;
const CS01_MAG_CHECK_PCCMD = 0x2a000000;
const CS10_MAG_CHECK_PCCMD = 0x2a000000;
const TX_MAG_CHECK_PCCMD = 0x2a000000;
const CHECK_ID_PCCMD = 0x2b000000;
const PERF_ETH_PCCMD = 0x30000000;
const PERF_02_PCCMD = 0x31000000;
const PERF_12_PCCMD = 0x32000000;
const PERF_00_PCCMD = 0x33000000;
const PERF_01_PCCMD = 0x34000000;
const PERF_11_PCCMD = 0x35000000;
const PERF_21_PCCMD = 0x36000000;
const PERF_31_PCCMD = 0x37000000;
const PERF_30_PCCMD = 0x38000000;
const PERF_20_PCCMD = 0x39000000;
const PERF_22_PCCMD = 0x3d000000;
const PERF_32_PCCMD = 0x3e000000;
const FEATURE_FLAGS_REP_PCCMD = 0x40000000;
const FEATURE_FLAGS_REP_DONE_PCCMD = 0x41000000;
const TDMA_REPLY_PCCMD = 0x42000000;
const MAPMOV_MODE_REPORT = 0x43000000;
const CS20_USERDATA_ERROR = 0x44000000;
const CS02_USERDATA_ERROR = 0x44000000;
const CS11_USERDATA_ERROR = 0x44000000;
const TX_USERDATA_ERROR = 0x44000000;
const EPOC_REPLY_PCCMD = 0x45000000;
const CS20_FILL_LEVEL_PCCMD = 0x46000000;
const CS02_FILL_LEVEL_PCCMD = 0x46000000;
const CS11_FILL_LEVEL_PCCMD = 0x46000000;
const TX_FILL_LEVEL_PCCMD = 0x46000000;
const FILL_REPLY_PCCMD = 0x47000000;
const CS11_FB_REPORT_PCCMD = 0x48000000;
const CS02_FB_REPORT_PCCMD = 0x48000000;
const TX_FB_REPORT_PCCMD = 0x48000000;
const TX_UD_LATENCY_PCCMD = 0x49000000;
const CS20_FB_REPORT2_PCCMD = 0x4b000000;
const CS02_FB_REPORT2_PCCMD = 0x4b000000;
const CS11_FB_REPORT2_PCCMD = 0x4b000000;
const TX_FB_REPORT2_PCCMD = 0x4b000000;
const CS20_REPORT_STATUS_PCCMD = 0x4c000000;
const CS02_REPORT_STATUS_PCCMD = 0x4c000000;
const CS11_REPORT_STATUS_PCCMD = 0x4c000000;
const TX_REPORT_STATUS_PCCMD = 0x4c000000;
const TX_PARSE_GOT_VECTOR_PCCMD = 0x4e000000;
const ETH_STATUS_PCCMD = 0x4d000000;
const READBACK_HASH_PCCMD = 0x4f000000;
const SFO_OVERFLOW_PCCMD = 0x50000000;
const GENERIC_READBACK_PCCMD = 0x51000000;
const RX_FINE_SYNC_OVERFLOW_PCCMD = 0x52000000;
const POWER_RESULT_PCCMD = 0x53000000;
const UART_READOUT_PCCMD = 0x54000000;
const EXFIL_READOUT_PCCMD = 0x55000000;
const LAST_USERDATA_PCCMD = 0x56000000;
const TIMER_RESULT_PCCMD = 0x57000000;
const SELF_SYNC_REPLY_PCCMD = 0x58000000;
const RX_COUNTER_SYNC_PCCMD = 0x59000000;
const DEBUG_OTA_FRAME_PCCMD = 0x5a000000;
const DEBUG_OTA_FRAME2_PCCMD = 0x5b000000;
const INVALID_SFO_CFO_PCCMD = 0x5c000000;
const DEBUG_COARSE_COUNTER_PCCMD = 0x5d000000;
const FEEDBACK_EQ_STATUS_PCCMD = 0x5e000000;
const FEEDBACK_EQ_GAP_PCCMD = 0x5f000000;
const FINE_SYNC_RAW_PCCMD = 0x60000000;
const RINGBUS_MAX_CALLBACKS = 32;
const RING_BUS_LENGTH = 11;
const RING_ENUM_PC = 0;
const RING_ENUM_ETH = 1;
const RING_ENUM_CS11 = 2;
const RING_ENUM_CS01 = 3;
const RING_ENUM_CS02 = 4;
const RING_ENUM_CS12 = 5;
const RING_ENUM_CS22 = 6;
const RING_ENUM_CS32 = 7;
const RING_ENUM_CS31 = 8;
const RING_ENUM_CS21 = 9;
const RING_ENUM_CS20 = 10;
const RING_ENUM_AS_PC = 10;
const G2_RING_BUS_LENGTH = 10;
const G2_RING_ENUM_PC = 0;
const G2_RING_ENUM_ETH = 1;
const G2_RING_ENUM_CS20 = 2;
const G2_RING_ENUM_CS10 = 3;
const G2_RING_ENUM_CS00 = 4;
const G2_RING_ENUM_CS01 = 5;
const G2_RING_ENUM_CS11 = 6;
const G2_RING_ENUM_CS21 = 7;
const G2_RING_ENUM_CS31 = 8;
const G2_RING_ENUM_CS30 = 9;
const G2_RING_ENUM_AS_PC = 9;
const RING_ADDR_PC = (((RING_ENUM_PC   - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_ETH = (((RING_ENUM_ETH  - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS20 = (((RING_ENUM_CS20 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS01 = (((RING_ENUM_CS01 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS11 = (((RING_ENUM_CS11 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS21 = (((RING_ENUM_CS21 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS31 = (((RING_ENUM_CS31 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS02 = (((RING_ENUM_CS02 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS12 = (((RING_ENUM_CS12 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS22 = (((RING_ENUM_CS22 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const RING_ADDR_CS32 = (((RING_ENUM_CS32 - OUR_RING_ENUM - 1) + (RING_BUS_LENGTH*2)) % RING_BUS_LENGTH);
const G2_RING_ADDR_PC = (((G2_RING_ENUM_PC   - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_ETH = (((G2_RING_ENUM_ETH  - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_CS20 = (((G2_RING_ENUM_CS20 - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_CS10 = (((G2_RING_ENUM_CS10 - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_CS00 = (((G2_RING_ENUM_CS00 - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_CS01 = (((G2_RING_ENUM_CS01 - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_CS11 = (((G2_RING_ENUM_CS11 - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_CS21 = (((G2_RING_ENUM_CS21 - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_CS31 = (((G2_RING_ENUM_CS31 - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const G2_RING_ADDR_CS30 = (((G2_RING_ENUM_CS30 - OUR_RING_ENUM - 1) + (G2_RING_BUS_LENGTH*2)) % G2_RING_BUS_LENGTH);
const RING_ADDR_TX_0 = RING_ADDR_CS11;
const RING_ADDR_TX_1 = RING_ADDR_CS12;
const RING_ADDR_TX_2 = RING_ADDR_CS02;
const RING_ADDR_TX_3 = RING_ADDR_CS01;
const RING_ADDR_TX_PARSE = RING_ADDR_TX_0;
const RING_ADDR_TX_EQ = RING_ADDR_TX_0;
const RING_ADDR_TX_FFT = RING_ADDR_TX_1;
const RING_ADDR_TX_TIME_DOMAIN = RING_ADDR_TX_1;
const RING_ADDR_RX_0 = RING_ADDR_CS31;
const RING_ADDR_RX_1 = RING_ADDR_CS32;
const RING_ADDR_RX_2 = RING_ADDR_CS22;
const RING_ADDR_RX_3 = RING_ADDR_CS21;
const RING_ADDR_RX_4 = RING_ADDR_CS20;
const RING_ADDR_RX_FFT = RING_ADDR_RX_0;
const RING_ADDR_RX_FINE_SYNC = RING_ADDR_RX_1;
const RING_ADDR_RX_EQ = RING_ADDR_RX_2;
const RING_ADDR_RX_MOVER = RING_ADDR_RX_4;
const RING_ADDR_RX_TAGGER = RING_ADDR_RX_4;
const SFO_CFO_PACK_SIZE = 5+2;
const ALL_SC_BUFFER_SIZE = 1+1024;
const SEND_TO_HIGGS_PACKET_SIZE = 364*4;
const GNURADIO_UDP_SC_WIDTH = 64;
const GNURADIO_UDP_PACKET_COUNT = 128;
const UDP_PACKET_DATA_SIZE = 1472;
const FS = 32768000;
const SFO_ADJ = 200/2;
const CFO_ADJ = 4074.36654315252;
const STO_ADJ_SHIFT = 8;
const DATA_TONE_NUM = 32;
const DATA_SUBCARRIER_INDEX = 31;
const SUBCARRIER_CHUNK = 1024;
const COARSE_TONE_INDEX = 63;
const NUMBER_FULL_TONES = 64;
const DEMOD_BEV_SIZE_WORDS = 65;
const EVM_TONE_NUM = 32;
const SLICED_DATA_WORD_SIZE = 20;
const SLICED_DATA_CHUNK = 128;
const RINGBUS_DISPATCH_BATCH_LIMIT = 4;
const SCHEDULES_PER_SECOND = 1.048576;
const SCHEDULE_FRAMES_PER_SECOND = 24414.0625;
const ZMQ_TAG_RING = "?";
const ZMQ_TAG_ALL = "@";
const ZMQ_TAG_STATUS = "~";
const DEFAULT_JSON_PATH = "../init.json";
const DEFAULT_JSON_PATH_ARBITER = "../arb.json";
const THE_TUN_NAME = "tun1";
const NOOP_EV = 0;
const REQUEST_FINE_SYNC_EV = 1;
const RADIO_ENTERED_BG_EV = 2;
const REQUEST_TDMA_EV = 3;
const FINISHED_TDMA_EV = 4;
const UDP_SEQUENCE_DROP_EV = 5;
const REQUEST_MAPMOV_DEBUG = 6;
const FSM_PING_EV = 7;
const FSM_PONG_EV = 8;
const EXIT_DATA_MODE_EV = 9;
const CHECK_TDMA_EV = 10;
const DUPLEX_FINE_SYNC = 11;
const SCHEDULE_SLOTS = (50);
const SCHEDULE_LENGTH = (512) ;
const SCHEDULE_LENGTH_BITS = (9);
const SCHEDULE_FRAMES = ((SCHEDULE_SLOTS)*(SCHEDULE_LENGTH));
const NSLICES = (16);
const FEEDBACK_PEER_SELF = (0x1<<0);
const FEEDBACK_PEER_0 = (0x1<<1);
const FEEDBACK_PEER_1 = (0x1<<2);
const FEEDBACK_PEER_2 = (0x1<<3);
const FEEDBACK_PEER_3 = (0x1<<4);
const FEEDBACK_PEER_4 = (0x1<<5);
const FEEDBACK_PEER_5 = (0x1<<6);
const FEEDBACK_PEER_6 = (0x1<<7);
const FEEDBACK_PEER_7 = (0x1<<8);
const FEEDBACK_PEER_8 = (0x1<<9);
const FEEDBACK_PEER_9 = (0x1<<10);
const FEEDBACK_PEER_10 = (0x1<<11);
const FEEDBACK_PEER_11 = (0x1<<12);
const FEEDBACK_PEER_12 = (0x1<<13);
const FEEDBACK_PEER_13 = (0x1<<14);
const FEEDBACK_PEER_14 = (0x1<<15);
const FEEDBACK_PEER_15 = (0x1<<16);
const FEEDBACK_PEER_16 = (0x1<<17);
const FEEDBACK_PEER_17 = (0x1<<18);
const FEEDBACK_PEER_18 = (0x1<<19);
const FEEDBACK_PEER_19 = (0x1<<20);
const FEEDBACK_PEER_20 = (0x1<<21);
const FEEDBACK_PEER_21 = (0x1<<22);
const FEEDBACK_PEER_22 = (0x1<<23);
const FEEDBACK_PEER_23 = (0x1<<24);
const FEEDBACK_PEER_24 = (0x1<<25);
const FEEDBACK_PEER_25 = (0x1<<26);
const FEEDBACK_PEER_26 = (0x1<<27);
const FEEDBACK_PEER_27 = (0x1<<28);
const FEEDBACK_PEER_28 = (0x1<<29);
const FEEDBACK_PEER_ALL = (FEEDBACK_PEER_0 | FEEDBACK_PEER_1 | FEEDBACK_PEER_2 | FEEDBACK_PEER_3 | FEEDBACK_PEER_4 | FEEDBACK_PEER_5 | FEEDBACK_PEER_6 | FEEDBACK_PEER_7 | FEEDBACK_PEER_8 | FEEDBACK_PEER_9 | FEEDBACK_PEER_10| FEEDBACK_PEER_11| FEEDBACK_PEER_12| FEEDBACK_PEER_13| FEEDBACK_PEER_14| FEEDBACK_PEER_15| FEEDBACK_PEER_16| FEEDBACK_PEER_17| FEEDBACK_PEER_18| FEEDBACK_PEER_19| FEEDBACK_PEER_20| FEEDBACK_PEER_21| FEEDBACK_PEER_22| FEEDBACK_PEER_23| FEEDBACK_PEER_24| FEEDBACK_PEER_25| FEEDBACK_PEER_26| FEEDBACK_PEER_27| FEEDBACK_PEER_28);
const FEEDBACK_DST_PC = (0x1<<30);
const FEEDBACK_DST_HIGGS = (0x1<<31);
const FEEDBACK_HEADER_WORDS = (16);
const FEEDBACK_BODY_WORDS = (1024)  ;
const FEEDBACK_MAX_LENGTH = (FEEDBACK_BODY_WORDS+FEEDBACK_HEADER_WORDS) ;
const FEEDBACK_MAPMOV_MAX_LENGTH = (0x9c40000);
const FEEDBACK_WORD_OFFSET = (0);
const FEEDBACK_VECTOR_VTYPE_OFFSET = (4);
const FRAME_PRIMITIVE_WORDS = (4);
const FEEDBACK_VECTOR_ZERO_COUNT = (NSLICES-FRAME_PRIMITIVE_WORDS-5);
const FEEDBACK_STREAM_ZERO_COUNT = (NSLICES-FRAME_PRIMITIVE_WORDS-2);
const FEEDBACK_RINGBUS_PACKED = (6);
const FEEDBACK_TYPE_FLUSH = (0);
const FEEDBACK_TYPE_STREAM = (1);
const FEEDBACK_TYPE_VECTOR = (2);
const FEEDBACK_TYPE_RINGBUS = (3);
const FEEDBACK_TYPE_UNJAM = (4);
const FEEDBACK_VEC_FINE_SYNC = (1);
const FEEDBACK_VEC_TX_EQ = (2);
const FEEDBACK_VEC_SCHEDULE = (3)      ;
const FEEDBACK_VEC_SCHEDULE_META = (4);
const FEEDBACK_VEC_TX_USER_DATA = (5);
const FEEDBACK_VEC_DEMOD_DATA = (6);
const FEEDBACK_VEC_STATUS_REPLY = (7);
const FEEDBACK_VEC_TRANSPORT_RB = (9);
const FEEDBACK_VEC_INVOKE_USER_DATA = (10)   ;
const FEEDBACK_VEC_DELIVER_FSM_EVENT = (11);
const FEEDBACK_VEC_UPLINK = (12);
const FEEDBACK_VEC_FLUSH = (13);
const FEEDBACK_VEC_AIR = (14);
const FEEDBACK_VEC_PACKET_HASH = (15);
const FEEDBACK_VEC_REQ_RETRANSMIT = (16);
const FEEDBACK_VEC_REQUEST_ID = (17);
const FEEDBACK_VEC_REPLY_ID = (18);
const FEEDBACK_VEC_JS_ARB = (19);
const FEEDBACK_VEC_FETCH_REQUEST = (20);
const FEEDBACK_VEC_FETCH_REPLY = (21);
const FEEDBACK_VEC_JOINT_TRANSMIT = (22);
const FEEDBACK_VEC_JOINT_ACK = (23);
const FEEDBACK_VEC_WORDS_CORRECT = (24);
const FEEDBACK_VEC_EQ_ANALOG = (25)         ;
const FEEDBACK_VEC_EQ_CORRECTION = (26)         ;
const FEEDBACK_VEC_JS_INTERNAL = (27);
const FEEDBACK_VEC_TX_EQ_1 = (28);
const FEEDBACK_STREAM_DEFAULT = (1);
const FEEDBACK_STREAM_ALL_SC = (2);
const FEEDBACK_MAPMOV_QPSK = (0);
const FEEDBACK_MAPMOV_QAM8 = (1);
const FEEDBACK_MAPMOV_QAM16 = (2);
const FEEDBACK_MAPMOV_QAM32 = (3);
const FEEDBACK_MAPMOV_QAM64 = (4);
const FEEDBACK_MAPMOV_QAM128 = (5);
const DID_BOOT = 1;
const DO_WAIT = 2;
const COARSE_0 = 3;
const WAIT_COARSE_0 = 4;
const FINISH_COARSE_0 = 5;
const TIMING_0 = 6;
const SFO_CFO_0 = 7;
const TIMING_0_WAIT = 8;
const TIMING_0_GOT_PHASE = 9;
const TIMING_0_GOT_PHASE_FINAL = 10;
const DO_WAIT_1 = 12;
const COARSE_1 = 13;
const FINISH_COARSE_1 = 14;
const TIMING_1 = 15;
const TIMING_1_WAIT = 17;
const TIMING_1_GOT_PHASE = 18;
const TIMING_1_GOT_PHASE_FINAL = 19;
const BEAMFORM_SETUP = 20;
const BEAMFORM_DO_IT = 21;
const BEAMFORM_CHILL = 22;
const BEAMFORM_PRE_0 = 23;
const BEAMFORM_PRE_1 = 24;
const COARSE_SCHEDULE_0 = 25;
const COARSE_SCHEDULE_SENT_N = 26;
const COARSE_SYMBOL_SENT_0 = 29;
const CORASE_SCHEDULE_DELAY_0 = 30;
const CORASE_SYMBOL_WAIT_0 = 31;
const COARSE_TIMING_1 = 27;
const COARSE_TIMING_SENT_1 = 28;
const SFO_STATE_0 = 32;
const STO_0 = 33;
const CFO_0 = 34;
const COARSE_SCHEDULE_1 = 35;
const CORASE_SCHEDULE_DELAY_1 = 36;
const CORASE_SYMBOL_WAIT_1 = 37;
const WAIT_COARSE_1 = 38;
const SFO_STATE_1 = 39;
const STO_1 = 40;
const CFO_1 = 41;
const SFO_CFO_1 = 42;
const TRANSITION_0_TO_1 = 43;
const AFTER_COARSE_1 = 44;
const PRE_BOOT = 45;
const PRE_BOOT_2 = 46;
const WAIT_FOR_PEERS = 47;
const TICKLE_PEERS = 48;
const TICKLE_PEERS_1 = 49;
const TICKLE_PEERS_2 = 50;
const TICKLE_PEERS_3 = 51;
const TICKLE_PEERS_4 = 52;
const TICKLE_PEERS_5 = 53;
const FINE_SYNC = 60;
const BACKGROUND_SYNC = 61;
const DO_TRIGGER_0 = 62;
const WAIT_FOR_RADIO_TO_FINE_0 = 63;
const PRE_SFO_STATE_0 = 64;
const AFTER_FINE_1 = 65;
const WAIT_FOR_RADIO_TO_FINE_1 = 66;
const DO_TRIGGER_1 = 67;
const GOT_TDMA_REQUEST = 68;
const TDMA_STATE_3 = 72;
const WAIT_EVENTS = 73;
const PRE_COARSE_SCHEDULE_0 = 74;
const SETUP_COARSE_SCHEDULE_0 = 75;
const WAIT_COARSE_SCHEDULE_0 = 76;
const COARSE_SCHEDULE_FINISHED_0 = 77;
const WAIT_FOR_RADIO_0_EQ = 78;
const WAIT_AGAIN_FOR_RADIO_0_EQ = 79;
const FINE_SCHEDULE_0 = 80;
const PRE_FINE_SCHEDULE_0 = 81;
const WAIT_FINE_SCHEDULE_0 = 82;
const FINE_SCHEDULE_1 = 83;
const PRE_FINE_SCHEDULE_1 = 84;
const WAIT_FINE_SCHEDULE_1 = 85;
const COARSE_SYNC_ADJ_0 = 86;
const STO_EQ_0 = 87;
const TICKLE_PEERS_3_DOT_5 = 88;
const AFTER_PRE_BOOT = 89;
const DEBUG_PERF_0 = 90;
const DEBUG_PERF_1 = 91;
const DEBUG_PERF_2 = 92;
const DEBUG_PERF_3 = 93;
const DEBUG_PERF_4 = 94;
const TX_STALL = 95;
const DEBUG_PEER_PERFORMANCE_0 = 96;
const DEBUG_PEER_PERFORMANCE_1 = 97;
const DEBUG_PEER_PERFORMANCE_2 = 98;
const TICKLE_PEERS_3_DOT_6 = 99;
const TICKLE_PEERS_3_DOT_7 = 100;
const WAIT_FOR_RADIO_1_EQ = 101;
const TICKLE_PEERS_3_DOT_55 = 102;
const DEBUG_EQ_ROT_PRE = 103;
const DEBUG_EQ_ROT_0 = 104;
const DEBUG_EQ_ROT_1 = 105;
const TDMA_STATE_2_DOT_5 = 106;
const TDMA_STATE_2_DOT_6 = 107;
const TDMA_STATE_2_DOT_7 = 108;
const TDMA_STATE_2_DOT_55 = 109;
const SET_RANDOM_ROTATION = 111;
const TEST_COARSE_SYNC_DROP_0 = 112;
const TEST_COARSE_SYNC_DROP_1 = 113;
const TEST_COARSE_SYNC_DROP_2 = 114;
const TEST_COARSE_SYNC_DROP_3 = 115;
const TEST_COARSE_SYNC_DROP_4 = 116;
const DEBUG_EPOC_SEND_0 = 117;
const DEBUG_EPOC_SEND_1 = 118;
const DEBUG_EPOC_SEND_2 = 119;
const DEBUG_EPOC_SEND_3 = 120;
const DEBUG_EPOC_SEND_4 = 121;
const DEBUG_TX_MAPMOV_0 = 122;
const DEBUG_TX_MAPMOV_1 = 123;
const DEBUG_TX_MAPMOV_2 = 124;
const DEBUG_TX_MAPMOV_3 = 125;
const DEBUG_TX_MAPMOV_4 = 126;
const DEBUG_EARLY_EVENT_0 = 127;
const DEBUG_EARLY_EVENT_1 = 128;
const DEBUG_EARLY_EVENT_2 = 129;
const DEBUG_EARLY_EVENT_3 = 130;
const DEBUG_TX_LOCAL_EPOC_0 = 131;
const DEBUG_TX_LOCAL_EPOC_1 = 132;
const DEBUG_TX_LOCAL_EPOC_2 = 133;
const DEBUG_TX_LOCAL_EPOC_3 = 134;
const DEBUG_TX_MAPMOV_5 = 135;
const DEBUG_TX_MAPMOV_6 = 136;
const DEBUG_TX_MAPMOV_7 = 137;
const DEBUG_TX_MAPMOV_8 = 138;
const DEBUG_TX_MAPMOV_9 = 139;
const DEBUG_TX_MAPMOV_A = 140;
const DECIDE_HOW_TO_BEGIN = 141;
const CHECK_ATTACHED_FB_BUS_0 = 142;
const CHECK_ATTACHED_FB_BUS_1 = 143;
const CHECK_ATTACHED_FB_BUS_2 = 144;
const RESET_ATTACHED_FB_BUS_0 = 145;
const RESET_ATTACHED_FB_BUS_1 = 146;
const RESET_ATTACHED_FB_BUS_2 = 147;
const PERIODIC_SCHEDULE_0 = 148;
const PERIODIC_SCHEDULE_1 = 149;
const PERIODIC_SCHEDULE_2 = 150;
const PERIODIC_SCHEDULE_3 = 151;
const PERIODIC_SCHEDULE_4 = 152;
const PERIODIC_SCHEDULE_1_1 = 153;
const SET_SFO_INIT_0 = 154;
const SET_CFO_INIT_0 = 155;
const REQUEST_TX_EXIT_DATA_MODE = 156;
const TX_PREPARE_FSM_SHUTDOWN = 157;
const TX_PREPARE_FSM_SHUTDOWN_STAGE_0 = 158;
const TX_PREPARE_FSM_SHUTDOWN_STAGE_1 = 159;
const TX_PREPARE_FSM_SHUTDOWN_STAGE_2 = 160;
const TX_FSM_SEND_LOW_PRI_0 = 161;
const TX_FSM_SEND_LOW_PRI_1 = 162;
const TX_FSM_SEND_LOW_PRI_2 = 163;
const TX_FSM_SEND_LOW_PRI_3 = 164;
const TX_SEND_BUSY_WAIT = 165;
const TX_FSM_ERROR_CONDITION_0 = 166;
const TX_FSM_ERROR_CONDITION_1 = 167;
const TX_FSM_ERROR_CONDITION_2 = 168;
const TX_FSM_ERROR_CONDITION_3 = 169;
const TX_FSM_ERROR_CONDITION_4 = 170;
const TX_FSM_ERROR_CONDITION_5 = 171;
const TX_FSM_RECOVER_ERROR_0 = 172;
const TX_FSM_RECOVER_ERROR_1 = 173;
const TX_FSM_RECOVER_ERROR_2 = 174;
const TX_FSM_RECOVER_ERROR_3 = 175;
const TX_FSM_RECOVER_ERROR_4 = 176;
const TX_FSM_RECOVER_ERROR_5 = 177;
const TX_FSM_RECOVER_ERROR_0_A = 178;
const TX_FSM_RECOVER_ERROR_1_A = 179;
const TX_FSM_RECOVER_ERROR_2_A = 180;
const TX_FSM_RECOVER_ERROR_3_A = 181;
const TX_FSM_RECOVER_ERROR_4_A = 182;
const TX_FSM_RECOVER_ERROR_5_A = 183;
const JS_HANDLE_FB_BUS_0 = 184;
const JS_HANDLE_FB_BUS_1 = 185;
const JS_HANDLE_FB_BUS_2 = 186;
const JS_HANDLE_FB_BUS_3 = 187;
const JS_HANDLE_FB_BUS_4 = 188;
const JS_HANDLE_FB_BUS_5 = 189;
const DO_RESET_COARSE = 190;
const WAIT_TX_SCHEDULE_EXIT = 191;
const TDMA_STATE_0_0 = 192;
const TDMA_STATE_0_1 = 193;
const TDMA_STATE_0_2 = 194;
const TDMA_STATE_0_3 = 195;
const RECHECK_TDMA_0 = 196;
const RECHECK_TDMA_1 = 197;
const RECHECK_TDMA_2 = 198;
const RECHECK_TDMA_3 = 199;
const RECHECK_TDMA_4 = 200;
const RECHECK_TDMA_5 = 201;
const RECHECK_TDMA_6 = 202;
const RECHECK_TDMA_7 = 203;
const TDMA_STATE_4 = 204;
const TDMA_STATE_5 = 205;
const VISUAL_CHECK_COUNTERS_0 = 206;
const VISUAL_CHECK_COUNTERS_1 = 207;
const ARBITER_DATA_0 = 208;
const ARBITER_DATA_1 = 209;
const ARBITER_DATA_2 = 210;
const ALL_SC_EQ_0 = 210;
const ALL_SC_EQ_1 = 211;
const ALL_SC_EQ_2 = 212;
const RX_SYNC_1 = 213;
const RX_SYNC_2 = 214;
const RX_SYNC_3 = 215;
const DUPLEX_COARSE_0 = 216;
const DUPLEX_COARSE_1 = 217;
const DUPLEX_COARSE_2 = 218;
const DUPLEX_FINE_0 = 219;
const DUPLEX_FINE_1 = 220;
const DUPLEX_FINE_2 = 221;
const DUPLEX_FINE_3 = 222;
const RE_FINESYNC = 223;
const WAIT_FOR_SELF_SYNC = 224;
const __UNSET_NEXT__ = 0xffff0000;
const DEBUG_STALL = 9999;

module.exports = {
OUR_RING_ENUM,
TYPE_MASK,
DATA_MASK,
RING_TEST_CMD,
BOOTLOADER_CMD,
DMA_IN_CMD,
TURNSTILE_CMD,
CONFIG_DAC_CMD,
TX_CHANNEL_CMD,
DMA_OUT_CMD,
VGA_GAIN_CMD,
PASS_DATA_CMD,
CS01_PLAYBACK,
DMA_OUT_PACKET_CMD,
STREAM_CMD,
RESET_ADC_COUNTER_CMD,
EN_ADC_COUNTER_CMD,
DISAB_ADC_COUNTER_CMD,
DSA_GAIN_CMD,
ETH_TEST_CMD,
EDGE_EDGE_IN,
EDGE_EDGE_OUT,
SATURATION_RATIO_CMD,
DISABLE_DAC_CMD,
EXTENDED_SR_CMD,
EXTENDED_EXECUTE_CMD,
DMA_FLUSH_RESET_CMD,
SYNCHRONIZATION_CMD,
NODEJS_RPC_CMD,
CS11_PROGRESS_CMD,
CS02_PROGRESS_CMD,
CS20_PROGRESS_CMD,
TX_PROGRESS_CMD,
TX_CFO_LOWER_CMD,
TX_CFO_UPPER_CMD,
POWER_ESTIMATION_CMD,
AGC_TEST_CMD,
FEEDBACK_BUS_CMD,
NCO_TEST_CMD,
SFO_PERIODIC_ADJ_CMD,
SFO_PERIODIC_SIGN_CMD,
RESET_LIFETIME_CMD,
ADD_LIFETIME_CMD,
ETH_GET_STATUS_CMD,
EQUALIZER_CMD,
SFO_COORDINATION_CMD,
TDMA_CMD,
PERF_CMD,
FB_BUS_RESET_CMD,
FEATURE_FLAGS_A_CMD,
FEATURE_FLAGS_B_CMD,
IMEM_WORD_CMD,
VMEM_WORD_CMD,
MEM_WORD_CMD,
CS21_ADVANCE_LIFETIME,
REQUEST_MAPMOV_REPORT,
SEED_RANDOM_CMD,
MAPMOV_MODE_CMD,
SCHEDULE_EPOC_CMD,
GENERIC_OPERATOR_CMD,
MAPMOV_RESET_CMD,
REQUEST_EPOC_CMD,
FILL_REPLY_CMD,
DO_NOTHING_CMD,
SABOTAGE_CMD,
CS02_REPORT_ERRORS_CMD,
CS11_REPORT_ERRORS_CMD,
CS20_REPORT_ERRORS_CMD,
TX_REPORT_ERRORS_CMD,
CS11_TEST_SLICER_CMD,
FB_REPORT_STATUS_CMD,
CS20_MAIN_REPORT_STATUS_CMD,
CS02_MAIN_REPORT_STATUS_CMD,
CS11_MAIN_REPORT_STATUS_CMD,
TX_MAIN_REPORT_STATUS_CMD,
MAGADJUST_CMD,
CS11_SET_GAIN_CMD,
RX_SET_GAIN_CMD,
CS21_DEMOD_MODE,
RX_DEMOD_MODE,
CORRUPT_DMA_OUT_CMD,
DAC_CFG_LOCK_CMD,
CHECK_BOOTLOAD_CMD,
FFT_BARREL_SHIFT_CMD,
CS21_CHOOSE_CUSTOM_SC_CMD,
RX_CHOOSE_CUSTOM_SC_CMD,
TEST_STACK_CMD,
CS10_ENABLE_MAG_CHECK,
CS01_ENABLE_MAG_CHECK,
TX_ENABLE_MAG_CHECK,
REQUEST_UNDERFLOW_REPORT_CMD,
SET_TDMA_SC_CMD,
SET_MASK_SC_CMD,
LIFETIME_TO_EPOC_CMD,
UART_PUT_CHAR_CMD,
TRIGGER_EXFIL_CMD,
MAG_FILTER_GAIN_CMD,
RX_PHASE_CORRECTION_CMD,
CHECK_LAST_USERDATA_CMD,
APP_BARREL_SHIFT_CMD,
TX_TONE_ONLY_CMD,
DEFAULT_APP_BARREL_SHIFT_CMD,
AUTO_GAIN_CMD,
COOKED_DATA_TYPE_CMD,
ZERO_TX_CMD,
EQ_ROTATION_CMD,
GET_TIMER_CMD,
SELF_SYNC_CMD,
CFO_TURN_OFF_CMD,
DUPLEX_SYNCHRONIZATION_CMD,
STALL_CHECK_CMD,
DEBUG_OTA_FRAME_CMD,
STAMP_STREAM_OUTPUT_CMD,
SFO_CORRECTION_RX_CMD,
SFO_SHIFT_RX_CMD,
EQ_DATA_RX_CMD,
IIR_COEFF_STATE_RX_CMD,
IIR_COEFF_STATE_TX_CMD,
RX_EQ_FOR_DATA_CMD,
TX_TONE_2_VALUE,
TX_OOK_VALUE,
BLF_ONE_VALUE,
BLF_TWO_VALUE,
BLF_THREE_VALUE,
SUPRESS_EQ_FEEDBACK_L_CMD,
SUPRESS_EQ_FEEDBACK_H_CMD,
TX_REPEAT_FRAMES_CMD,
BEAMFORMED_RESIDUE_CORRECTION_FLAG_CMD,
SNR_SUBCARRIER_INDEX_CMD,
GRC_SUBCARRIER_SELECT_CMD,
ENABLE_AUTO_BS_CMD,
GENERIC_PCCMD,
COARSE_SYNC_PCCMD,
COARSE_DEBUG_PCCMD,
FPGA_BOOT_PCCMD,
DEBUG_PCCMD,
TX_UNDERFLOW,
RX_OVERFLOW,
COARSE_DEBUG_PROG_PCCMD,
DEBUG_0_PCCMD,
DEBUG_1_PCCMD,
DEBUG_2_PCCMD,
DEBUG_3_PCCMD,
DEBUG_4_PCCMD,
DEBUG_5_PCCMD,
DEBUG_6_PCCMD,
DEBUG_7_PCCMD,
DEBUG_8_PCCMD,
DEBUG_9_PCCMD,
DEBUG_10_PCCMD,
DEBUG_11_PCCMD,
DEBUG_12_PCCMD,
DEBUG_13_PCCMD,
DEBUG_14_PCCMD,
DEBUG_15_PCCMD,
DEBUG_16_PCCMD,
DEBUG_17_PCCMD,
DEBUG_18_PCCMD,
DEBUG_19_PCCMD,
DEBUG_20_PCCMD,
DEBUG_21_PCCMD,
DEBUG_22_PCCMD,
DEBUG_23_PCCMD,
DEBUG_24_PCCMD,
DEBUG_25_PCCMD,
DEBUG_26_PCCMD,
DEBUG_27_PCCMD,
DEBUG_28_PCCMD,
DEBUG_29_PCCMD,
DEBUG_30_PCCMD,
DEBUG_31_PCCMD,
DEBUG_32_PCCMD,
DEBUG_33_PCCMD,
DEBUG_34_PCCMD,
DMA_TORTURE_RESULTS,
APP_ASSERT_PCCMD,
FEEDBACK_ALIVE,
RX_CS00_ERROR_PCCMD,
RX_ERROR_PCCMD,
RX_CS21_DID_ADJUST,
NODEJS_RCP_PCCMD,
CS20_EPOC_REPORT_PCCMD,
CS02_EPOC_REPORT_PCCMD,
CS11_EPOC_REPORT_PCCMD,
TX_EPOC_REPORT_PCCMD,
CS20_PROGRESS_REPORT_PCCMD,
CS02_PROGRESS_REPORT_PCCMD,
CS11_PROGRESS_REPORT_PCCMD,
TX_PROGRESS_REPORT_PCCMD,
DMA_LAST_ERROR_PCCMD,
CHECK_BOOTLOAD_PCCMD,
TEST_STACK_RESULTS_PCCMD,
FEEDBACK_HASH_PCCMD,
CS01_MAG_CHECK_PCCMD,
CS10_MAG_CHECK_PCCMD,
TX_MAG_CHECK_PCCMD,
CHECK_ID_PCCMD,
PERF_ETH_PCCMD,
PERF_02_PCCMD,
PERF_12_PCCMD,
PERF_00_PCCMD,
PERF_01_PCCMD,
PERF_11_PCCMD,
PERF_21_PCCMD,
PERF_31_PCCMD,
PERF_30_PCCMD,
PERF_20_PCCMD,
PERF_22_PCCMD,
PERF_32_PCCMD,
FEATURE_FLAGS_REP_PCCMD,
FEATURE_FLAGS_REP_DONE_PCCMD,
TDMA_REPLY_PCCMD,
MAPMOV_MODE_REPORT,
CS20_USERDATA_ERROR,
CS02_USERDATA_ERROR,
CS11_USERDATA_ERROR,
TX_USERDATA_ERROR,
EPOC_REPLY_PCCMD,
CS20_FILL_LEVEL_PCCMD,
CS02_FILL_LEVEL_PCCMD,
CS11_FILL_LEVEL_PCCMD,
TX_FILL_LEVEL_PCCMD,
FILL_REPLY_PCCMD,
CS11_FB_REPORT_PCCMD,
CS02_FB_REPORT_PCCMD,
TX_FB_REPORT_PCCMD,
TX_UD_LATENCY_PCCMD,
CS20_FB_REPORT2_PCCMD,
CS02_FB_REPORT2_PCCMD,
CS11_FB_REPORT2_PCCMD,
TX_FB_REPORT2_PCCMD,
CS20_REPORT_STATUS_PCCMD,
CS02_REPORT_STATUS_PCCMD,
CS11_REPORT_STATUS_PCCMD,
TX_REPORT_STATUS_PCCMD,
TX_PARSE_GOT_VECTOR_PCCMD,
ETH_STATUS_PCCMD,
READBACK_HASH_PCCMD,
SFO_OVERFLOW_PCCMD,
GENERIC_READBACK_PCCMD,
RX_FINE_SYNC_OVERFLOW_PCCMD,
POWER_RESULT_PCCMD,
UART_READOUT_PCCMD,
EXFIL_READOUT_PCCMD,
LAST_USERDATA_PCCMD,
TIMER_RESULT_PCCMD,
SELF_SYNC_REPLY_PCCMD,
RX_COUNTER_SYNC_PCCMD,
DEBUG_OTA_FRAME_PCCMD,
DEBUG_OTA_FRAME2_PCCMD,
INVALID_SFO_CFO_PCCMD,
DEBUG_COARSE_COUNTER_PCCMD,
FEEDBACK_EQ_STATUS_PCCMD,
FEEDBACK_EQ_GAP_PCCMD,
FINE_SYNC_RAW_PCCMD,
RINGBUS_MAX_CALLBACKS,
RING_BUS_LENGTH,
RING_ENUM_PC,
RING_ENUM_ETH,
RING_ENUM_CS11,
RING_ENUM_CS01,
RING_ENUM_CS02,
RING_ENUM_CS12,
RING_ENUM_CS22,
RING_ENUM_CS32,
RING_ENUM_CS31,
RING_ENUM_CS21,
RING_ENUM_CS20,
RING_ENUM_AS_PC,
G2_RING_BUS_LENGTH,
G2_RING_ENUM_PC,
G2_RING_ENUM_ETH,
G2_RING_ENUM_CS20,
G2_RING_ENUM_CS10,
G2_RING_ENUM_CS00,
G2_RING_ENUM_CS01,
G2_RING_ENUM_CS11,
G2_RING_ENUM_CS21,
G2_RING_ENUM_CS31,
G2_RING_ENUM_CS30,
G2_RING_ENUM_AS_PC,
RING_ADDR_PC,
RING_ADDR_ETH,
RING_ADDR_CS20,
RING_ADDR_CS01,
RING_ADDR_CS11,
RING_ADDR_CS21,
RING_ADDR_CS31,
RING_ADDR_CS02,
RING_ADDR_CS12,
RING_ADDR_CS22,
RING_ADDR_CS32,
G2_RING_ADDR_PC,
G2_RING_ADDR_ETH,
G2_RING_ADDR_CS20,
G2_RING_ADDR_CS10,
G2_RING_ADDR_CS00,
G2_RING_ADDR_CS01,
G2_RING_ADDR_CS11,
G2_RING_ADDR_CS21,
G2_RING_ADDR_CS31,
G2_RING_ADDR_CS30,
RING_ADDR_TX_0,
RING_ADDR_TX_1,
RING_ADDR_TX_2,
RING_ADDR_TX_3,
RING_ADDR_TX_PARSE,
RING_ADDR_TX_EQ,
RING_ADDR_TX_FFT,
RING_ADDR_TX_TIME_DOMAIN,
RING_ADDR_RX_0,
RING_ADDR_RX_1,
RING_ADDR_RX_2,
RING_ADDR_RX_3,
RING_ADDR_RX_4,
RING_ADDR_RX_FFT,
RING_ADDR_RX_FINE_SYNC,
RING_ADDR_RX_EQ,
RING_ADDR_RX_MOVER,
RING_ADDR_RX_TAGGER,
SFO_CFO_PACK_SIZE,
ALL_SC_BUFFER_SIZE,
SEND_TO_HIGGS_PACKET_SIZE,
GNURADIO_UDP_SC_WIDTH,
GNURADIO_UDP_PACKET_COUNT,
UDP_PACKET_DATA_SIZE,
FS,
SFO_ADJ,
CFO_ADJ,
STO_ADJ_SHIFT,
DATA_TONE_NUM,
DATA_SUBCARRIER_INDEX,
SUBCARRIER_CHUNK,
COARSE_TONE_INDEX,
NUMBER_FULL_TONES,
DEMOD_BEV_SIZE_WORDS,
EVM_TONE_NUM,
SLICED_DATA_WORD_SIZE,
SLICED_DATA_CHUNK,
RINGBUS_DISPATCH_BATCH_LIMIT,
SCHEDULES_PER_SECOND,
SCHEDULE_FRAMES_PER_SECOND,
ZMQ_TAG_RING,
ZMQ_TAG_ALL,
ZMQ_TAG_STATUS,
DEFAULT_JSON_PATH,
DEFAULT_JSON_PATH_ARBITER,
THE_TUN_NAME,
NOOP_EV,
REQUEST_FINE_SYNC_EV,
RADIO_ENTERED_BG_EV,
REQUEST_TDMA_EV,
FINISHED_TDMA_EV,
UDP_SEQUENCE_DROP_EV,
REQUEST_MAPMOV_DEBUG,
FSM_PING_EV,
FSM_PONG_EV,
EXIT_DATA_MODE_EV,
CHECK_TDMA_EV,
DUPLEX_FINE_SYNC,
SCHEDULE_SLOTS,
SCHEDULE_LENGTH,
SCHEDULE_LENGTH_BITS,
SCHEDULE_FRAMES,
NSLICES,
FEEDBACK_PEER_SELF,
FEEDBACK_PEER_0,
FEEDBACK_PEER_1,
FEEDBACK_PEER_2,
FEEDBACK_PEER_3,
FEEDBACK_PEER_4,
FEEDBACK_PEER_5,
FEEDBACK_PEER_6,
FEEDBACK_PEER_7,
FEEDBACK_PEER_8,
FEEDBACK_PEER_9,
FEEDBACK_PEER_10,
FEEDBACK_PEER_11,
FEEDBACK_PEER_12,
FEEDBACK_PEER_13,
FEEDBACK_PEER_14,
FEEDBACK_PEER_15,
FEEDBACK_PEER_16,
FEEDBACK_PEER_17,
FEEDBACK_PEER_18,
FEEDBACK_PEER_19,
FEEDBACK_PEER_20,
FEEDBACK_PEER_21,
FEEDBACK_PEER_22,
FEEDBACK_PEER_23,
FEEDBACK_PEER_24,
FEEDBACK_PEER_25,
FEEDBACK_PEER_26,
FEEDBACK_PEER_27,
FEEDBACK_PEER_28,
FEEDBACK_PEER_ALL,
FEEDBACK_DST_PC,
FEEDBACK_DST_HIGGS,
FEEDBACK_HEADER_WORDS,
FEEDBACK_BODY_WORDS,
FEEDBACK_MAX_LENGTH,
FEEDBACK_MAPMOV_MAX_LENGTH,
FEEDBACK_WORD_OFFSET,
FEEDBACK_VECTOR_VTYPE_OFFSET,
FRAME_PRIMITIVE_WORDS,
FEEDBACK_VECTOR_ZERO_COUNT,
FEEDBACK_STREAM_ZERO_COUNT,
FEEDBACK_RINGBUS_PACKED,
FEEDBACK_TYPE_FLUSH,
FEEDBACK_TYPE_STREAM,
FEEDBACK_TYPE_VECTOR,
FEEDBACK_TYPE_RINGBUS,
FEEDBACK_TYPE_UNJAM,
FEEDBACK_VEC_FINE_SYNC,
FEEDBACK_VEC_TX_EQ,
FEEDBACK_VEC_SCHEDULE,
FEEDBACK_VEC_SCHEDULE_META,
FEEDBACK_VEC_TX_USER_DATA,
FEEDBACK_VEC_DEMOD_DATA,
FEEDBACK_VEC_STATUS_REPLY,
FEEDBACK_VEC_TRANSPORT_RB,
FEEDBACK_VEC_INVOKE_USER_DATA,
FEEDBACK_VEC_DELIVER_FSM_EVENT,
FEEDBACK_VEC_UPLINK,
FEEDBACK_VEC_FLUSH,
FEEDBACK_VEC_AIR,
FEEDBACK_VEC_PACKET_HASH,
FEEDBACK_VEC_REQ_RETRANSMIT,
FEEDBACK_VEC_REQUEST_ID,
FEEDBACK_VEC_REPLY_ID,
FEEDBACK_VEC_JS_ARB,
FEEDBACK_VEC_FETCH_REQUEST,
FEEDBACK_VEC_FETCH_REPLY,
FEEDBACK_VEC_JOINT_TRANSMIT,
FEEDBACK_VEC_JOINT_ACK,
FEEDBACK_VEC_WORDS_CORRECT,
FEEDBACK_VEC_EQ_ANALOG,
FEEDBACK_VEC_EQ_CORRECTION,
FEEDBACK_VEC_JS_INTERNAL,
FEEDBACK_VEC_TX_EQ_1,
FEEDBACK_STREAM_DEFAULT,
FEEDBACK_STREAM_ALL_SC,
FEEDBACK_MAPMOV_QPSK,
FEEDBACK_MAPMOV_QAM8,
FEEDBACK_MAPMOV_QAM16,
FEEDBACK_MAPMOV_QAM32,
FEEDBACK_MAPMOV_QAM64,
FEEDBACK_MAPMOV_QAM128,
DID_BOOT,
DO_WAIT,
COARSE_0,
WAIT_COARSE_0,
FINISH_COARSE_0,
TIMING_0,
SFO_CFO_0,
TIMING_0_WAIT,
TIMING_0_GOT_PHASE,
TIMING_0_GOT_PHASE_FINAL,
DO_WAIT_1,
COARSE_1,
FINISH_COARSE_1,
TIMING_1,
TIMING_1_WAIT,
TIMING_1_GOT_PHASE,
TIMING_1_GOT_PHASE_FINAL,
BEAMFORM_SETUP,
BEAMFORM_DO_IT,
BEAMFORM_CHILL,
BEAMFORM_PRE_0,
BEAMFORM_PRE_1,
COARSE_SCHEDULE_0,
COARSE_SCHEDULE_SENT_N,
COARSE_SYMBOL_SENT_0,
CORASE_SCHEDULE_DELAY_0,
CORASE_SYMBOL_WAIT_0,
COARSE_TIMING_1,
COARSE_TIMING_SENT_1,
SFO_STATE_0,
STO_0,
CFO_0,
COARSE_SCHEDULE_1,
CORASE_SCHEDULE_DELAY_1,
CORASE_SYMBOL_WAIT_1,
WAIT_COARSE_1,
SFO_STATE_1,
STO_1,
CFO_1,
SFO_CFO_1,
TRANSITION_0_TO_1,
AFTER_COARSE_1,
PRE_BOOT,
PRE_BOOT_2,
WAIT_FOR_PEERS,
TICKLE_PEERS,
TICKLE_PEERS_1,
TICKLE_PEERS_2,
TICKLE_PEERS_3,
TICKLE_PEERS_4,
TICKLE_PEERS_5,
FINE_SYNC,
BACKGROUND_SYNC,
DO_TRIGGER_0,
WAIT_FOR_RADIO_TO_FINE_0,
PRE_SFO_STATE_0,
AFTER_FINE_1,
WAIT_FOR_RADIO_TO_FINE_1,
DO_TRIGGER_1,
GOT_TDMA_REQUEST,
TDMA_STATE_3,
WAIT_EVENTS,
PRE_COARSE_SCHEDULE_0,
SETUP_COARSE_SCHEDULE_0,
WAIT_COARSE_SCHEDULE_0,
COARSE_SCHEDULE_FINISHED_0,
WAIT_FOR_RADIO_0_EQ,
WAIT_AGAIN_FOR_RADIO_0_EQ,
FINE_SCHEDULE_0,
PRE_FINE_SCHEDULE_0,
WAIT_FINE_SCHEDULE_0,
FINE_SCHEDULE_1,
PRE_FINE_SCHEDULE_1,
WAIT_FINE_SCHEDULE_1,
COARSE_SYNC_ADJ_0,
STO_EQ_0,
TICKLE_PEERS_3_DOT_5,
AFTER_PRE_BOOT,
DEBUG_PERF_0,
DEBUG_PERF_1,
DEBUG_PERF_2,
DEBUG_PERF_3,
DEBUG_PERF_4,
TX_STALL,
DEBUG_PEER_PERFORMANCE_0,
DEBUG_PEER_PERFORMANCE_1,
DEBUG_PEER_PERFORMANCE_2,
TICKLE_PEERS_3_DOT_6,
TICKLE_PEERS_3_DOT_7,
WAIT_FOR_RADIO_1_EQ,
TICKLE_PEERS_3_DOT_55,
DEBUG_EQ_ROT_PRE,
DEBUG_EQ_ROT_0,
DEBUG_EQ_ROT_1,
TDMA_STATE_2_DOT_5,
TDMA_STATE_2_DOT_6,
TDMA_STATE_2_DOT_7,
TDMA_STATE_2_DOT_55,
SET_RANDOM_ROTATION,
TEST_COARSE_SYNC_DROP_0,
TEST_COARSE_SYNC_DROP_1,
TEST_COARSE_SYNC_DROP_2,
TEST_COARSE_SYNC_DROP_3,
TEST_COARSE_SYNC_DROP_4,
DEBUG_EPOC_SEND_0,
DEBUG_EPOC_SEND_1,
DEBUG_EPOC_SEND_2,
DEBUG_EPOC_SEND_3,
DEBUG_EPOC_SEND_4,
DEBUG_TX_MAPMOV_0,
DEBUG_TX_MAPMOV_1,
DEBUG_TX_MAPMOV_2,
DEBUG_TX_MAPMOV_3,
DEBUG_TX_MAPMOV_4,
DEBUG_EARLY_EVENT_0,
DEBUG_EARLY_EVENT_1,
DEBUG_EARLY_EVENT_2,
DEBUG_EARLY_EVENT_3,
DEBUG_TX_LOCAL_EPOC_0,
DEBUG_TX_LOCAL_EPOC_1,
DEBUG_TX_LOCAL_EPOC_2,
DEBUG_TX_LOCAL_EPOC_3,
DEBUG_TX_MAPMOV_5,
DEBUG_TX_MAPMOV_6,
DEBUG_TX_MAPMOV_7,
DEBUG_TX_MAPMOV_8,
DEBUG_TX_MAPMOV_9,
DEBUG_TX_MAPMOV_A,
DECIDE_HOW_TO_BEGIN,
CHECK_ATTACHED_FB_BUS_0,
CHECK_ATTACHED_FB_BUS_1,
CHECK_ATTACHED_FB_BUS_2,
RESET_ATTACHED_FB_BUS_0,
RESET_ATTACHED_FB_BUS_1,
RESET_ATTACHED_FB_BUS_2,
PERIODIC_SCHEDULE_0,
PERIODIC_SCHEDULE_1,
PERIODIC_SCHEDULE_2,
PERIODIC_SCHEDULE_3,
PERIODIC_SCHEDULE_4,
PERIODIC_SCHEDULE_1_1,
SET_SFO_INIT_0,
SET_CFO_INIT_0,
REQUEST_TX_EXIT_DATA_MODE,
TX_PREPARE_FSM_SHUTDOWN,
TX_PREPARE_FSM_SHUTDOWN_STAGE_0,
TX_PREPARE_FSM_SHUTDOWN_STAGE_1,
TX_PREPARE_FSM_SHUTDOWN_STAGE_2,
TX_FSM_SEND_LOW_PRI_0,
TX_FSM_SEND_LOW_PRI_1,
TX_FSM_SEND_LOW_PRI_2,
TX_FSM_SEND_LOW_PRI_3,
TX_SEND_BUSY_WAIT,
TX_FSM_ERROR_CONDITION_0,
TX_FSM_ERROR_CONDITION_1,
TX_FSM_ERROR_CONDITION_2,
TX_FSM_ERROR_CONDITION_3,
TX_FSM_ERROR_CONDITION_4,
TX_FSM_ERROR_CONDITION_5,
TX_FSM_RECOVER_ERROR_0,
TX_FSM_RECOVER_ERROR_1,
TX_FSM_RECOVER_ERROR_2,
TX_FSM_RECOVER_ERROR_3,
TX_FSM_RECOVER_ERROR_4,
TX_FSM_RECOVER_ERROR_5,
TX_FSM_RECOVER_ERROR_0_A,
TX_FSM_RECOVER_ERROR_1_A,
TX_FSM_RECOVER_ERROR_2_A,
TX_FSM_RECOVER_ERROR_3_A,
TX_FSM_RECOVER_ERROR_4_A,
TX_FSM_RECOVER_ERROR_5_A,
JS_HANDLE_FB_BUS_0,
JS_HANDLE_FB_BUS_1,
JS_HANDLE_FB_BUS_2,
JS_HANDLE_FB_BUS_3,
JS_HANDLE_FB_BUS_4,
JS_HANDLE_FB_BUS_5,
DO_RESET_COARSE,
WAIT_TX_SCHEDULE_EXIT,
TDMA_STATE_0_0,
TDMA_STATE_0_1,
TDMA_STATE_0_2,
TDMA_STATE_0_3,
RECHECK_TDMA_0,
RECHECK_TDMA_1,
RECHECK_TDMA_2,
RECHECK_TDMA_3,
RECHECK_TDMA_4,
RECHECK_TDMA_5,
RECHECK_TDMA_6,
RECHECK_TDMA_7,
TDMA_STATE_4,
TDMA_STATE_5,
VISUAL_CHECK_COUNTERS_0,
VISUAL_CHECK_COUNTERS_1,
ARBITER_DATA_0,
ARBITER_DATA_1,
ARBITER_DATA_2,
ALL_SC_EQ_0,
ALL_SC_EQ_1,
ALL_SC_EQ_2,
RX_SYNC_1,
RX_SYNC_2,
RX_SYNC_3,
DUPLEX_COARSE_0,
DUPLEX_COARSE_1,
DUPLEX_COARSE_2,
DUPLEX_FINE_0,
DUPLEX_FINE_1,
DUPLEX_FINE_2,
DUPLEX_FINE_3,
RE_FINESYNC,
WAIT_FOR_SELF_SYNC,
__UNSET_NEXT__,
DEBUG_STALL};