`timescale 1ns/1ps
module registerTB ();
	reg [31:0] D;
	reg load, clock, reset;
	wire [31:0] F;

	register uut (.D(D), .load(load), .clock(clock), .reset(reset), .F(F));
	
	initial
		clock = 1'b0;
	always begin
		#5 clock = (clock == 0)? 1:0;
	end
	
	initial begin
	reset = 0;
	load = 0;
	D = 32'b00000000000000000000000000000000;
	#20 D = 32'b00000000000000000000000000000011;
	#5 load =1;
	#5 reset =1;
	end
	
	initial begin
		#300 $stop;
	end
endmodule
