{"Source Block": ["hdl/library/axi_dmac/data_mover.v@228:245@HdlStmProcess", "  end else if (m_axi_valid == 1'b1) begin\n    beat_counter_minus_one <= beat_counter;\n  end\nend\n\nalways @(posedge clk) begin\n  if (last_load || early_tlast) begin\n    bl_valid <= 1'b1;\n    measured_last_burst_length <= beat_counter_minus_one;\n  end else if (bl_ready) begin\n    bl_valid <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1 && req_ready == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@237:255", "  end else if (bl_ready) begin\n    bl_valid <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1 && req_ready == 1'b1) begin\n    active <= 1'b1;\n  end else if (last_load == 1'b1) begin\n    active <= 1'b0;\n  end\nend\n\nalways @(*)\nbegin\n  if (m_axi_valid == 1'b1 && (last == 1'b1 || early_tlast == 1'b1))\n    id_next <= inc_id(id);\n"], ["hdl/library/axi_dmac/data_mover.v@220:236", "always @(posedge clk) begin\n  if (req_ready)\n    last_burst_length <= req_last_burst_length;\nend\n\nalways @(posedge clk) begin\n  if (req_ready) begin\n    beat_counter_minus_one <= 'h0;\n  end else if (m_axi_valid == 1'b1) begin\n    beat_counter_minus_one <= beat_counter;\n  end\nend\n\nalways @(posedge clk) begin\n  if (last_load || early_tlast) begin\n    bl_valid <= 1'b1;\n    measured_last_burst_length <= beat_counter_minus_one;\n"]], "Diff Content": {"Delete": [[233, "always @(posedge clk) begin\n"], [234, "  if (last_load || early_tlast) begin\n"], [235, "    bl_valid <= 1'b1;\n"], [236, "    measured_last_burst_length <= beat_counter_minus_one;\n"], [237, "  end else if (bl_ready) begin\n"], [238, "    bl_valid <= 1'b0;\n"], [239, "  end\n"], [240, "end\n"]], "Add": []}}