# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HinganMihaita_2521_mux4_1_v3_with.srcs/sources_1/new/mux4.vhd" \
"../../../../HinganMihaita_2521_mux4_1_v3_with.srcs/sim_1/new/test_mux4.vhd" \

# Do not sort compile order
nosort
