|CPU
Digit0[0] <= DisplayDrive_new:inst12.out1[0]
Digit0[1] <= DisplayDrive_new:inst12.out1[1]
Digit0[2] <= DisplayDrive_new:inst12.out1[2]
Digit0[3] <= DisplayDrive_new:inst12.out1[3]
Digit0[4] <= DisplayDrive_new:inst12.out1[4]
Digit0[5] <= DisplayDrive_new:inst12.out1[5]
Digit0[6] <= DisplayDrive_new:inst12.out1[6]
Digit0[7] <= DisplayDrive_new:inst12.out1[7]
CLK_IN => clockDivider:inst15.clock
RST => DisplayDrive_new:inst12.reset
RST => ThirtyTwoBitRegister:inst27.Reset
Digit1[0] <= DisplayDrive_new:inst12.out2[0]
Digit1[1] <= DisplayDrive_new:inst12.out2[1]
Digit1[2] <= DisplayDrive_new:inst12.out2[2]
Digit1[3] <= DisplayDrive_new:inst12.out2[3]
Digit1[4] <= DisplayDrive_new:inst12.out2[4]
Digit1[5] <= DisplayDrive_new:inst12.out2[5]
Digit1[6] <= DisplayDrive_new:inst12.out2[6]
Digit1[7] <= DisplayDrive_new:inst12.out2[7]
Digit2[0] <= DisplayDrive_new:inst12.out3[0]
Digit2[1] <= DisplayDrive_new:inst12.out3[1]
Digit2[2] <= DisplayDrive_new:inst12.out3[2]
Digit2[3] <= DisplayDrive_new:inst12.out3[3]
Digit2[4] <= DisplayDrive_new:inst12.out3[4]
Digit2[5] <= DisplayDrive_new:inst12.out3[5]
Digit2[6] <= DisplayDrive_new:inst12.out3[6]
Digit2[7] <= DisplayDrive_new:inst12.out3[7]
Digit3[0] <= DisplayDrive_new:inst12.out4[0]
Digit3[1] <= DisplayDrive_new:inst12.out4[1]
Digit3[2] <= DisplayDrive_new:inst12.out4[2]
Digit3[3] <= DisplayDrive_new:inst12.out4[3]
Digit3[4] <= DisplayDrive_new:inst12.out4[4]
Digit3[5] <= DisplayDrive_new:inst12.out4[5]
Digit3[6] <= DisplayDrive_new:inst12.out4[6]
Digit3[7] <= DisplayDrive_new:inst12.out4[7]
Digit4[0] <= DisplayDrive_new:inst12.out5[0]
Digit4[1] <= DisplayDrive_new:inst12.out5[1]
Digit4[2] <= DisplayDrive_new:inst12.out5[2]
Digit4[3] <= DisplayDrive_new:inst12.out5[3]
Digit4[4] <= DisplayDrive_new:inst12.out5[4]
Digit4[5] <= DisplayDrive_new:inst12.out5[5]
Digit4[6] <= DisplayDrive_new:inst12.out5[6]
Digit4[7] <= DisplayDrive_new:inst12.out5[7]
Digit5[0] <= DisplayDrive_new:inst12.out6[0]
Digit5[1] <= DisplayDrive_new:inst12.out6[1]
Digit5[2] <= DisplayDrive_new:inst12.out6[2]
Digit5[3] <= DisplayDrive_new:inst12.out6[3]
Digit5[4] <= DisplayDrive_new:inst12.out6[4]
Digit5[5] <= DisplayDrive_new:inst12.out6[5]
Digit5[6] <= DisplayDrive_new:inst12.out6[6]
Digit5[7] <= DisplayDrive_new:inst12.out6[7]


|CPU|DisplayDrive_new:inst12
out1[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
reset => singlebitwithenable:inst8.reset
reset => thirtytwobitwithenable:inst7.reset
clk => singlebitwithenable:inst8.clk
clk => thirtytwobitwithenable:inst7.clk
WriteEnable => inst6.IN0
WriteEnable => inst5.IN0
A[0] => ThirtyTwoBitComparator:inst2.Ain[0]
A[0] => ThirtyTwoBitComparator:inst1.Ain[0]
A[1] => ThirtyTwoBitComparator:inst2.Ain[1]
A[1] => ThirtyTwoBitComparator:inst1.Ain[1]
A[2] => ThirtyTwoBitComparator:inst2.Ain[2]
A[2] => ThirtyTwoBitComparator:inst1.Ain[2]
A[3] => ThirtyTwoBitComparator:inst2.Ain[3]
A[3] => ThirtyTwoBitComparator:inst1.Ain[3]
A[4] => ThirtyTwoBitComparator:inst2.Ain[4]
A[4] => ThirtyTwoBitComparator:inst1.Ain[4]
A[5] => ThirtyTwoBitComparator:inst2.Ain[5]
A[5] => ThirtyTwoBitComparator:inst1.Ain[5]
A[6] => ThirtyTwoBitComparator:inst2.Ain[6]
A[6] => ThirtyTwoBitComparator:inst1.Ain[6]
A[7] => ThirtyTwoBitComparator:inst2.Ain[7]
A[7] => ThirtyTwoBitComparator:inst1.Ain[7]
A[8] => ThirtyTwoBitComparator:inst2.Ain[8]
A[8] => ThirtyTwoBitComparator:inst1.Ain[8]
A[9] => ThirtyTwoBitComparator:inst2.Ain[9]
A[9] => ThirtyTwoBitComparator:inst1.Ain[9]
A[10] => ThirtyTwoBitComparator:inst2.Ain[10]
A[10] => ThirtyTwoBitComparator:inst1.Ain[10]
A[11] => ThirtyTwoBitComparator:inst2.Ain[11]
A[11] => ThirtyTwoBitComparator:inst1.Ain[11]
A[12] => ThirtyTwoBitComparator:inst2.Ain[12]
A[12] => ThirtyTwoBitComparator:inst1.Ain[12]
A[13] => ThirtyTwoBitComparator:inst2.Ain[13]
A[13] => ThirtyTwoBitComparator:inst1.Ain[13]
A[14] => ThirtyTwoBitComparator:inst2.Ain[14]
A[14] => ThirtyTwoBitComparator:inst1.Ain[14]
A[15] => ThirtyTwoBitComparator:inst2.Ain[15]
A[15] => ThirtyTwoBitComparator:inst1.Ain[15]
A[16] => ThirtyTwoBitComparator:inst2.Ain[16]
A[16] => ThirtyTwoBitComparator:inst1.Ain[16]
A[17] => ThirtyTwoBitComparator:inst2.Ain[17]
A[17] => ThirtyTwoBitComparator:inst1.Ain[17]
A[18] => ThirtyTwoBitComparator:inst2.Ain[18]
A[18] => ThirtyTwoBitComparator:inst1.Ain[18]
A[19] => ThirtyTwoBitComparator:inst2.Ain[19]
A[19] => ThirtyTwoBitComparator:inst1.Ain[19]
A[20] => ThirtyTwoBitComparator:inst2.Ain[20]
A[20] => ThirtyTwoBitComparator:inst1.Ain[20]
A[21] => ThirtyTwoBitComparator:inst2.Ain[21]
A[21] => ThirtyTwoBitComparator:inst1.Ain[21]
A[22] => ThirtyTwoBitComparator:inst2.Ain[22]
A[22] => ThirtyTwoBitComparator:inst1.Ain[22]
A[23] => ThirtyTwoBitComparator:inst2.Ain[23]
A[23] => ThirtyTwoBitComparator:inst1.Ain[23]
A[24] => ThirtyTwoBitComparator:inst2.Ain[24]
A[24] => ThirtyTwoBitComparator:inst1.Ain[24]
A[25] => ThirtyTwoBitComparator:inst2.Ain[25]
A[25] => ThirtyTwoBitComparator:inst1.Ain[25]
A[26] => ThirtyTwoBitComparator:inst2.Ain[26]
A[26] => ThirtyTwoBitComparator:inst1.Ain[26]
A[27] => ThirtyTwoBitComparator:inst2.Ain[27]
A[27] => ThirtyTwoBitComparator:inst1.Ain[27]
A[28] => ThirtyTwoBitComparator:inst2.Ain[28]
A[28] => ThirtyTwoBitComparator:inst1.Ain[28]
A[29] => ThirtyTwoBitComparator:inst2.Ain[29]
A[29] => ThirtyTwoBitComparator:inst1.Ain[29]
A[30] => ThirtyTwoBitComparator:inst2.Ain[30]
A[30] => ThirtyTwoBitComparator:inst1.Ain[30]
A[31] => ThirtyTwoBitComparator:inst2.Ain[31]
A[31] => ThirtyTwoBitComparator:inst1.Ain[31]
D[0] => singlebitwithenable:inst8.D
D[0] => thirtytwobitwithenable:inst7.D[0]
D[1] => thirtytwobitwithenable:inst7.D[1]
D[2] => thirtytwobitwithenable:inst7.D[2]
D[3] => thirtytwobitwithenable:inst7.D[3]
D[4] => thirtytwobitwithenable:inst7.D[4]
D[5] => thirtytwobitwithenable:inst7.D[5]
D[6] => thirtytwobitwithenable:inst7.D[6]
D[7] => thirtytwobitwithenable:inst7.D[7]
D[8] => thirtytwobitwithenable:inst7.D[8]
D[9] => thirtytwobitwithenable:inst7.D[9]
D[10] => thirtytwobitwithenable:inst7.D[10]
D[11] => thirtytwobitwithenable:inst7.D[11]
D[12] => thirtytwobitwithenable:inst7.D[12]
D[13] => thirtytwobitwithenable:inst7.D[13]
D[14] => thirtytwobitwithenable:inst7.D[14]
D[15] => thirtytwobitwithenable:inst7.D[15]
D[16] => thirtytwobitwithenable:inst7.D[16]
D[17] => thirtytwobitwithenable:inst7.D[17]
D[18] => thirtytwobitwithenable:inst7.D[18]
D[19] => thirtytwobitwithenable:inst7.D[19]
D[20] => thirtytwobitwithenable:inst7.D[20]
D[21] => thirtytwobitwithenable:inst7.D[21]
D[22] => thirtytwobitwithenable:inst7.D[22]
D[23] => thirtytwobitwithenable:inst7.D[23]
D[24] => thirtytwobitwithenable:inst7.D[24]
D[25] => thirtytwobitwithenable:inst7.D[25]
D[26] => thirtytwobitwithenable:inst7.D[26]
D[27] => thirtytwobitwithenable:inst7.D[27]
D[28] => thirtytwobitwithenable:inst7.D[28]
D[29] => thirtytwobitwithenable:inst7.D[29]
D[30] => thirtytwobitwithenable:inst7.D[30]
D[31] => thirtytwobitwithenable:inst7.D[31]
out2[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= inst11[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst11[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst11[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst11[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst11[4].DB_MAX_OUTPUT_PORT_TYPE
out3[5] <= inst11[5].DB_MAX_OUTPUT_PORT_TYPE
out3[6] <= inst11[6].DB_MAX_OUTPUT_PORT_TYPE
out3[7] <= inst11[7].DB_MAX_OUTPUT_PORT_TYPE
out4[0] <= inst12[0].DB_MAX_OUTPUT_PORT_TYPE
out4[1] <= inst12[1].DB_MAX_OUTPUT_PORT_TYPE
out4[2] <= inst12[2].DB_MAX_OUTPUT_PORT_TYPE
out4[3] <= inst12[3].DB_MAX_OUTPUT_PORT_TYPE
out4[4] <= inst12[4].DB_MAX_OUTPUT_PORT_TYPE
out4[5] <= inst12[5].DB_MAX_OUTPUT_PORT_TYPE
out4[6] <= inst12[6].DB_MAX_OUTPUT_PORT_TYPE
out4[7] <= inst12[7].DB_MAX_OUTPUT_PORT_TYPE
out5[0] <= inst13[0].DB_MAX_OUTPUT_PORT_TYPE
out5[1] <= inst13[1].DB_MAX_OUTPUT_PORT_TYPE
out5[2] <= inst13[2].DB_MAX_OUTPUT_PORT_TYPE
out5[3] <= inst13[3].DB_MAX_OUTPUT_PORT_TYPE
out5[4] <= inst13[4].DB_MAX_OUTPUT_PORT_TYPE
out5[5] <= inst13[5].DB_MAX_OUTPUT_PORT_TYPE
out5[6] <= inst13[6].DB_MAX_OUTPUT_PORT_TYPE
out5[7] <= inst13[7].DB_MAX_OUTPUT_PORT_TYPE
out6[0] <= inst14[0].DB_MAX_OUTPUT_PORT_TYPE
out6[1] <= inst14[1].DB_MAX_OUTPUT_PORT_TYPE
out6[2] <= inst14[2].DB_MAX_OUTPUT_PORT_TYPE
out6[3] <= inst14[3].DB_MAX_OUTPUT_PORT_TYPE
out6[4] <= inst14[4].DB_MAX_OUTPUT_PORT_TYPE
out6[5] <= inst14[5].DB_MAX_OUTPUT_PORT_TYPE
out6[6] <= inst14[6].DB_MAX_OUTPUT_PORT_TYPE
out6[7] <= inst14[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|singlebitwithenable:inst8
Qout <= ResettableDFlipFlop:inst.Q
clk => ResettableDFlipFlop:inst.CLKIN
D => multi:inst2.B
Enable => multi:inst2.S
reset => ResettableDFlipFlop:inst.RESET


|CPU|DisplayDrive_new:inst12|singlebitwithenable:inst8|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|singlebitwithenable:inst8|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|singlebitwithenable:inst8|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|singlebitwithenable:inst8|multi:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2
Out <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Ain[0] => FourBitComparator:inst2.A[0]
Ain[1] => FourBitComparator:inst2.A[1]
Ain[2] => FourBitComparator:inst2.A[2]
Ain[3] => FourBitComparator:inst2.A[3]
Ain[4] => FourBitComparator:inst3.A[0]
Ain[5] => FourBitComparator:inst3.A[1]
Ain[6] => FourBitComparator:inst3.A[2]
Ain[7] => FourBitComparator:inst3.A[3]
Ain[8] => FourBitComparator:inst4.A[0]
Ain[9] => FourBitComparator:inst4.A[1]
Ain[10] => FourBitComparator:inst4.A[2]
Ain[11] => FourBitComparator:inst4.A[3]
Ain[12] => FourBitComparator:inst5.A[0]
Ain[13] => FourBitComparator:inst5.A[1]
Ain[14] => FourBitComparator:inst5.A[2]
Ain[15] => FourBitComparator:inst5.A[3]
Ain[16] => FourBitComparator:inst6.A[0]
Ain[17] => FourBitComparator:inst6.A[1]
Ain[18] => FourBitComparator:inst6.A[2]
Ain[19] => FourBitComparator:inst6.A[3]
Ain[20] => FourBitComparator:inst7.A[0]
Ain[21] => FourBitComparator:inst7.A[1]
Ain[22] => FourBitComparator:inst7.A[2]
Ain[23] => FourBitComparator:inst7.A[3]
Ain[24] => FourBitComparator:inst9.A[0]
Ain[25] => FourBitComparator:inst9.A[1]
Ain[26] => FourBitComparator:inst9.A[2]
Ain[27] => FourBitComparator:inst9.A[3]
Ain[28] => FourBitComparator:inst10.A[0]
Ain[29] => FourBitComparator:inst10.A[1]
Ain[30] => FourBitComparator:inst10.A[2]
Ain[31] => FourBitComparator:inst10.A[3]
Bin[0] => FourBitComparator:inst2.B[0]
Bin[1] => FourBitComparator:inst2.B[1]
Bin[2] => FourBitComparator:inst2.B[2]
Bin[3] => FourBitComparator:inst2.B[3]
Bin[4] => FourBitComparator:inst3.B[0]
Bin[5] => FourBitComparator:inst3.B[1]
Bin[6] => FourBitComparator:inst3.B[2]
Bin[7] => FourBitComparator:inst3.B[3]
Bin[8] => FourBitComparator:inst4.B[0]
Bin[9] => FourBitComparator:inst4.B[1]
Bin[10] => FourBitComparator:inst4.B[2]
Bin[11] => FourBitComparator:inst4.B[3]
Bin[12] => FourBitComparator:inst5.B[0]
Bin[13] => FourBitComparator:inst5.B[1]
Bin[14] => FourBitComparator:inst5.B[2]
Bin[15] => FourBitComparator:inst5.B[3]
Bin[16] => FourBitComparator:inst6.B[0]
Bin[17] => FourBitComparator:inst6.B[1]
Bin[18] => FourBitComparator:inst6.B[2]
Bin[19] => FourBitComparator:inst6.B[3]
Bin[20] => FourBitComparator:inst7.B[0]
Bin[21] => FourBitComparator:inst7.B[1]
Bin[22] => FourBitComparator:inst7.B[2]
Bin[23] => FourBitComparator:inst7.B[3]
Bin[24] => FourBitComparator:inst9.B[0]
Bin[25] => FourBitComparator:inst9.B[1]
Bin[26] => FourBitComparator:inst9.B[2]
Bin[27] => FourBitComparator:inst9.B[3]
Bin[28] => FourBitComparator:inst10.B[0]
Bin[29] => FourBitComparator:inst10.B[1]
Bin[30] => FourBitComparator:inst10.B[2]
Bin[31] => FourBitComparator:inst10.B[3]


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2|FourBitComparator:inst6
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2|FourBitComparator:inst3
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2|FourBitComparator:inst2
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2|FourBitComparator:inst7
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2|FourBitComparator:inst5
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2|FourBitComparator:inst9
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2|FourBitComparator:inst10
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst2|FourBitComparator:inst4
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|LPM_CONSTANT:inst4
result[0] <= lpm_constant_ru4:ag.result[0]
result[1] <= lpm_constant_ru4:ag.result[1]
result[2] <= lpm_constant_ru4:ag.result[2]
result[3] <= lpm_constant_ru4:ag.result[3]
result[4] <= lpm_constant_ru4:ag.result[4]
result[5] <= lpm_constant_ru4:ag.result[5]
result[6] <= lpm_constant_ru4:ag.result[6]
result[7] <= lpm_constant_ru4:ag.result[7]
result[8] <= lpm_constant_ru4:ag.result[8]
result[9] <= lpm_constant_ru4:ag.result[9]
result[10] <= lpm_constant_ru4:ag.result[10]
result[11] <= lpm_constant_ru4:ag.result[11]
result[12] <= lpm_constant_ru4:ag.result[12]
result[13] <= lpm_constant_ru4:ag.result[13]
result[14] <= lpm_constant_ru4:ag.result[14]
result[15] <= lpm_constant_ru4:ag.result[15]
result[16] <= lpm_constant_ru4:ag.result[16]
result[17] <= lpm_constant_ru4:ag.result[17]
result[18] <= lpm_constant_ru4:ag.result[18]
result[19] <= lpm_constant_ru4:ag.result[19]
result[20] <= lpm_constant_ru4:ag.result[20]
result[21] <= lpm_constant_ru4:ag.result[21]
result[22] <= lpm_constant_ru4:ag.result[22]
result[23] <= lpm_constant_ru4:ag.result[23]
result[24] <= lpm_constant_ru4:ag.result[24]
result[25] <= lpm_constant_ru4:ag.result[25]
result[26] <= lpm_constant_ru4:ag.result[26]
result[27] <= lpm_constant_ru4:ag.result[27]
result[28] <= lpm_constant_ru4:ag.result[28]
result[29] <= lpm_constant_ru4:ag.result[29]
result[30] <= lpm_constant_ru4:ag.result[30]
result[31] <= lpm_constant_ru4:ag.result[31]


|CPU|DisplayDrive_new:inst12|LPM_CONSTANT:inst4|lpm_constant_ru4:ag
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <VCC>
result[31] <= <VCC>


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst
OUT[0] <= SevenSegmentDisplay:inst.aa
OUT[1] <= SevenSegmentDisplay:inst.bb
OUT[2] <= SevenSegmentDisplay:inst.cc
OUT[3] <= SevenSegmentDisplay:inst.dd
OUT[4] <= SevenSegmentDisplay:inst.ee
OUT[5] <= SevenSegmentDisplay:inst.ff
OUT[6] <= SevenSegmentDisplay:inst.gg
OUT[7] <= LPM_CONSTANT:inst1.result[0]
IN[0] => SevenSegmentDisplay:inst.ID
IN[1] => SevenSegmentDisplay:inst.IC
IN[2] => SevenSegmentDisplay:inst.IB
IN[3] => SevenSegmentDisplay:inst.IA


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|SevenSegmentDisplay:inst
aa <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IA => zero:inst.A
IA => one:inst2.A
IA => two:inst3.A
IA => three:inst4.A
IA => four:inst5.A
IA => five:inst6.A
IA => six:inst16.A
IB => zero:inst.B
IB => one:inst2.B
IB => two:inst3.B
IB => three:inst4.B
IB => four:inst5.B
IB => five:inst6.B
IB => six:inst16.B
IC => zero:inst.C
IC => one:inst2.C
IC => two:inst3.C
IC => three:inst4.C
IC => four:inst5.C
IC => five:inst6.C
IC => six:inst16.C
ID => zero:inst.D
ID => one:inst2.D
ID => two:inst3.D
ID => three:inst4.D
ID => four:inst5.D
ID => five:inst6.D
ID => six:inst16.D
bb <= inst8.DB_MAX_OUTPUT_PORT_TYPE
cc <= inst9.DB_MAX_OUTPUT_PORT_TYPE
dd <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ee <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ff <= inst12.DB_MAX_OUTPUT_PORT_TYPE
gg <= inst13.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|SevenSegmentDisplay:inst|zero:inst
Y0 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
C => inst9.IN0
C => inst3.IN0
C => inst6.IN0
A => inst.IN1
A => inst7.IN0
A => inst4.IN1
B => inst8.IN0
B => inst1.IN2
B => inst6.IN1
D => inst10.IN0
D => inst1.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|SevenSegmentDisplay:inst|one:inst2
Y1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A => inst6.IN0
A => inst2.IN2
C => inst10.IN0
C => inst1.IN0
D => inst11.IN0
D => inst2.IN1
D => inst1.IN1
B => inst9.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|SevenSegmentDisplay:inst|two:inst3
Y2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A => inst12.IN0
A => inst3.IN0
B => inst4.IN1
B => inst9.IN0
C => inst10.IN0
D => inst2.IN1
D => inst1.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|SevenSegmentDisplay:inst|three:inst4
Y3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
B => inst9.IN2
B => inst10.IN2
C => inst4.IN0
C => inst8.IN0
C => inst7.IN0
D => inst5.IN0
D => inst8.IN1
D => inst9.IN1
A => inst2.IN0
A => inst10.IN1
A => inst11.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|SevenSegmentDisplay:inst|four:inst5
Y4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B => inst4.IN0
B => inst3.IN1
D => inst5.IN0
C => inst2.IN0
C => inst1.IN0
A => inst2.IN1
A => inst3.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|SevenSegmentDisplay:inst|five:inst6
Y5 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst10.IN0
C => inst5.IN0
D => inst11.IN0
B => inst4.IN1
B => inst9.IN0
B => inst.IN2
A => inst5.IN1
A => inst3.IN0
A => inst8.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|SevenSegmentDisplay:inst|six:inst16
Y6 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst11.IN0
C => inst3.IN1
C => inst2.IN1
A => inst9.IN0
A => inst5.IN1
A => inst4.IN0
B => inst.IN2
B => inst10.IN0
D => inst12.IN0
D => inst5.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst|LPM_CONSTANT:inst1
result[0] <= <VCC>


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7
Qout[0] <= ThirtyTwoBitRegister:inst.Qout[0]
Qout[1] <= ThirtyTwoBitRegister:inst.Qout[1]
Qout[2] <= ThirtyTwoBitRegister:inst.Qout[2]
Qout[3] <= ThirtyTwoBitRegister:inst.Qout[3]
Qout[4] <= ThirtyTwoBitRegister:inst.Qout[4]
Qout[5] <= ThirtyTwoBitRegister:inst.Qout[5]
Qout[6] <= ThirtyTwoBitRegister:inst.Qout[6]
Qout[7] <= ThirtyTwoBitRegister:inst.Qout[7]
Qout[8] <= ThirtyTwoBitRegister:inst.Qout[8]
Qout[9] <= ThirtyTwoBitRegister:inst.Qout[9]
Qout[10] <= ThirtyTwoBitRegister:inst.Qout[10]
Qout[11] <= ThirtyTwoBitRegister:inst.Qout[11]
Qout[12] <= ThirtyTwoBitRegister:inst.Qout[12]
Qout[13] <= ThirtyTwoBitRegister:inst.Qout[13]
Qout[14] <= ThirtyTwoBitRegister:inst.Qout[14]
Qout[15] <= ThirtyTwoBitRegister:inst.Qout[15]
Qout[16] <= ThirtyTwoBitRegister:inst.Qout[16]
Qout[17] <= ThirtyTwoBitRegister:inst.Qout[17]
Qout[18] <= ThirtyTwoBitRegister:inst.Qout[18]
Qout[19] <= ThirtyTwoBitRegister:inst.Qout[19]
Qout[20] <= ThirtyTwoBitRegister:inst.Qout[20]
Qout[21] <= ThirtyTwoBitRegister:inst.Qout[21]
Qout[22] <= ThirtyTwoBitRegister:inst.Qout[22]
Qout[23] <= ThirtyTwoBitRegister:inst.Qout[23]
Qout[24] <= ThirtyTwoBitRegister:inst.Qout[24]
Qout[25] <= ThirtyTwoBitRegister:inst.Qout[25]
Qout[26] <= ThirtyTwoBitRegister:inst.Qout[26]
Qout[27] <= ThirtyTwoBitRegister:inst.Qout[27]
Qout[28] <= ThirtyTwoBitRegister:inst.Qout[28]
Qout[29] <= ThirtyTwoBitRegister:inst.Qout[29]
Qout[30] <= ThirtyTwoBitRegister:inst.Qout[30]
Qout[31] <= ThirtyTwoBitRegister:inst.Qout[31]
reset => ThirtyTwoBitRegister:inst.Reset
clk => ThirtyTwoBitRegister:inst.Clk
Enable => thirtytwobitmultiplexer:inst1.S
D[0] => thirtytwobitmultiplexer:inst1.B[0]
D[1] => thirtytwobitmultiplexer:inst1.B[1]
D[2] => thirtytwobitmultiplexer:inst1.B[2]
D[3] => thirtytwobitmultiplexer:inst1.B[3]
D[4] => thirtytwobitmultiplexer:inst1.B[4]
D[5] => thirtytwobitmultiplexer:inst1.B[5]
D[6] => thirtytwobitmultiplexer:inst1.B[6]
D[7] => thirtytwobitmultiplexer:inst1.B[7]
D[8] => thirtytwobitmultiplexer:inst1.B[8]
D[9] => thirtytwobitmultiplexer:inst1.B[9]
D[10] => thirtytwobitmultiplexer:inst1.B[10]
D[11] => thirtytwobitmultiplexer:inst1.B[11]
D[12] => thirtytwobitmultiplexer:inst1.B[12]
D[13] => thirtytwobitmultiplexer:inst1.B[13]
D[14] => thirtytwobitmultiplexer:inst1.B[14]
D[15] => thirtytwobitmultiplexer:inst1.B[15]
D[16] => thirtytwobitmultiplexer:inst1.B[16]
D[17] => thirtytwobitmultiplexer:inst1.B[17]
D[18] => thirtytwobitmultiplexer:inst1.B[18]
D[19] => thirtytwobitmultiplexer:inst1.B[19]
D[20] => thirtytwobitmultiplexer:inst1.B[20]
D[21] => thirtytwobitmultiplexer:inst1.B[21]
D[22] => thirtytwobitmultiplexer:inst1.B[22]
D[23] => thirtytwobitmultiplexer:inst1.B[23]
D[24] => thirtytwobitmultiplexer:inst1.B[24]
D[25] => thirtytwobitmultiplexer:inst1.B[25]
D[26] => thirtytwobitmultiplexer:inst1.B[26]
D[27] => thirtytwobitmultiplexer:inst1.B[27]
D[28] => thirtytwobitmultiplexer:inst1.B[28]
D[29] => thirtytwobitmultiplexer:inst1.B[29]
D[30] => thirtytwobitmultiplexer:inst1.B[30]
D[31] => thirtytwobitmultiplexer:inst1.B[31]


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst
Qout[0] <= FourBitRegister:inst.Qout[0]
Qout[1] <= FourBitRegister:inst.Qout[1]
Qout[2] <= FourBitRegister:inst.Qout[2]
Qout[3] <= FourBitRegister:inst.Qout[3]
Qout[4] <= FourBitRegister:inst2.Qout[0]
Qout[5] <= FourBitRegister:inst2.Qout[1]
Qout[6] <= FourBitRegister:inst2.Qout[2]
Qout[7] <= FourBitRegister:inst2.Qout[3]
Qout[8] <= FourBitRegister:inst4.Qout[0]
Qout[9] <= FourBitRegister:inst4.Qout[1]
Qout[10] <= FourBitRegister:inst4.Qout[2]
Qout[11] <= FourBitRegister:inst4.Qout[3]
Qout[12] <= FourBitRegister:inst6.Qout[0]
Qout[13] <= FourBitRegister:inst6.Qout[1]
Qout[14] <= FourBitRegister:inst6.Qout[2]
Qout[15] <= FourBitRegister:inst6.Qout[3]
Qout[16] <= FourBitRegister:inst7.Qout[0]
Qout[17] <= FourBitRegister:inst7.Qout[1]
Qout[18] <= FourBitRegister:inst7.Qout[2]
Qout[19] <= FourBitRegister:inst7.Qout[3]
Qout[20] <= FourBitRegister:inst8.Qout[0]
Qout[21] <= FourBitRegister:inst8.Qout[1]
Qout[22] <= FourBitRegister:inst8.Qout[2]
Qout[23] <= FourBitRegister:inst8.Qout[3]
Qout[24] <= FourBitRegister:inst10.Qout[0]
Qout[25] <= FourBitRegister:inst10.Qout[1]
Qout[26] <= FourBitRegister:inst10.Qout[2]
Qout[27] <= FourBitRegister:inst10.Qout[3]
Qout[28] <= FourBitRegister:inst11.Qout[0]
Qout[29] <= FourBitRegister:inst11.Qout[1]
Qout[30] <= FourBitRegister:inst11.Qout[2]
Qout[31] <= FourBitRegister:inst11.Qout[3]
Reset => FourBitRegister:inst.Reset
Reset => FourBitRegister:inst2.Reset
Reset => FourBitRegister:inst4.Reset
Reset => FourBitRegister:inst7.Reset
Reset => FourBitRegister:inst8.Reset
Reset => FourBitRegister:inst10.Reset
Reset => FourBitRegister:inst11.Reset
Reset => FourBitRegister:inst6.Reset
Clk => FourBitRegister:inst.Clk
Clk => FourBitRegister:inst2.Clk
Clk => FourBitRegister:inst4.Clk
Clk => FourBitRegister:inst7.Clk
Clk => FourBitRegister:inst8.Clk
Clk => FourBitRegister:inst10.Clk
Clk => FourBitRegister:inst11.Clk
Clk => FourBitRegister:inst6.Clk
D[0] => FourBitRegister:inst.D[0]
D[1] => FourBitRegister:inst.D[1]
D[2] => FourBitRegister:inst.D[2]
D[3] => FourBitRegister:inst.D[3]
D[4] => FourBitRegister:inst2.D[0]
D[5] => FourBitRegister:inst2.D[1]
D[6] => FourBitRegister:inst2.D[2]
D[7] => FourBitRegister:inst2.D[3]
D[8] => FourBitRegister:inst4.D[0]
D[9] => FourBitRegister:inst4.D[1]
D[10] => FourBitRegister:inst4.D[2]
D[11] => FourBitRegister:inst4.D[3]
D[12] => FourBitRegister:inst6.D[0]
D[13] => FourBitRegister:inst6.D[1]
D[14] => FourBitRegister:inst6.D[2]
D[15] => FourBitRegister:inst6.D[3]
D[16] => FourBitRegister:inst7.D[0]
D[17] => FourBitRegister:inst7.D[1]
D[18] => FourBitRegister:inst7.D[2]
D[19] => FourBitRegister:inst7.D[3]
D[20] => FourBitRegister:inst8.D[0]
D[21] => FourBitRegister:inst8.D[1]
D[22] => FourBitRegister:inst8.D[2]
D[23] => FourBitRegister:inst8.D[3]
D[24] => FourBitRegister:inst10.D[0]
D[25] => FourBitRegister:inst10.D[1]
D[26] => FourBitRegister:inst10.D[2]
D[27] => FourBitRegister:inst10.D[3]
D[28] => FourBitRegister:inst11.D[0]
D[29] => FourBitRegister:inst11.D[1]
D[30] => FourBitRegister:inst11.D[2]
D[31] => FourBitRegister:inst11.D[3]


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst2|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst4|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst7|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst8|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst10|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst11|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|ThirtyTwoBitRegister:inst|FourBitRegister:inst6|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1
Y[0] <= fourbitmultiplexer:inst.Y[0]
Y[1] <= fourbitmultiplexer:inst.Y[1]
Y[2] <= fourbitmultiplexer:inst.Y[2]
Y[3] <= fourbitmultiplexer:inst.Y[3]
Y[4] <= fourbitmultiplexer:inst1.Y[0]
Y[5] <= fourbitmultiplexer:inst1.Y[1]
Y[6] <= fourbitmultiplexer:inst1.Y[2]
Y[7] <= fourbitmultiplexer:inst1.Y[3]
Y[8] <= fourbitmultiplexer:inst2.Y[0]
Y[9] <= fourbitmultiplexer:inst2.Y[1]
Y[10] <= fourbitmultiplexer:inst2.Y[2]
Y[11] <= fourbitmultiplexer:inst2.Y[3]
Y[12] <= fourbitmultiplexer:inst3.Y[0]
Y[13] <= fourbitmultiplexer:inst3.Y[1]
Y[14] <= fourbitmultiplexer:inst3.Y[2]
Y[15] <= fourbitmultiplexer:inst3.Y[3]
Y[16] <= fourbitmultiplexer:inst4.Y[0]
Y[17] <= fourbitmultiplexer:inst4.Y[1]
Y[18] <= fourbitmultiplexer:inst4.Y[2]
Y[19] <= fourbitmultiplexer:inst4.Y[3]
Y[20] <= fourbitmultiplexer:inst5.Y[0]
Y[21] <= fourbitmultiplexer:inst5.Y[1]
Y[22] <= fourbitmultiplexer:inst5.Y[2]
Y[23] <= fourbitmultiplexer:inst5.Y[3]
Y[24] <= fourbitmultiplexer:inst6.Y[0]
Y[25] <= fourbitmultiplexer:inst6.Y[1]
Y[26] <= fourbitmultiplexer:inst6.Y[2]
Y[27] <= fourbitmultiplexer:inst6.Y[3]
Y[28] <= fourbitmultiplexer:inst7.Y[0]
Y[29] <= fourbitmultiplexer:inst7.Y[1]
Y[30] <= fourbitmultiplexer:inst7.Y[2]
Y[31] <= fourbitmultiplexer:inst7.Y[3]
S => fourbitmultiplexer:inst.S
S => fourbitmultiplexer:inst1.S
S => fourbitmultiplexer:inst2.S
S => fourbitmultiplexer:inst3.S
S => fourbitmultiplexer:inst4.S
S => fourbitmultiplexer:inst5.S
S => fourbitmultiplexer:inst6.S
S => fourbitmultiplexer:inst7.S
A[0] => fourbitmultiplexer:inst.A[0]
A[1] => fourbitmultiplexer:inst.A[1]
A[2] => fourbitmultiplexer:inst.A[2]
A[3] => fourbitmultiplexer:inst.A[3]
A[4] => fourbitmultiplexer:inst1.A[0]
A[5] => fourbitmultiplexer:inst1.A[1]
A[6] => fourbitmultiplexer:inst1.A[2]
A[7] => fourbitmultiplexer:inst1.A[3]
A[8] => fourbitmultiplexer:inst2.A[0]
A[9] => fourbitmultiplexer:inst2.A[1]
A[10] => fourbitmultiplexer:inst2.A[2]
A[11] => fourbitmultiplexer:inst2.A[3]
A[12] => fourbitmultiplexer:inst3.A[0]
A[13] => fourbitmultiplexer:inst3.A[1]
A[14] => fourbitmultiplexer:inst3.A[2]
A[15] => fourbitmultiplexer:inst3.A[3]
A[16] => fourbitmultiplexer:inst4.A[0]
A[17] => fourbitmultiplexer:inst4.A[1]
A[18] => fourbitmultiplexer:inst4.A[2]
A[19] => fourbitmultiplexer:inst4.A[3]
A[20] => fourbitmultiplexer:inst5.A[0]
A[21] => fourbitmultiplexer:inst5.A[1]
A[22] => fourbitmultiplexer:inst5.A[2]
A[23] => fourbitmultiplexer:inst5.A[3]
A[24] => fourbitmultiplexer:inst6.A[0]
A[25] => fourbitmultiplexer:inst6.A[1]
A[26] => fourbitmultiplexer:inst6.A[2]
A[27] => fourbitmultiplexer:inst6.A[3]
A[28] => fourbitmultiplexer:inst7.A[0]
A[29] => fourbitmultiplexer:inst7.A[1]
A[30] => fourbitmultiplexer:inst7.A[2]
A[31] => fourbitmultiplexer:inst7.A[3]
B[0] => fourbitmultiplexer:inst.B[0]
B[1] => fourbitmultiplexer:inst.B[1]
B[2] => fourbitmultiplexer:inst.B[2]
B[3] => fourbitmultiplexer:inst.B[3]
B[4] => fourbitmultiplexer:inst1.B[0]
B[5] => fourbitmultiplexer:inst1.B[1]
B[6] => fourbitmultiplexer:inst1.B[2]
B[7] => fourbitmultiplexer:inst1.B[3]
B[8] => fourbitmultiplexer:inst2.B[0]
B[9] => fourbitmultiplexer:inst2.B[1]
B[10] => fourbitmultiplexer:inst2.B[2]
B[11] => fourbitmultiplexer:inst2.B[3]
B[12] => fourbitmultiplexer:inst3.B[0]
B[13] => fourbitmultiplexer:inst3.B[1]
B[14] => fourbitmultiplexer:inst3.B[2]
B[15] => fourbitmultiplexer:inst3.B[3]
B[16] => fourbitmultiplexer:inst4.B[0]
B[17] => fourbitmultiplexer:inst4.B[1]
B[18] => fourbitmultiplexer:inst4.B[2]
B[19] => fourbitmultiplexer:inst4.B[3]
B[20] => fourbitmultiplexer:inst5.B[0]
B[21] => fourbitmultiplexer:inst5.B[1]
B[22] => fourbitmultiplexer:inst5.B[2]
B[23] => fourbitmultiplexer:inst5.B[3]
B[24] => fourbitmultiplexer:inst6.B[0]
B[25] => fourbitmultiplexer:inst6.B[1]
B[26] => fourbitmultiplexer:inst6.B[2]
B[27] => fourbitmultiplexer:inst6.B[3]
B[28] => fourbitmultiplexer:inst7.B[0]
B[29] => fourbitmultiplexer:inst7.B[1]
B[30] => fourbitmultiplexer:inst7.B[2]
B[31] => fourbitmultiplexer:inst7.B[3]


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst1
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst1|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst1|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst1|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst1|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst2
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst2|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst2|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst2|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst2|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst3
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst3|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst3|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst3|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst3|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst4
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst4|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst4|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst4|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst4|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst5
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst5|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst5|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst5|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst5|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst6
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst6|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst6|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst6|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst6|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst7
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst7|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst7|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst7|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|thirtytwobitwithenable:inst7|thirtytwobitmultiplexer:inst1|fourbitmultiplexer:inst7|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1
Out <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Ain[0] => FourBitComparator:inst2.A[0]
Ain[1] => FourBitComparator:inst2.A[1]
Ain[2] => FourBitComparator:inst2.A[2]
Ain[3] => FourBitComparator:inst2.A[3]
Ain[4] => FourBitComparator:inst3.A[0]
Ain[5] => FourBitComparator:inst3.A[1]
Ain[6] => FourBitComparator:inst3.A[2]
Ain[7] => FourBitComparator:inst3.A[3]
Ain[8] => FourBitComparator:inst4.A[0]
Ain[9] => FourBitComparator:inst4.A[1]
Ain[10] => FourBitComparator:inst4.A[2]
Ain[11] => FourBitComparator:inst4.A[3]
Ain[12] => FourBitComparator:inst5.A[0]
Ain[13] => FourBitComparator:inst5.A[1]
Ain[14] => FourBitComparator:inst5.A[2]
Ain[15] => FourBitComparator:inst5.A[3]
Ain[16] => FourBitComparator:inst6.A[0]
Ain[17] => FourBitComparator:inst6.A[1]
Ain[18] => FourBitComparator:inst6.A[2]
Ain[19] => FourBitComparator:inst6.A[3]
Ain[20] => FourBitComparator:inst7.A[0]
Ain[21] => FourBitComparator:inst7.A[1]
Ain[22] => FourBitComparator:inst7.A[2]
Ain[23] => FourBitComparator:inst7.A[3]
Ain[24] => FourBitComparator:inst9.A[0]
Ain[25] => FourBitComparator:inst9.A[1]
Ain[26] => FourBitComparator:inst9.A[2]
Ain[27] => FourBitComparator:inst9.A[3]
Ain[28] => FourBitComparator:inst10.A[0]
Ain[29] => FourBitComparator:inst10.A[1]
Ain[30] => FourBitComparator:inst10.A[2]
Ain[31] => FourBitComparator:inst10.A[3]
Bin[0] => FourBitComparator:inst2.B[0]
Bin[1] => FourBitComparator:inst2.B[1]
Bin[2] => FourBitComparator:inst2.B[2]
Bin[3] => FourBitComparator:inst2.B[3]
Bin[4] => FourBitComparator:inst3.B[0]
Bin[5] => FourBitComparator:inst3.B[1]
Bin[6] => FourBitComparator:inst3.B[2]
Bin[7] => FourBitComparator:inst3.B[3]
Bin[8] => FourBitComparator:inst4.B[0]
Bin[9] => FourBitComparator:inst4.B[1]
Bin[10] => FourBitComparator:inst4.B[2]
Bin[11] => FourBitComparator:inst4.B[3]
Bin[12] => FourBitComparator:inst5.B[0]
Bin[13] => FourBitComparator:inst5.B[1]
Bin[14] => FourBitComparator:inst5.B[2]
Bin[15] => FourBitComparator:inst5.B[3]
Bin[16] => FourBitComparator:inst6.B[0]
Bin[17] => FourBitComparator:inst6.B[1]
Bin[18] => FourBitComparator:inst6.B[2]
Bin[19] => FourBitComparator:inst6.B[3]
Bin[20] => FourBitComparator:inst7.B[0]
Bin[21] => FourBitComparator:inst7.B[1]
Bin[22] => FourBitComparator:inst7.B[2]
Bin[23] => FourBitComparator:inst7.B[3]
Bin[24] => FourBitComparator:inst9.B[0]
Bin[25] => FourBitComparator:inst9.B[1]
Bin[26] => FourBitComparator:inst9.B[2]
Bin[27] => FourBitComparator:inst9.B[3]
Bin[28] => FourBitComparator:inst10.B[0]
Bin[29] => FourBitComparator:inst10.B[1]
Bin[30] => FourBitComparator:inst10.B[2]
Bin[31] => FourBitComparator:inst10.B[3]


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1|FourBitComparator:inst6
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1|FourBitComparator:inst3
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1|FourBitComparator:inst2
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1|FourBitComparator:inst7
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1|FourBitComparator:inst5
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1|FourBitComparator:inst9
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1|FourBitComparator:inst10
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|ThirtyTwoBitComparator:inst1|FourBitComparator:inst4
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|DisplayDrive_new:inst12|LPM_CONSTANT:inst3
result[0] <= lpm_constant_qu4:ag.result[0]
result[1] <= lpm_constant_qu4:ag.result[1]
result[2] <= lpm_constant_qu4:ag.result[2]
result[3] <= lpm_constant_qu4:ag.result[3]
result[4] <= lpm_constant_qu4:ag.result[4]
result[5] <= lpm_constant_qu4:ag.result[5]
result[6] <= lpm_constant_qu4:ag.result[6]
result[7] <= lpm_constant_qu4:ag.result[7]
result[8] <= lpm_constant_qu4:ag.result[8]
result[9] <= lpm_constant_qu4:ag.result[9]
result[10] <= lpm_constant_qu4:ag.result[10]
result[11] <= lpm_constant_qu4:ag.result[11]
result[12] <= lpm_constant_qu4:ag.result[12]
result[13] <= lpm_constant_qu4:ag.result[13]
result[14] <= lpm_constant_qu4:ag.result[14]
result[15] <= lpm_constant_qu4:ag.result[15]
result[16] <= lpm_constant_qu4:ag.result[16]
result[17] <= lpm_constant_qu4:ag.result[17]
result[18] <= lpm_constant_qu4:ag.result[18]
result[19] <= lpm_constant_qu4:ag.result[19]
result[20] <= lpm_constant_qu4:ag.result[20]
result[21] <= lpm_constant_qu4:ag.result[21]
result[22] <= lpm_constant_qu4:ag.result[22]
result[23] <= lpm_constant_qu4:ag.result[23]
result[24] <= lpm_constant_qu4:ag.result[24]
result[25] <= lpm_constant_qu4:ag.result[25]
result[26] <= lpm_constant_qu4:ag.result[26]
result[27] <= lpm_constant_qu4:ag.result[27]
result[28] <= lpm_constant_qu4:ag.result[28]
result[29] <= lpm_constant_qu4:ag.result[29]
result[30] <= lpm_constant_qu4:ag.result[30]
result[31] <= lpm_constant_qu4:ag.result[31]


|CPU|DisplayDrive_new:inst12|LPM_CONSTANT:inst3|lpm_constant_qu4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <VCC>
result[31] <= <VCC>


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23
OUT[0] <= SevenSegmentDisplay:inst.aa
OUT[1] <= SevenSegmentDisplay:inst.bb
OUT[2] <= SevenSegmentDisplay:inst.cc
OUT[3] <= SevenSegmentDisplay:inst.dd
OUT[4] <= SevenSegmentDisplay:inst.ee
OUT[5] <= SevenSegmentDisplay:inst.ff
OUT[6] <= SevenSegmentDisplay:inst.gg
OUT[7] <= LPM_CONSTANT:inst1.result[0]
IN[0] => SevenSegmentDisplay:inst.ID
IN[1] => SevenSegmentDisplay:inst.IC
IN[2] => SevenSegmentDisplay:inst.IB
IN[3] => SevenSegmentDisplay:inst.IA


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|SevenSegmentDisplay:inst
aa <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IA => zero:inst.A
IA => one:inst2.A
IA => two:inst3.A
IA => three:inst4.A
IA => four:inst5.A
IA => five:inst6.A
IA => six:inst16.A
IB => zero:inst.B
IB => one:inst2.B
IB => two:inst3.B
IB => three:inst4.B
IB => four:inst5.B
IB => five:inst6.B
IB => six:inst16.B
IC => zero:inst.C
IC => one:inst2.C
IC => two:inst3.C
IC => three:inst4.C
IC => four:inst5.C
IC => five:inst6.C
IC => six:inst16.C
ID => zero:inst.D
ID => one:inst2.D
ID => two:inst3.D
ID => three:inst4.D
ID => four:inst5.D
ID => five:inst6.D
ID => six:inst16.D
bb <= inst8.DB_MAX_OUTPUT_PORT_TYPE
cc <= inst9.DB_MAX_OUTPUT_PORT_TYPE
dd <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ee <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ff <= inst12.DB_MAX_OUTPUT_PORT_TYPE
gg <= inst13.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|SevenSegmentDisplay:inst|zero:inst
Y0 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
C => inst9.IN0
C => inst3.IN0
C => inst6.IN0
A => inst.IN1
A => inst7.IN0
A => inst4.IN1
B => inst8.IN0
B => inst1.IN2
B => inst6.IN1
D => inst10.IN0
D => inst1.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|SevenSegmentDisplay:inst|one:inst2
Y1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A => inst6.IN0
A => inst2.IN2
C => inst10.IN0
C => inst1.IN0
D => inst11.IN0
D => inst2.IN1
D => inst1.IN1
B => inst9.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|SevenSegmentDisplay:inst|two:inst3
Y2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A => inst12.IN0
A => inst3.IN0
B => inst4.IN1
B => inst9.IN0
C => inst10.IN0
D => inst2.IN1
D => inst1.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|SevenSegmentDisplay:inst|three:inst4
Y3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
B => inst9.IN2
B => inst10.IN2
C => inst4.IN0
C => inst8.IN0
C => inst7.IN0
D => inst5.IN0
D => inst8.IN1
D => inst9.IN1
A => inst2.IN0
A => inst10.IN1
A => inst11.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|SevenSegmentDisplay:inst|four:inst5
Y4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B => inst4.IN0
B => inst3.IN1
D => inst5.IN0
C => inst2.IN0
C => inst1.IN0
A => inst2.IN1
A => inst3.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|SevenSegmentDisplay:inst|five:inst6
Y5 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst10.IN0
C => inst5.IN0
D => inst11.IN0
B => inst4.IN1
B => inst9.IN0
B => inst.IN2
A => inst5.IN1
A => inst3.IN0
A => inst8.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|SevenSegmentDisplay:inst|six:inst16
Y6 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst11.IN0
C => inst3.IN1
C => inst2.IN1
A => inst9.IN0
A => inst5.IN1
A => inst4.IN0
B => inst.IN2
B => inst10.IN0
D => inst12.IN0
D => inst5.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst23|LPM_CONSTANT:inst1
result[0] <= <VCC>


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24
OUT[0] <= SevenSegmentDisplay:inst.aa
OUT[1] <= SevenSegmentDisplay:inst.bb
OUT[2] <= SevenSegmentDisplay:inst.cc
OUT[3] <= SevenSegmentDisplay:inst.dd
OUT[4] <= SevenSegmentDisplay:inst.ee
OUT[5] <= SevenSegmentDisplay:inst.ff
OUT[6] <= SevenSegmentDisplay:inst.gg
OUT[7] <= LPM_CONSTANT:inst1.result[0]
IN[0] => SevenSegmentDisplay:inst.ID
IN[1] => SevenSegmentDisplay:inst.IC
IN[2] => SevenSegmentDisplay:inst.IB
IN[3] => SevenSegmentDisplay:inst.IA


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|SevenSegmentDisplay:inst
aa <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IA => zero:inst.A
IA => one:inst2.A
IA => two:inst3.A
IA => three:inst4.A
IA => four:inst5.A
IA => five:inst6.A
IA => six:inst16.A
IB => zero:inst.B
IB => one:inst2.B
IB => two:inst3.B
IB => three:inst4.B
IB => four:inst5.B
IB => five:inst6.B
IB => six:inst16.B
IC => zero:inst.C
IC => one:inst2.C
IC => two:inst3.C
IC => three:inst4.C
IC => four:inst5.C
IC => five:inst6.C
IC => six:inst16.C
ID => zero:inst.D
ID => one:inst2.D
ID => two:inst3.D
ID => three:inst4.D
ID => four:inst5.D
ID => five:inst6.D
ID => six:inst16.D
bb <= inst8.DB_MAX_OUTPUT_PORT_TYPE
cc <= inst9.DB_MAX_OUTPUT_PORT_TYPE
dd <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ee <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ff <= inst12.DB_MAX_OUTPUT_PORT_TYPE
gg <= inst13.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|SevenSegmentDisplay:inst|zero:inst
Y0 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
C => inst9.IN0
C => inst3.IN0
C => inst6.IN0
A => inst.IN1
A => inst7.IN0
A => inst4.IN1
B => inst8.IN0
B => inst1.IN2
B => inst6.IN1
D => inst10.IN0
D => inst1.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|SevenSegmentDisplay:inst|one:inst2
Y1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A => inst6.IN0
A => inst2.IN2
C => inst10.IN0
C => inst1.IN0
D => inst11.IN0
D => inst2.IN1
D => inst1.IN1
B => inst9.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|SevenSegmentDisplay:inst|two:inst3
Y2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A => inst12.IN0
A => inst3.IN0
B => inst4.IN1
B => inst9.IN0
C => inst10.IN0
D => inst2.IN1
D => inst1.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|SevenSegmentDisplay:inst|three:inst4
Y3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
B => inst9.IN2
B => inst10.IN2
C => inst4.IN0
C => inst8.IN0
C => inst7.IN0
D => inst5.IN0
D => inst8.IN1
D => inst9.IN1
A => inst2.IN0
A => inst10.IN1
A => inst11.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|SevenSegmentDisplay:inst|four:inst5
Y4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B => inst4.IN0
B => inst3.IN1
D => inst5.IN0
C => inst2.IN0
C => inst1.IN0
A => inst2.IN1
A => inst3.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|SevenSegmentDisplay:inst|five:inst6
Y5 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst10.IN0
C => inst5.IN0
D => inst11.IN0
B => inst4.IN1
B => inst9.IN0
B => inst.IN2
A => inst5.IN1
A => inst3.IN0
A => inst8.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|SevenSegmentDisplay:inst|six:inst16
Y6 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst11.IN0
C => inst3.IN1
C => inst2.IN1
A => inst9.IN0
A => inst5.IN1
A => inst4.IN0
B => inst.IN2
B => inst10.IN0
D => inst12.IN0
D => inst5.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst24|LPM_CONSTANT:inst1
result[0] <= <VCC>


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25
OUT[0] <= SevenSegmentDisplay:inst.aa
OUT[1] <= SevenSegmentDisplay:inst.bb
OUT[2] <= SevenSegmentDisplay:inst.cc
OUT[3] <= SevenSegmentDisplay:inst.dd
OUT[4] <= SevenSegmentDisplay:inst.ee
OUT[5] <= SevenSegmentDisplay:inst.ff
OUT[6] <= SevenSegmentDisplay:inst.gg
OUT[7] <= LPM_CONSTANT:inst1.result[0]
IN[0] => SevenSegmentDisplay:inst.ID
IN[1] => SevenSegmentDisplay:inst.IC
IN[2] => SevenSegmentDisplay:inst.IB
IN[3] => SevenSegmentDisplay:inst.IA


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|SevenSegmentDisplay:inst
aa <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IA => zero:inst.A
IA => one:inst2.A
IA => two:inst3.A
IA => three:inst4.A
IA => four:inst5.A
IA => five:inst6.A
IA => six:inst16.A
IB => zero:inst.B
IB => one:inst2.B
IB => two:inst3.B
IB => three:inst4.B
IB => four:inst5.B
IB => five:inst6.B
IB => six:inst16.B
IC => zero:inst.C
IC => one:inst2.C
IC => two:inst3.C
IC => three:inst4.C
IC => four:inst5.C
IC => five:inst6.C
IC => six:inst16.C
ID => zero:inst.D
ID => one:inst2.D
ID => two:inst3.D
ID => three:inst4.D
ID => four:inst5.D
ID => five:inst6.D
ID => six:inst16.D
bb <= inst8.DB_MAX_OUTPUT_PORT_TYPE
cc <= inst9.DB_MAX_OUTPUT_PORT_TYPE
dd <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ee <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ff <= inst12.DB_MAX_OUTPUT_PORT_TYPE
gg <= inst13.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|SevenSegmentDisplay:inst|zero:inst
Y0 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
C => inst9.IN0
C => inst3.IN0
C => inst6.IN0
A => inst.IN1
A => inst7.IN0
A => inst4.IN1
B => inst8.IN0
B => inst1.IN2
B => inst6.IN1
D => inst10.IN0
D => inst1.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|SevenSegmentDisplay:inst|one:inst2
Y1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A => inst6.IN0
A => inst2.IN2
C => inst10.IN0
C => inst1.IN0
D => inst11.IN0
D => inst2.IN1
D => inst1.IN1
B => inst9.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|SevenSegmentDisplay:inst|two:inst3
Y2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A => inst12.IN0
A => inst3.IN0
B => inst4.IN1
B => inst9.IN0
C => inst10.IN0
D => inst2.IN1
D => inst1.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|SevenSegmentDisplay:inst|three:inst4
Y3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
B => inst9.IN2
B => inst10.IN2
C => inst4.IN0
C => inst8.IN0
C => inst7.IN0
D => inst5.IN0
D => inst8.IN1
D => inst9.IN1
A => inst2.IN0
A => inst10.IN1
A => inst11.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|SevenSegmentDisplay:inst|four:inst5
Y4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B => inst4.IN0
B => inst3.IN1
D => inst5.IN0
C => inst2.IN0
C => inst1.IN0
A => inst2.IN1
A => inst3.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|SevenSegmentDisplay:inst|five:inst6
Y5 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst10.IN0
C => inst5.IN0
D => inst11.IN0
B => inst4.IN1
B => inst9.IN0
B => inst.IN2
A => inst5.IN1
A => inst3.IN0
A => inst8.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|SevenSegmentDisplay:inst|six:inst16
Y6 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst11.IN0
C => inst3.IN1
C => inst2.IN1
A => inst9.IN0
A => inst5.IN1
A => inst4.IN0
B => inst.IN2
B => inst10.IN0
D => inst12.IN0
D => inst5.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst25|LPM_CONSTANT:inst1
result[0] <= <VCC>


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26
OUT[0] <= SevenSegmentDisplay:inst.aa
OUT[1] <= SevenSegmentDisplay:inst.bb
OUT[2] <= SevenSegmentDisplay:inst.cc
OUT[3] <= SevenSegmentDisplay:inst.dd
OUT[4] <= SevenSegmentDisplay:inst.ee
OUT[5] <= SevenSegmentDisplay:inst.ff
OUT[6] <= SevenSegmentDisplay:inst.gg
OUT[7] <= LPM_CONSTANT:inst1.result[0]
IN[0] => SevenSegmentDisplay:inst.ID
IN[1] => SevenSegmentDisplay:inst.IC
IN[2] => SevenSegmentDisplay:inst.IB
IN[3] => SevenSegmentDisplay:inst.IA


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|SevenSegmentDisplay:inst
aa <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IA => zero:inst.A
IA => one:inst2.A
IA => two:inst3.A
IA => three:inst4.A
IA => four:inst5.A
IA => five:inst6.A
IA => six:inst16.A
IB => zero:inst.B
IB => one:inst2.B
IB => two:inst3.B
IB => three:inst4.B
IB => four:inst5.B
IB => five:inst6.B
IB => six:inst16.B
IC => zero:inst.C
IC => one:inst2.C
IC => two:inst3.C
IC => three:inst4.C
IC => four:inst5.C
IC => five:inst6.C
IC => six:inst16.C
ID => zero:inst.D
ID => one:inst2.D
ID => two:inst3.D
ID => three:inst4.D
ID => four:inst5.D
ID => five:inst6.D
ID => six:inst16.D
bb <= inst8.DB_MAX_OUTPUT_PORT_TYPE
cc <= inst9.DB_MAX_OUTPUT_PORT_TYPE
dd <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ee <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ff <= inst12.DB_MAX_OUTPUT_PORT_TYPE
gg <= inst13.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|SevenSegmentDisplay:inst|zero:inst
Y0 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
C => inst9.IN0
C => inst3.IN0
C => inst6.IN0
A => inst.IN1
A => inst7.IN0
A => inst4.IN1
B => inst8.IN0
B => inst1.IN2
B => inst6.IN1
D => inst10.IN0
D => inst1.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|SevenSegmentDisplay:inst|one:inst2
Y1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A => inst6.IN0
A => inst2.IN2
C => inst10.IN0
C => inst1.IN0
D => inst11.IN0
D => inst2.IN1
D => inst1.IN1
B => inst9.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|SevenSegmentDisplay:inst|two:inst3
Y2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A => inst12.IN0
A => inst3.IN0
B => inst4.IN1
B => inst9.IN0
C => inst10.IN0
D => inst2.IN1
D => inst1.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|SevenSegmentDisplay:inst|three:inst4
Y3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
B => inst9.IN2
B => inst10.IN2
C => inst4.IN0
C => inst8.IN0
C => inst7.IN0
D => inst5.IN0
D => inst8.IN1
D => inst9.IN1
A => inst2.IN0
A => inst10.IN1
A => inst11.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|SevenSegmentDisplay:inst|four:inst5
Y4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B => inst4.IN0
B => inst3.IN1
D => inst5.IN0
C => inst2.IN0
C => inst1.IN0
A => inst2.IN1
A => inst3.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|SevenSegmentDisplay:inst|five:inst6
Y5 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst10.IN0
C => inst5.IN0
D => inst11.IN0
B => inst4.IN1
B => inst9.IN0
B => inst.IN2
A => inst5.IN1
A => inst3.IN0
A => inst8.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|SevenSegmentDisplay:inst|six:inst16
Y6 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst11.IN0
C => inst3.IN1
C => inst2.IN1
A => inst9.IN0
A => inst5.IN1
A => inst4.IN0
B => inst.IN2
B => inst10.IN0
D => inst12.IN0
D => inst5.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst26|LPM_CONSTANT:inst1
result[0] <= <VCC>


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27
OUT[0] <= SevenSegmentDisplay:inst.aa
OUT[1] <= SevenSegmentDisplay:inst.bb
OUT[2] <= SevenSegmentDisplay:inst.cc
OUT[3] <= SevenSegmentDisplay:inst.dd
OUT[4] <= SevenSegmentDisplay:inst.ee
OUT[5] <= SevenSegmentDisplay:inst.ff
OUT[6] <= SevenSegmentDisplay:inst.gg
OUT[7] <= LPM_CONSTANT:inst1.result[0]
IN[0] => SevenSegmentDisplay:inst.ID
IN[1] => SevenSegmentDisplay:inst.IC
IN[2] => SevenSegmentDisplay:inst.IB
IN[3] => SevenSegmentDisplay:inst.IA


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|SevenSegmentDisplay:inst
aa <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IA => zero:inst.A
IA => one:inst2.A
IA => two:inst3.A
IA => three:inst4.A
IA => four:inst5.A
IA => five:inst6.A
IA => six:inst16.A
IB => zero:inst.B
IB => one:inst2.B
IB => two:inst3.B
IB => three:inst4.B
IB => four:inst5.B
IB => five:inst6.B
IB => six:inst16.B
IC => zero:inst.C
IC => one:inst2.C
IC => two:inst3.C
IC => three:inst4.C
IC => four:inst5.C
IC => five:inst6.C
IC => six:inst16.C
ID => zero:inst.D
ID => one:inst2.D
ID => two:inst3.D
ID => three:inst4.D
ID => four:inst5.D
ID => five:inst6.D
ID => six:inst16.D
bb <= inst8.DB_MAX_OUTPUT_PORT_TYPE
cc <= inst9.DB_MAX_OUTPUT_PORT_TYPE
dd <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ee <= inst11.DB_MAX_OUTPUT_PORT_TYPE
ff <= inst12.DB_MAX_OUTPUT_PORT_TYPE
gg <= inst13.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|SevenSegmentDisplay:inst|zero:inst
Y0 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
C => inst9.IN0
C => inst3.IN0
C => inst6.IN0
A => inst.IN1
A => inst7.IN0
A => inst4.IN1
B => inst8.IN0
B => inst1.IN2
B => inst6.IN1
D => inst10.IN0
D => inst1.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|SevenSegmentDisplay:inst|one:inst2
Y1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A => inst6.IN0
A => inst2.IN2
C => inst10.IN0
C => inst1.IN0
D => inst11.IN0
D => inst2.IN1
D => inst1.IN1
B => inst9.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|SevenSegmentDisplay:inst|two:inst3
Y2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A => inst12.IN0
A => inst3.IN0
B => inst4.IN1
B => inst9.IN0
C => inst10.IN0
D => inst2.IN1
D => inst1.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|SevenSegmentDisplay:inst|three:inst4
Y3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
B => inst9.IN2
B => inst10.IN2
C => inst4.IN0
C => inst8.IN0
C => inst7.IN0
D => inst5.IN0
D => inst8.IN1
D => inst9.IN1
A => inst2.IN0
A => inst10.IN1
A => inst11.IN1


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|SevenSegmentDisplay:inst|four:inst5
Y4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B => inst4.IN0
B => inst3.IN1
D => inst5.IN0
C => inst2.IN0
C => inst1.IN0
A => inst2.IN1
A => inst3.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|SevenSegmentDisplay:inst|five:inst6
Y5 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst10.IN0
C => inst5.IN0
D => inst11.IN0
B => inst4.IN1
B => inst9.IN0
B => inst.IN2
A => inst5.IN1
A => inst3.IN0
A => inst8.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|SevenSegmentDisplay:inst|six:inst16
Y6 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
C => inst11.IN0
C => inst3.IN1
C => inst2.IN1
A => inst9.IN0
A => inst5.IN1
A => inst4.IN0
B => inst.IN2
B => inst10.IN0
D => inst12.IN0
D => inst5.IN0


|CPU|DisplayDrive_new:inst12|SevenSegmentPro:inst27|LPM_CONSTANT:inst1
result[0] <= <VCC>


|CPU|clockDivider:inst15
clock => clock.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q
q[16] <= lpm_counter:LPM_COUNTER_component.q
q[17] <= lpm_counter:LPM_COUNTER_component.q
q[18] <= lpm_counter:LPM_COUNTER_component.q
q[19] <= lpm_counter:LPM_COUNTER_component.q
q[20] <= lpm_counter:LPM_COUNTER_component.q
q[21] <= lpm_counter:LPM_COUNTER_component.q
q[22] <= lpm_counter:LPM_COUNTER_component.q
q[23] <= lpm_counter:LPM_COUNTER_component.q
q[24] <= lpm_counter:LPM_COUNTER_component.q
q[25] <= lpm_counter:LPM_COUNTER_component.q


|CPU|clockDivider:inst15|lpm_counter:LPM_COUNTER_component
clock => cntr_k5h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_k5h:auto_generated.q[0]
q[1] <= cntr_k5h:auto_generated.q[1]
q[2] <= cntr_k5h:auto_generated.q[2]
q[3] <= cntr_k5h:auto_generated.q[3]
q[4] <= cntr_k5h:auto_generated.q[4]
q[5] <= cntr_k5h:auto_generated.q[5]
q[6] <= cntr_k5h:auto_generated.q[6]
q[7] <= cntr_k5h:auto_generated.q[7]
q[8] <= cntr_k5h:auto_generated.q[8]
q[9] <= cntr_k5h:auto_generated.q[9]
q[10] <= cntr_k5h:auto_generated.q[10]
q[11] <= cntr_k5h:auto_generated.q[11]
q[12] <= cntr_k5h:auto_generated.q[12]
q[13] <= cntr_k5h:auto_generated.q[13]
q[14] <= cntr_k5h:auto_generated.q[14]
q[15] <= cntr_k5h:auto_generated.q[15]
q[16] <= cntr_k5h:auto_generated.q[16]
q[17] <= cntr_k5h:auto_generated.q[17]
q[18] <= cntr_k5h:auto_generated.q[18]
q[19] <= cntr_k5h:auto_generated.q[19]
q[20] <= cntr_k5h:auto_generated.q[20]
q[21] <= cntr_k5h:auto_generated.q[21]
q[22] <= cntr_k5h:auto_generated.q[22]
q[23] <= cntr_k5h:auto_generated.q[23]
q[24] <= cntr_k5h:auto_generated.q[24]
q[25] <= cntr_k5h:auto_generated.q[25]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU|clockDivider:inst15|lpm_counter:LPM_COUNTER_component|cntr_k5h:auto_generated
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst
RegWrite <= MainDecoder:inst2.RegWrite
Opcode[0] => MainDecoder:inst2.O[0]
Opcode[1] => MainDecoder:inst2.O[1]
Opcode[2] => MainDecoder:inst2.O[2]
Opcode[3] => MainDecoder:inst2.O[3]
Opcode[4] => MainDecoder:inst2.O[4]
Opcode[5] => MainDecoder:inst2.O[5]
RegDst <= MainDecoder:inst2.RegDst
AluSrc <= MainDecoder:inst2.AluSrc
Branch <= MainDecoder:inst2.Branch
MemWrite <= MainDecoder:inst2.MemWrite
MemtoReg <= MainDecoder:inst2.MemtoReg
Jump <= MainDecoder:inst2.Jump
ALUControl[0] <= ALUDecoder:inst.ALUControl[0]
ALUControl[1] <= ALUDecoder:inst.ALUControl[1]
ALUControl[2] <= ALUDecoder:inst.ALUControl[2]
Funct[0] => ALUDecoder:inst.F[0]
Funct[1] => ALUDecoder:inst.F[1]
Funct[2] => ALUDecoder:inst.F[2]
Funct[3] => ALUDecoder:inst.F[3]
Funct[4] => ALUDecoder:inst.F[4]
Funct[5] => ALUDecoder:inst.F[5]


|CPU|Control_Unit:inst|MainDecoder:inst2
RegWrite <= inst9.DB_MAX_OUTPUT_PORT_TYPE
O[0] => inst6.IN0
O[0] => inst2.IN5
O[0] => inst15.IN1
O[0] => inst18.IN5
O[0] => inst20.IN1
O[1] => inst5.IN0
O[1] => inst2.IN4
O[1] => inst14.IN3
O[1] => inst18.IN4
O[1] => inst19.IN3
O[1] => inst24.IN4
O[2] => inst4.IN0
O[2] => inst17.IN3
O[2] => inst23.IN3
O[3] => inst3.IN0
O[3] => inst13.IN0
O[3] => inst18.IN0
O[4] => inst1.IN0
O[5] => inst.IN0
O[5] => inst2.IN1
O[5] => inst14.IN0
O[5] => inst18.IN1
O[5] => inst19.IN0
RegDst <= inst12.DB_MAX_OUTPUT_PORT_TYPE
AluSrc <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Branch <= inst17.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= inst18.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= inst20.DB_MAX_OUTPUT_PORT_TYPE
Jump <= inst24.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[0] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[1] <= inst22.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst|ALUDecoder:inst
ALUControl[0] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
AOP[0] => inst2.IN1
AOP[1] => inst9.IN0
AOP[1] => inst.IN3
AOP[1] => inst18.IN1
AOP[1] => inst16.IN1
F[0] => inst8.IN0
F[0] => inst17.IN3
F[1] => inst.IN1
F[1] => inst14.IN1
F[1] => inst7.IN0
F[1] => inst15.IN2
F[2] => inst6.IN0
F[2] => inst17.IN1
F[3] => inst5.IN0
F[3] => inst15.IN0
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~


|CPU|rom:inst5
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => Mux0.IN10
A[2] => Mux1.IN10
A[2] => Mux2.IN10
A[2] => Mux3.IN10
A[2] => Mux4.IN10
A[2] => Mux5.IN10
A[2] => Mux6.IN10
A[2] => Mux7.IN10
A[2] => Mux8.IN5
A[2] => Mux9.IN10
A[2] => Mux10.IN10
A[2] => Mux11.IN10
A[2] => Mux12.IN10
A[2] => Mux13.IN10
A[2] => Mux14.IN10
A[2] => Mux15.IN10
A[2] => Mux16.IN10
A[2] => Mux17.IN10
A[2] => Mux18.IN10
A[2] => Mux19.IN10
A[2] => Mux20.IN10
A[2] => Mux21.IN10
A[2] => Mux22.IN10
A[2] => Mux23.IN10
A[2] => Mux24.IN10
A[3] => Mux0.IN9
A[3] => Mux1.IN9
A[3] => Mux2.IN9
A[3] => Mux3.IN9
A[3] => Mux4.IN9
A[3] => Mux5.IN9
A[3] => Mux6.IN9
A[3] => Mux7.IN9
A[3] => Mux9.IN9
A[3] => Mux10.IN9
A[3] => Mux11.IN9
A[3] => Mux12.IN9
A[3] => Mux13.IN9
A[3] => Mux14.IN9
A[3] => Mux15.IN9
A[3] => Mux16.IN9
A[3] => Mux17.IN9
A[3] => Mux18.IN9
A[3] => Mux19.IN9
A[3] => Mux20.IN9
A[3] => Mux21.IN9
A[3] => Mux22.IN9
A[3] => Mux23.IN9
A[3] => Mux24.IN9
A[4] => Mux0.IN8
A[4] => Mux1.IN8
A[4] => Mux2.IN8
A[4] => Mux3.IN8
A[4] => Mux4.IN8
A[4] => Mux5.IN8
A[4] => Mux6.IN8
A[4] => Mux7.IN8
A[4] => Mux8.IN4
A[4] => Mux9.IN8
A[4] => Mux10.IN8
A[4] => Mux11.IN8
A[4] => Mux12.IN8
A[4] => Mux13.IN8
A[4] => Mux14.IN8
A[4] => Mux15.IN8
A[4] => Mux16.IN8
A[4] => Mux17.IN8
A[4] => Mux18.IN8
A[4] => Mux19.IN8
A[4] => Mux20.IN8
A[4] => Mux21.IN8
A[4] => Mux22.IN8
A[4] => Mux23.IN8
A[4] => Mux24.IN8
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
D[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= <GND>
D[3] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
D[4] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
D[5] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
D[6] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
D[7] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
D[8] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
D[9] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
D[10] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
D[11] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
D[12] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
D[13] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
D[14] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
D[15] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
D[16] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
D[17] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
D[18] <= <GND>
D[19] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
D[20] <= <GND>
D[21] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
D[22] <= <GND>
D[23] <= <GND>
D[24] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
D[25] <= <GND>
D[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
D[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
D[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
D[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
D[30] <= <GND>
D[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27
Qout[0] <= FourBitRegister:inst.Qout[0]
Qout[1] <= FourBitRegister:inst.Qout[1]
Qout[2] <= FourBitRegister:inst.Qout[2]
Qout[3] <= FourBitRegister:inst.Qout[3]
Qout[4] <= FourBitRegister:inst2.Qout[0]
Qout[5] <= FourBitRegister:inst2.Qout[1]
Qout[6] <= FourBitRegister:inst2.Qout[2]
Qout[7] <= FourBitRegister:inst2.Qout[3]
Qout[8] <= FourBitRegister:inst4.Qout[0]
Qout[9] <= FourBitRegister:inst4.Qout[1]
Qout[10] <= FourBitRegister:inst4.Qout[2]
Qout[11] <= FourBitRegister:inst4.Qout[3]
Qout[12] <= FourBitRegister:inst6.Qout[0]
Qout[13] <= FourBitRegister:inst6.Qout[1]
Qout[14] <= FourBitRegister:inst6.Qout[2]
Qout[15] <= FourBitRegister:inst6.Qout[3]
Qout[16] <= FourBitRegister:inst7.Qout[0]
Qout[17] <= FourBitRegister:inst7.Qout[1]
Qout[18] <= FourBitRegister:inst7.Qout[2]
Qout[19] <= FourBitRegister:inst7.Qout[3]
Qout[20] <= FourBitRegister:inst8.Qout[0]
Qout[21] <= FourBitRegister:inst8.Qout[1]
Qout[22] <= FourBitRegister:inst8.Qout[2]
Qout[23] <= FourBitRegister:inst8.Qout[3]
Qout[24] <= FourBitRegister:inst10.Qout[0]
Qout[25] <= FourBitRegister:inst10.Qout[1]
Qout[26] <= FourBitRegister:inst10.Qout[2]
Qout[27] <= FourBitRegister:inst10.Qout[3]
Qout[28] <= FourBitRegister:inst11.Qout[0]
Qout[29] <= FourBitRegister:inst11.Qout[1]
Qout[30] <= FourBitRegister:inst11.Qout[2]
Qout[31] <= FourBitRegister:inst11.Qout[3]
Reset => FourBitRegister:inst.Reset
Reset => FourBitRegister:inst2.Reset
Reset => FourBitRegister:inst4.Reset
Reset => FourBitRegister:inst7.Reset
Reset => FourBitRegister:inst8.Reset
Reset => FourBitRegister:inst10.Reset
Reset => FourBitRegister:inst11.Reset
Reset => FourBitRegister:inst6.Reset
Clk => FourBitRegister:inst.Clk
Clk => FourBitRegister:inst2.Clk
Clk => FourBitRegister:inst4.Clk
Clk => FourBitRegister:inst7.Clk
Clk => FourBitRegister:inst8.Clk
Clk => FourBitRegister:inst10.Clk
Clk => FourBitRegister:inst11.Clk
Clk => FourBitRegister:inst6.Clk
D[0] => FourBitRegister:inst.D[0]
D[1] => FourBitRegister:inst.D[1]
D[2] => FourBitRegister:inst.D[2]
D[3] => FourBitRegister:inst.D[3]
D[4] => FourBitRegister:inst2.D[0]
D[5] => FourBitRegister:inst2.D[1]
D[6] => FourBitRegister:inst2.D[2]
D[7] => FourBitRegister:inst2.D[3]
D[8] => FourBitRegister:inst4.D[0]
D[9] => FourBitRegister:inst4.D[1]
D[10] => FourBitRegister:inst4.D[2]
D[11] => FourBitRegister:inst4.D[3]
D[12] => FourBitRegister:inst6.D[0]
D[13] => FourBitRegister:inst6.D[1]
D[14] => FourBitRegister:inst6.D[2]
D[15] => FourBitRegister:inst6.D[3]
D[16] => FourBitRegister:inst7.D[0]
D[17] => FourBitRegister:inst7.D[1]
D[18] => FourBitRegister:inst7.D[2]
D[19] => FourBitRegister:inst7.D[3]
D[20] => FourBitRegister:inst8.D[0]
D[21] => FourBitRegister:inst8.D[1]
D[22] => FourBitRegister:inst8.D[2]
D[23] => FourBitRegister:inst8.D[3]
D[24] => FourBitRegister:inst10.D[0]
D[25] => FourBitRegister:inst10.D[1]
D[26] => FourBitRegister:inst10.D[2]
D[27] => FourBitRegister:inst10.D[3]
D[28] => FourBitRegister:inst11.D[0]
D[29] => FourBitRegister:inst11.D[1]
D[30] => FourBitRegister:inst11.D[2]
D[31] => FourBitRegister:inst11.D[3]


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst2|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst4|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst7|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst8|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst10|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst11|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6
Qout[0] <= ResettableDFlipFlop:inst.Q
Qout[1] <= ResettableDFlipFlop:inst1.Q
Qout[2] <= ResettableDFlipFlop:inst2.Q
Qout[3] <= ResettableDFlipFlop:inst4.Q
Clk => ResettableDFlipFlop:inst.CLKIN
Clk => ResettableDFlipFlop:inst1.CLKIN
Clk => ResettableDFlipFlop:inst2.CLKIN
Clk => ResettableDFlipFlop:inst4.CLKIN
D[0] => ResettableDFlipFlop:inst.D
D[1] => ResettableDFlipFlop:inst1.D
D[2] => ResettableDFlipFlop:inst2.D
D[3] => ResettableDFlipFlop:inst4.D
Reset => ResettableDFlipFlop:inst.RESET
Reset => ResettableDFlipFlop:inst1.RESET
Reset => ResettableDFlipFlop:inst2.RESET
Reset => ResettableDFlipFlop:inst4.RESET


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst1
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst1|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst1|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst2
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst2|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst2|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst4
Q <= D_latch:inst4.Q
CLKIN => D_latch:inst4.CLKIN
CLKIN => inst.IN0
D => inst1.IN0
RESET => inst2.IN0


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst4|D_latch:inst4
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtyTwoBitRegister:inst27|FourBitRegister:inst6|ResettableDFlipFlop:inst4|D_latch:inst3
Q <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLKIN => inst4.IN0
CLKIN => inst3.IN0
D => inst4.IN1
D => inst5.IN0
notQ <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|thirtytwobitmultiplexer:inst25
Y[0] <= fourbitmultiplexer:inst.Y[0]
Y[1] <= fourbitmultiplexer:inst.Y[1]
Y[2] <= fourbitmultiplexer:inst.Y[2]
Y[3] <= fourbitmultiplexer:inst.Y[3]
Y[4] <= fourbitmultiplexer:inst1.Y[0]
Y[5] <= fourbitmultiplexer:inst1.Y[1]
Y[6] <= fourbitmultiplexer:inst1.Y[2]
Y[7] <= fourbitmultiplexer:inst1.Y[3]
Y[8] <= fourbitmultiplexer:inst2.Y[0]
Y[9] <= fourbitmultiplexer:inst2.Y[1]
Y[10] <= fourbitmultiplexer:inst2.Y[2]
Y[11] <= fourbitmultiplexer:inst2.Y[3]
Y[12] <= fourbitmultiplexer:inst3.Y[0]
Y[13] <= fourbitmultiplexer:inst3.Y[1]
Y[14] <= fourbitmultiplexer:inst3.Y[2]
Y[15] <= fourbitmultiplexer:inst3.Y[3]
Y[16] <= fourbitmultiplexer:inst4.Y[0]
Y[17] <= fourbitmultiplexer:inst4.Y[1]
Y[18] <= fourbitmultiplexer:inst4.Y[2]
Y[19] <= fourbitmultiplexer:inst4.Y[3]
Y[20] <= fourbitmultiplexer:inst5.Y[0]
Y[21] <= fourbitmultiplexer:inst5.Y[1]
Y[22] <= fourbitmultiplexer:inst5.Y[2]
Y[23] <= fourbitmultiplexer:inst5.Y[3]
Y[24] <= fourbitmultiplexer:inst6.Y[0]
Y[25] <= fourbitmultiplexer:inst6.Y[1]
Y[26] <= fourbitmultiplexer:inst6.Y[2]
Y[27] <= fourbitmultiplexer:inst6.Y[3]
Y[28] <= fourbitmultiplexer:inst7.Y[0]
Y[29] <= fourbitmultiplexer:inst7.Y[1]
Y[30] <= fourbitmultiplexer:inst7.Y[2]
Y[31] <= fourbitmultiplexer:inst7.Y[3]
S => fourbitmultiplexer:inst.S
S => fourbitmultiplexer:inst1.S
S => fourbitmultiplexer:inst2.S
S => fourbitmultiplexer:inst3.S
S => fourbitmultiplexer:inst4.S
S => fourbitmultiplexer:inst5.S
S => fourbitmultiplexer:inst6.S
S => fourbitmultiplexer:inst7.S
A[0] => fourbitmultiplexer:inst.A[0]
A[1] => fourbitmultiplexer:inst.A[1]
A[2] => fourbitmultiplexer:inst.A[2]
A[3] => fourbitmultiplexer:inst.A[3]
A[4] => fourbitmultiplexer:inst1.A[0]
A[5] => fourbitmultiplexer:inst1.A[1]
A[6] => fourbitmultiplexer:inst1.A[2]
A[7] => fourbitmultiplexer:inst1.A[3]
A[8] => fourbitmultiplexer:inst2.A[0]
A[9] => fourbitmultiplexer:inst2.A[1]
A[10] => fourbitmultiplexer:inst2.A[2]
A[11] => fourbitmultiplexer:inst2.A[3]
A[12] => fourbitmultiplexer:inst3.A[0]
A[13] => fourbitmultiplexer:inst3.A[1]
A[14] => fourbitmultiplexer:inst3.A[2]
A[15] => fourbitmultiplexer:inst3.A[3]
A[16] => fourbitmultiplexer:inst4.A[0]
A[17] => fourbitmultiplexer:inst4.A[1]
A[18] => fourbitmultiplexer:inst4.A[2]
A[19] => fourbitmultiplexer:inst4.A[3]
A[20] => fourbitmultiplexer:inst5.A[0]
A[21] => fourbitmultiplexer:inst5.A[1]
A[22] => fourbitmultiplexer:inst5.A[2]
A[23] => fourbitmultiplexer:inst5.A[3]
A[24] => fourbitmultiplexer:inst6.A[0]
A[25] => fourbitmultiplexer:inst6.A[1]
A[26] => fourbitmultiplexer:inst6.A[2]
A[27] => fourbitmultiplexer:inst6.A[3]
A[28] => fourbitmultiplexer:inst7.A[0]
A[29] => fourbitmultiplexer:inst7.A[1]
A[30] => fourbitmultiplexer:inst7.A[2]
A[31] => fourbitmultiplexer:inst7.A[3]
B[0] => fourbitmultiplexer:inst.B[0]
B[1] => fourbitmultiplexer:inst.B[1]
B[2] => fourbitmultiplexer:inst.B[2]
B[3] => fourbitmultiplexer:inst.B[3]
B[4] => fourbitmultiplexer:inst1.B[0]
B[5] => fourbitmultiplexer:inst1.B[1]
B[6] => fourbitmultiplexer:inst1.B[2]
B[7] => fourbitmultiplexer:inst1.B[3]
B[8] => fourbitmultiplexer:inst2.B[0]
B[9] => fourbitmultiplexer:inst2.B[1]
B[10] => fourbitmultiplexer:inst2.B[2]
B[11] => fourbitmultiplexer:inst2.B[3]
B[12] => fourbitmultiplexer:inst3.B[0]
B[13] => fourbitmultiplexer:inst3.B[1]
B[14] => fourbitmultiplexer:inst3.B[2]
B[15] => fourbitmultiplexer:inst3.B[3]
B[16] => fourbitmultiplexer:inst4.B[0]
B[17] => fourbitmultiplexer:inst4.B[1]
B[18] => fourbitmultiplexer:inst4.B[2]
B[19] => fourbitmultiplexer:inst4.B[3]
B[20] => fourbitmultiplexer:inst5.B[0]
B[21] => fourbitmultiplexer:inst5.B[1]
B[22] => fourbitmultiplexer:inst5.B[2]
B[23] => fourbitmultiplexer:inst5.B[3]
B[24] => fourbitmultiplexer:inst6.B[0]
B[25] => fourbitmultiplexer:inst6.B[1]
B[26] => fourbitmultiplexer:inst6.B[2]
B[27] => fourbitmultiplexer:inst6.B[3]
B[28] => fourbitmultiplexer:inst7.B[0]
B[29] => fourbitmultiplexer:inst7.B[1]
B[30] => fourbitmultiplexer:inst7.B[2]
B[31] => fourbitmultiplexer:inst7.B[3]


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst1
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst1|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst1|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst1|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst1|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst2
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst2|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst2|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst2|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst2|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst3
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst3|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst3|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst3|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst3|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst4
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst4|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst4|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst4|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst4|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst5
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst5|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst5|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst5|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst5|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst6
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst6|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst6|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst6|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst6|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst7
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst7|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst7|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst7|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst25|fourbitmultiplexer:inst7|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24
Y[0] <= fourbitmultiplexer:inst.Y[0]
Y[1] <= fourbitmultiplexer:inst.Y[1]
Y[2] <= fourbitmultiplexer:inst.Y[2]
Y[3] <= fourbitmultiplexer:inst.Y[3]
Y[4] <= fourbitmultiplexer:inst1.Y[0]
Y[5] <= fourbitmultiplexer:inst1.Y[1]
Y[6] <= fourbitmultiplexer:inst1.Y[2]
Y[7] <= fourbitmultiplexer:inst1.Y[3]
Y[8] <= fourbitmultiplexer:inst2.Y[0]
Y[9] <= fourbitmultiplexer:inst2.Y[1]
Y[10] <= fourbitmultiplexer:inst2.Y[2]
Y[11] <= fourbitmultiplexer:inst2.Y[3]
Y[12] <= fourbitmultiplexer:inst3.Y[0]
Y[13] <= fourbitmultiplexer:inst3.Y[1]
Y[14] <= fourbitmultiplexer:inst3.Y[2]
Y[15] <= fourbitmultiplexer:inst3.Y[3]
Y[16] <= fourbitmultiplexer:inst4.Y[0]
Y[17] <= fourbitmultiplexer:inst4.Y[1]
Y[18] <= fourbitmultiplexer:inst4.Y[2]
Y[19] <= fourbitmultiplexer:inst4.Y[3]
Y[20] <= fourbitmultiplexer:inst5.Y[0]
Y[21] <= fourbitmultiplexer:inst5.Y[1]
Y[22] <= fourbitmultiplexer:inst5.Y[2]
Y[23] <= fourbitmultiplexer:inst5.Y[3]
Y[24] <= fourbitmultiplexer:inst6.Y[0]
Y[25] <= fourbitmultiplexer:inst6.Y[1]
Y[26] <= fourbitmultiplexer:inst6.Y[2]
Y[27] <= fourbitmultiplexer:inst6.Y[3]
Y[28] <= fourbitmultiplexer:inst7.Y[0]
Y[29] <= fourbitmultiplexer:inst7.Y[1]
Y[30] <= fourbitmultiplexer:inst7.Y[2]
Y[31] <= fourbitmultiplexer:inst7.Y[3]
S => fourbitmultiplexer:inst.S
S => fourbitmultiplexer:inst1.S
S => fourbitmultiplexer:inst2.S
S => fourbitmultiplexer:inst3.S
S => fourbitmultiplexer:inst4.S
S => fourbitmultiplexer:inst5.S
S => fourbitmultiplexer:inst6.S
S => fourbitmultiplexer:inst7.S
A[0] => fourbitmultiplexer:inst.A[0]
A[1] => fourbitmultiplexer:inst.A[1]
A[2] => fourbitmultiplexer:inst.A[2]
A[3] => fourbitmultiplexer:inst.A[3]
A[4] => fourbitmultiplexer:inst1.A[0]
A[5] => fourbitmultiplexer:inst1.A[1]
A[6] => fourbitmultiplexer:inst1.A[2]
A[7] => fourbitmultiplexer:inst1.A[3]
A[8] => fourbitmultiplexer:inst2.A[0]
A[9] => fourbitmultiplexer:inst2.A[1]
A[10] => fourbitmultiplexer:inst2.A[2]
A[11] => fourbitmultiplexer:inst2.A[3]
A[12] => fourbitmultiplexer:inst3.A[0]
A[13] => fourbitmultiplexer:inst3.A[1]
A[14] => fourbitmultiplexer:inst3.A[2]
A[15] => fourbitmultiplexer:inst3.A[3]
A[16] => fourbitmultiplexer:inst4.A[0]
A[17] => fourbitmultiplexer:inst4.A[1]
A[18] => fourbitmultiplexer:inst4.A[2]
A[19] => fourbitmultiplexer:inst4.A[3]
A[20] => fourbitmultiplexer:inst5.A[0]
A[21] => fourbitmultiplexer:inst5.A[1]
A[22] => fourbitmultiplexer:inst5.A[2]
A[23] => fourbitmultiplexer:inst5.A[3]
A[24] => fourbitmultiplexer:inst6.A[0]
A[25] => fourbitmultiplexer:inst6.A[1]
A[26] => fourbitmultiplexer:inst6.A[2]
A[27] => fourbitmultiplexer:inst6.A[3]
A[28] => fourbitmultiplexer:inst7.A[0]
A[29] => fourbitmultiplexer:inst7.A[1]
A[30] => fourbitmultiplexer:inst7.A[2]
A[31] => fourbitmultiplexer:inst7.A[3]
B[0] => fourbitmultiplexer:inst.B[0]
B[1] => fourbitmultiplexer:inst.B[1]
B[2] => fourbitmultiplexer:inst.B[2]
B[3] => fourbitmultiplexer:inst.B[3]
B[4] => fourbitmultiplexer:inst1.B[0]
B[5] => fourbitmultiplexer:inst1.B[1]
B[6] => fourbitmultiplexer:inst1.B[2]
B[7] => fourbitmultiplexer:inst1.B[3]
B[8] => fourbitmultiplexer:inst2.B[0]
B[9] => fourbitmultiplexer:inst2.B[1]
B[10] => fourbitmultiplexer:inst2.B[2]
B[11] => fourbitmultiplexer:inst2.B[3]
B[12] => fourbitmultiplexer:inst3.B[0]
B[13] => fourbitmultiplexer:inst3.B[1]
B[14] => fourbitmultiplexer:inst3.B[2]
B[15] => fourbitmultiplexer:inst3.B[3]
B[16] => fourbitmultiplexer:inst4.B[0]
B[17] => fourbitmultiplexer:inst4.B[1]
B[18] => fourbitmultiplexer:inst4.B[2]
B[19] => fourbitmultiplexer:inst4.B[3]
B[20] => fourbitmultiplexer:inst5.B[0]
B[21] => fourbitmultiplexer:inst5.B[1]
B[22] => fourbitmultiplexer:inst5.B[2]
B[23] => fourbitmultiplexer:inst5.B[3]
B[24] => fourbitmultiplexer:inst6.B[0]
B[25] => fourbitmultiplexer:inst6.B[1]
B[26] => fourbitmultiplexer:inst6.B[2]
B[27] => fourbitmultiplexer:inst6.B[3]
B[28] => fourbitmultiplexer:inst7.B[0]
B[29] => fourbitmultiplexer:inst7.B[1]
B[30] => fourbitmultiplexer:inst7.B[2]
B[31] => fourbitmultiplexer:inst7.B[3]


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst1
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst1|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst1|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst1|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst1|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst2
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst2|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst2|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst2|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst2|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst3
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst3|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst3|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst3|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst3|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst4
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst4|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst4|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst4|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst4|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst5
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst5|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst5|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst5|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst5|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst6
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst6|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst6|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst6|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst6|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst7
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst7|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst7|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst7|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst24|fourbitmultiplexer:inst7|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18
Cout <= ThirtytwoFullAdder:inst2.COUT
F[0] => ThirtytwoBitFourNumberMultiplexer:inst8.SzeroIN
F[1] => ThirtytwoBitFourNumberMultiplexer:inst8.SoneIN
F[2] => ThirtytwoFullAdder:inst2.CIN
F[2] => thirtytwobitmultiplexer:inst.S
B[0] => thirtytwobitmultiplexer:inst.A[0]
B[0] => inst4[0].IN0
B[1] => thirtytwobitmultiplexer:inst.A[1]
B[1] => inst4[1].IN0
B[2] => thirtytwobitmultiplexer:inst.A[2]
B[2] => inst4[2].IN0
B[3] => thirtytwobitmultiplexer:inst.A[3]
B[3] => inst4[3].IN0
B[4] => thirtytwobitmultiplexer:inst.A[4]
B[4] => inst4[4].IN0
B[5] => thirtytwobitmultiplexer:inst.A[5]
B[5] => inst4[5].IN0
B[6] => thirtytwobitmultiplexer:inst.A[6]
B[6] => inst4[6].IN0
B[7] => thirtytwobitmultiplexer:inst.A[7]
B[7] => inst4[7].IN0
B[8] => thirtytwobitmultiplexer:inst.A[8]
B[8] => inst4[8].IN0
B[9] => thirtytwobitmultiplexer:inst.A[9]
B[9] => inst4[9].IN0
B[10] => thirtytwobitmultiplexer:inst.A[10]
B[10] => inst4[10].IN0
B[11] => thirtytwobitmultiplexer:inst.A[11]
B[11] => inst4[11].IN0
B[12] => thirtytwobitmultiplexer:inst.A[12]
B[12] => inst4[12].IN0
B[13] => thirtytwobitmultiplexer:inst.A[13]
B[13] => inst4[13].IN0
B[14] => thirtytwobitmultiplexer:inst.A[14]
B[14] => inst4[14].IN0
B[15] => thirtytwobitmultiplexer:inst.A[15]
B[15] => inst4[15].IN0
B[16] => thirtytwobitmultiplexer:inst.A[16]
B[16] => inst4[16].IN0
B[17] => thirtytwobitmultiplexer:inst.A[17]
B[17] => inst4[17].IN0
B[18] => thirtytwobitmultiplexer:inst.A[18]
B[18] => inst4[18].IN0
B[19] => thirtytwobitmultiplexer:inst.A[19]
B[19] => inst4[19].IN0
B[20] => thirtytwobitmultiplexer:inst.A[20]
B[20] => inst4[20].IN0
B[21] => thirtytwobitmultiplexer:inst.A[21]
B[21] => inst4[21].IN0
B[22] => thirtytwobitmultiplexer:inst.A[22]
B[22] => inst4[22].IN0
B[23] => thirtytwobitmultiplexer:inst.A[23]
B[23] => inst4[23].IN0
B[24] => thirtytwobitmultiplexer:inst.A[24]
B[24] => inst4[24].IN0
B[25] => thirtytwobitmultiplexer:inst.A[25]
B[25] => inst4[25].IN0
B[26] => thirtytwobitmultiplexer:inst.A[26]
B[26] => inst4[26].IN0
B[27] => thirtytwobitmultiplexer:inst.A[27]
B[27] => inst4[27].IN0
B[28] => thirtytwobitmultiplexer:inst.A[28]
B[28] => inst4[28].IN0
B[29] => thirtytwobitmultiplexer:inst.A[29]
B[29] => inst4[29].IN0
B[30] => thirtytwobitmultiplexer:inst.A[30]
B[30] => inst4[30].IN0
B[31] => thirtytwobitmultiplexer:inst.A[31]
B[31] => inst4[31].IN0
A[0] => ThirtytwoFullAdder:inst2.B[0]
A[0] => inst5[0].IN1
A[0] => inst6[0].IN0
A[1] => ThirtytwoFullAdder:inst2.B[1]
A[1] => inst5[1].IN1
A[1] => inst6[1].IN0
A[2] => ThirtytwoFullAdder:inst2.B[2]
A[2] => inst5[2].IN1
A[2] => inst6[2].IN0
A[3] => ThirtytwoFullAdder:inst2.B[3]
A[3] => inst5[3].IN1
A[3] => inst6[3].IN0
A[4] => ThirtytwoFullAdder:inst2.B[4]
A[4] => inst5[4].IN1
A[4] => inst6[4].IN0
A[5] => ThirtytwoFullAdder:inst2.B[5]
A[5] => inst5[5].IN1
A[5] => inst6[5].IN0
A[6] => ThirtytwoFullAdder:inst2.B[6]
A[6] => inst5[6].IN1
A[6] => inst6[6].IN0
A[7] => ThirtytwoFullAdder:inst2.B[7]
A[7] => inst5[7].IN1
A[7] => inst6[7].IN0
A[8] => ThirtytwoFullAdder:inst2.B[8]
A[8] => inst5[8].IN1
A[8] => inst6[8].IN0
A[9] => ThirtytwoFullAdder:inst2.B[9]
A[9] => inst5[9].IN1
A[9] => inst6[9].IN0
A[10] => ThirtytwoFullAdder:inst2.B[10]
A[10] => inst5[10].IN1
A[10] => inst6[10].IN0
A[11] => ThirtytwoFullAdder:inst2.B[11]
A[11] => inst5[11].IN1
A[11] => inst6[11].IN0
A[12] => ThirtytwoFullAdder:inst2.B[12]
A[12] => inst5[12].IN1
A[12] => inst6[12].IN0
A[13] => ThirtytwoFullAdder:inst2.B[13]
A[13] => inst5[13].IN1
A[13] => inst6[13].IN0
A[14] => ThirtytwoFullAdder:inst2.B[14]
A[14] => inst5[14].IN1
A[14] => inst6[14].IN0
A[15] => ThirtytwoFullAdder:inst2.B[15]
A[15] => inst5[15].IN1
A[15] => inst6[15].IN0
A[16] => ThirtytwoFullAdder:inst2.B[16]
A[16] => inst5[16].IN1
A[16] => inst6[16].IN0
A[17] => ThirtytwoFullAdder:inst2.B[17]
A[17] => inst5[17].IN1
A[17] => inst6[17].IN0
A[18] => ThirtytwoFullAdder:inst2.B[18]
A[18] => inst5[18].IN1
A[18] => inst6[18].IN0
A[19] => ThirtytwoFullAdder:inst2.B[19]
A[19] => inst5[19].IN1
A[19] => inst6[19].IN0
A[20] => ThirtytwoFullAdder:inst2.B[20]
A[20] => inst5[20].IN1
A[20] => inst6[20].IN0
A[21] => ThirtytwoFullAdder:inst2.B[21]
A[21] => inst5[21].IN1
A[21] => inst6[21].IN0
A[22] => ThirtytwoFullAdder:inst2.B[22]
A[22] => inst5[22].IN1
A[22] => inst6[22].IN0
A[23] => ThirtytwoFullAdder:inst2.B[23]
A[23] => inst5[23].IN1
A[23] => inst6[23].IN0
A[24] => ThirtytwoFullAdder:inst2.B[24]
A[24] => inst5[24].IN1
A[24] => inst6[24].IN0
A[25] => ThirtytwoFullAdder:inst2.B[25]
A[25] => inst5[25].IN1
A[25] => inst6[25].IN0
A[26] => ThirtytwoFullAdder:inst2.B[26]
A[26] => inst5[26].IN1
A[26] => inst6[26].IN0
A[27] => ThirtytwoFullAdder:inst2.B[27]
A[27] => inst5[27].IN1
A[27] => inst6[27].IN0
A[28] => ThirtytwoFullAdder:inst2.B[28]
A[28] => inst5[28].IN1
A[28] => inst6[28].IN0
A[29] => ThirtytwoFullAdder:inst2.B[29]
A[29] => inst5[29].IN1
A[29] => inst6[29].IN0
A[30] => ThirtytwoFullAdder:inst2.B[30]
A[30] => inst5[30].IN1
A[30] => inst6[30].IN0
A[31] => ThirtytwoFullAdder:inst2.B[31]
A[31] => inst5[31].IN1
A[31] => inst6[31].IN0
Zero <= ThirtyTwoBitComparator:inst3.Out
Y[0] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[0]
Y[1] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[1]
Y[2] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[2]
Y[3] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[3]
Y[4] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[4]
Y[5] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[5]
Y[6] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[6]
Y[7] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[7]
Y[8] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[8]
Y[9] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[9]
Y[10] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[10]
Y[11] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[11]
Y[12] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[12]
Y[13] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[13]
Y[14] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[14]
Y[15] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[15]
Y[16] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[16]
Y[17] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[17]
Y[18] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[18]
Y[19] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[19]
Y[20] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[20]
Y[21] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[21]
Y[22] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[22]
Y[23] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[23]
Y[24] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[24]
Y[25] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[25]
Y[26] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[26]
Y[27] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[27]
Y[28] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[28]
Y[29] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[29]
Y[30] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[30]
Y[31] <= ThirtytwoBitFourNumberMultiplexer:inst8.Y[31]


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2
COUT <= FourBitAdderCLA:inst7.Cout
CIN => FourBitAdderCLA:inst.Cin
A[0] => FourBitAdderCLA:inst.A[0]
A[1] => FourBitAdderCLA:inst.A[1]
A[2] => FourBitAdderCLA:inst.A[2]
A[3] => FourBitAdderCLA:inst.A[3]
A[4] => FourBitAdderCLA:inst1.A[0]
A[5] => FourBitAdderCLA:inst1.A[1]
A[6] => FourBitAdderCLA:inst1.A[2]
A[7] => FourBitAdderCLA:inst1.A[3]
A[8] => FourBitAdderCLA:inst2.A[0]
A[9] => FourBitAdderCLA:inst2.A[1]
A[10] => FourBitAdderCLA:inst2.A[2]
A[11] => FourBitAdderCLA:inst2.A[3]
A[12] => FourBitAdderCLA:inst3.A[0]
A[13] => FourBitAdderCLA:inst3.A[1]
A[14] => FourBitAdderCLA:inst3.A[2]
A[15] => FourBitAdderCLA:inst3.A[3]
A[16] => FourBitAdderCLA:inst4.A[0]
A[17] => FourBitAdderCLA:inst4.A[1]
A[18] => FourBitAdderCLA:inst4.A[2]
A[19] => FourBitAdderCLA:inst4.A[3]
A[20] => FourBitAdderCLA:inst5.A[0]
A[21] => FourBitAdderCLA:inst5.A[1]
A[22] => FourBitAdderCLA:inst5.A[2]
A[23] => FourBitAdderCLA:inst5.A[3]
A[24] => FourBitAdderCLA:inst6.A[0]
A[25] => FourBitAdderCLA:inst6.A[1]
A[26] => FourBitAdderCLA:inst6.A[2]
A[27] => FourBitAdderCLA:inst6.A[3]
A[28] => FourBitAdderCLA:inst7.A[0]
A[29] => FourBitAdderCLA:inst7.A[1]
A[30] => FourBitAdderCLA:inst7.A[2]
A[31] => FourBitAdderCLA:inst7.A[3]
B[0] => FourBitAdderCLA:inst.B[0]
B[1] => FourBitAdderCLA:inst.B[1]
B[2] => FourBitAdderCLA:inst.B[2]
B[3] => FourBitAdderCLA:inst.B[3]
B[4] => FourBitAdderCLA:inst1.B[0]
B[5] => FourBitAdderCLA:inst1.B[1]
B[6] => FourBitAdderCLA:inst1.B[2]
B[7] => FourBitAdderCLA:inst1.B[3]
B[8] => FourBitAdderCLA:inst2.B[0]
B[9] => FourBitAdderCLA:inst2.B[1]
B[10] => FourBitAdderCLA:inst2.B[2]
B[11] => FourBitAdderCLA:inst2.B[3]
B[12] => FourBitAdderCLA:inst3.B[0]
B[13] => FourBitAdderCLA:inst3.B[1]
B[14] => FourBitAdderCLA:inst3.B[2]
B[15] => FourBitAdderCLA:inst3.B[3]
B[16] => FourBitAdderCLA:inst4.B[0]
B[17] => FourBitAdderCLA:inst4.B[1]
B[18] => FourBitAdderCLA:inst4.B[2]
B[19] => FourBitAdderCLA:inst4.B[3]
B[20] => FourBitAdderCLA:inst5.B[0]
B[21] => FourBitAdderCLA:inst5.B[1]
B[22] => FourBitAdderCLA:inst5.B[2]
B[23] => FourBitAdderCLA:inst5.B[3]
B[24] => FourBitAdderCLA:inst6.B[0]
B[25] => FourBitAdderCLA:inst6.B[1]
B[26] => FourBitAdderCLA:inst6.B[2]
B[27] => FourBitAdderCLA:inst6.B[3]
B[28] => FourBitAdderCLA:inst7.B[0]
B[29] => FourBitAdderCLA:inst7.B[1]
B[30] => FourBitAdderCLA:inst7.B[2]
B[31] => FourBitAdderCLA:inst7.B[3]
Sout[0] <= FourBitAdderCLA:inst.S[0]
Sout[1] <= FourBitAdderCLA:inst.S[1]
Sout[2] <= FourBitAdderCLA:inst.S[2]
Sout[3] <= FourBitAdderCLA:inst.S[3]
Sout[4] <= FourBitAdderCLA:inst1.S[0]
Sout[5] <= FourBitAdderCLA:inst1.S[1]
Sout[6] <= FourBitAdderCLA:inst1.S[2]
Sout[7] <= FourBitAdderCLA:inst1.S[3]
Sout[8] <= FourBitAdderCLA:inst2.S[0]
Sout[9] <= FourBitAdderCLA:inst2.S[1]
Sout[10] <= FourBitAdderCLA:inst2.S[2]
Sout[11] <= FourBitAdderCLA:inst2.S[3]
Sout[12] <= FourBitAdderCLA:inst3.S[0]
Sout[13] <= FourBitAdderCLA:inst3.S[1]
Sout[14] <= FourBitAdderCLA:inst3.S[2]
Sout[15] <= FourBitAdderCLA:inst3.S[3]
Sout[16] <= FourBitAdderCLA:inst4.S[0]
Sout[17] <= FourBitAdderCLA:inst4.S[1]
Sout[18] <= FourBitAdderCLA:inst4.S[2]
Sout[19] <= FourBitAdderCLA:inst4.S[3]
Sout[20] <= FourBitAdderCLA:inst5.S[0]
Sout[21] <= FourBitAdderCLA:inst5.S[1]
Sout[22] <= FourBitAdderCLA:inst5.S[2]
Sout[23] <= FourBitAdderCLA:inst5.S[3]
Sout[24] <= FourBitAdderCLA:inst6.S[0]
Sout[25] <= FourBitAdderCLA:inst6.S[1]
Sout[26] <= FourBitAdderCLA:inst6.S[2]
Sout[27] <= FourBitAdderCLA:inst6.S[3]
Sout[28] <= FourBitAdderCLA:inst7.S[0]
Sout[29] <= FourBitAdderCLA:inst7.S[1]
Sout[30] <= FourBitAdderCLA:inst7.S[2]
Sout[31] <= FourBitAdderCLA:inst7.S[3]


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst
Y[0] <= fourbitmultiplexer:inst.Y[0]
Y[1] <= fourbitmultiplexer:inst.Y[1]
Y[2] <= fourbitmultiplexer:inst.Y[2]
Y[3] <= fourbitmultiplexer:inst.Y[3]
Y[4] <= fourbitmultiplexer:inst1.Y[0]
Y[5] <= fourbitmultiplexer:inst1.Y[1]
Y[6] <= fourbitmultiplexer:inst1.Y[2]
Y[7] <= fourbitmultiplexer:inst1.Y[3]
Y[8] <= fourbitmultiplexer:inst2.Y[0]
Y[9] <= fourbitmultiplexer:inst2.Y[1]
Y[10] <= fourbitmultiplexer:inst2.Y[2]
Y[11] <= fourbitmultiplexer:inst2.Y[3]
Y[12] <= fourbitmultiplexer:inst3.Y[0]
Y[13] <= fourbitmultiplexer:inst3.Y[1]
Y[14] <= fourbitmultiplexer:inst3.Y[2]
Y[15] <= fourbitmultiplexer:inst3.Y[3]
Y[16] <= fourbitmultiplexer:inst4.Y[0]
Y[17] <= fourbitmultiplexer:inst4.Y[1]
Y[18] <= fourbitmultiplexer:inst4.Y[2]
Y[19] <= fourbitmultiplexer:inst4.Y[3]
Y[20] <= fourbitmultiplexer:inst5.Y[0]
Y[21] <= fourbitmultiplexer:inst5.Y[1]
Y[22] <= fourbitmultiplexer:inst5.Y[2]
Y[23] <= fourbitmultiplexer:inst5.Y[3]
Y[24] <= fourbitmultiplexer:inst6.Y[0]
Y[25] <= fourbitmultiplexer:inst6.Y[1]
Y[26] <= fourbitmultiplexer:inst6.Y[2]
Y[27] <= fourbitmultiplexer:inst6.Y[3]
Y[28] <= fourbitmultiplexer:inst7.Y[0]
Y[29] <= fourbitmultiplexer:inst7.Y[1]
Y[30] <= fourbitmultiplexer:inst7.Y[2]
Y[31] <= fourbitmultiplexer:inst7.Y[3]
S => fourbitmultiplexer:inst.S
S => fourbitmultiplexer:inst1.S
S => fourbitmultiplexer:inst2.S
S => fourbitmultiplexer:inst3.S
S => fourbitmultiplexer:inst4.S
S => fourbitmultiplexer:inst5.S
S => fourbitmultiplexer:inst6.S
S => fourbitmultiplexer:inst7.S
A[0] => fourbitmultiplexer:inst.A[0]
A[1] => fourbitmultiplexer:inst.A[1]
A[2] => fourbitmultiplexer:inst.A[2]
A[3] => fourbitmultiplexer:inst.A[3]
A[4] => fourbitmultiplexer:inst1.A[0]
A[5] => fourbitmultiplexer:inst1.A[1]
A[6] => fourbitmultiplexer:inst1.A[2]
A[7] => fourbitmultiplexer:inst1.A[3]
A[8] => fourbitmultiplexer:inst2.A[0]
A[9] => fourbitmultiplexer:inst2.A[1]
A[10] => fourbitmultiplexer:inst2.A[2]
A[11] => fourbitmultiplexer:inst2.A[3]
A[12] => fourbitmultiplexer:inst3.A[0]
A[13] => fourbitmultiplexer:inst3.A[1]
A[14] => fourbitmultiplexer:inst3.A[2]
A[15] => fourbitmultiplexer:inst3.A[3]
A[16] => fourbitmultiplexer:inst4.A[0]
A[17] => fourbitmultiplexer:inst4.A[1]
A[18] => fourbitmultiplexer:inst4.A[2]
A[19] => fourbitmultiplexer:inst4.A[3]
A[20] => fourbitmultiplexer:inst5.A[0]
A[21] => fourbitmultiplexer:inst5.A[1]
A[22] => fourbitmultiplexer:inst5.A[2]
A[23] => fourbitmultiplexer:inst5.A[3]
A[24] => fourbitmultiplexer:inst6.A[0]
A[25] => fourbitmultiplexer:inst6.A[1]
A[26] => fourbitmultiplexer:inst6.A[2]
A[27] => fourbitmultiplexer:inst6.A[3]
A[28] => fourbitmultiplexer:inst7.A[0]
A[29] => fourbitmultiplexer:inst7.A[1]
A[30] => fourbitmultiplexer:inst7.A[2]
A[31] => fourbitmultiplexer:inst7.A[3]
B[0] => fourbitmultiplexer:inst.B[0]
B[1] => fourbitmultiplexer:inst.B[1]
B[2] => fourbitmultiplexer:inst.B[2]
B[3] => fourbitmultiplexer:inst.B[3]
B[4] => fourbitmultiplexer:inst1.B[0]
B[5] => fourbitmultiplexer:inst1.B[1]
B[6] => fourbitmultiplexer:inst1.B[2]
B[7] => fourbitmultiplexer:inst1.B[3]
B[8] => fourbitmultiplexer:inst2.B[0]
B[9] => fourbitmultiplexer:inst2.B[1]
B[10] => fourbitmultiplexer:inst2.B[2]
B[11] => fourbitmultiplexer:inst2.B[3]
B[12] => fourbitmultiplexer:inst3.B[0]
B[13] => fourbitmultiplexer:inst3.B[1]
B[14] => fourbitmultiplexer:inst3.B[2]
B[15] => fourbitmultiplexer:inst3.B[3]
B[16] => fourbitmultiplexer:inst4.B[0]
B[17] => fourbitmultiplexer:inst4.B[1]
B[18] => fourbitmultiplexer:inst4.B[2]
B[19] => fourbitmultiplexer:inst4.B[3]
B[20] => fourbitmultiplexer:inst5.B[0]
B[21] => fourbitmultiplexer:inst5.B[1]
B[22] => fourbitmultiplexer:inst5.B[2]
B[23] => fourbitmultiplexer:inst5.B[3]
B[24] => fourbitmultiplexer:inst6.B[0]
B[25] => fourbitmultiplexer:inst6.B[1]
B[26] => fourbitmultiplexer:inst6.B[2]
B[27] => fourbitmultiplexer:inst6.B[3]
B[28] => fourbitmultiplexer:inst7.B[0]
B[29] => fourbitmultiplexer:inst7.B[1]
B[30] => fourbitmultiplexer:inst7.B[2]
B[31] => fourbitmultiplexer:inst7.B[3]


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst1
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst1|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst1|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst1|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst1|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst2
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst2|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst2|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst2|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst2|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst3
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst3|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst3|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst3|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst3|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst4
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst4|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst4|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst4|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst4|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst5
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst5|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst5|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst5|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst5|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst6
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst6|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst6|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst6|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst6|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst7
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst7|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst7|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst7|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|thirtytwobitmultiplexer:inst|fourbitmultiplexer:inst7|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3
Out <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Ain[0] => FourBitComparator:inst2.A[0]
Ain[1] => FourBitComparator:inst2.A[1]
Ain[2] => FourBitComparator:inst2.A[2]
Ain[3] => FourBitComparator:inst2.A[3]
Ain[4] => FourBitComparator:inst3.A[0]
Ain[5] => FourBitComparator:inst3.A[1]
Ain[6] => FourBitComparator:inst3.A[2]
Ain[7] => FourBitComparator:inst3.A[3]
Ain[8] => FourBitComparator:inst4.A[0]
Ain[9] => FourBitComparator:inst4.A[1]
Ain[10] => FourBitComparator:inst4.A[2]
Ain[11] => FourBitComparator:inst4.A[3]
Ain[12] => FourBitComparator:inst5.A[0]
Ain[13] => FourBitComparator:inst5.A[1]
Ain[14] => FourBitComparator:inst5.A[2]
Ain[15] => FourBitComparator:inst5.A[3]
Ain[16] => FourBitComparator:inst6.A[0]
Ain[17] => FourBitComparator:inst6.A[1]
Ain[18] => FourBitComparator:inst6.A[2]
Ain[19] => FourBitComparator:inst6.A[3]
Ain[20] => FourBitComparator:inst7.A[0]
Ain[21] => FourBitComparator:inst7.A[1]
Ain[22] => FourBitComparator:inst7.A[2]
Ain[23] => FourBitComparator:inst7.A[3]
Ain[24] => FourBitComparator:inst9.A[0]
Ain[25] => FourBitComparator:inst9.A[1]
Ain[26] => FourBitComparator:inst9.A[2]
Ain[27] => FourBitComparator:inst9.A[3]
Ain[28] => FourBitComparator:inst10.A[0]
Ain[29] => FourBitComparator:inst10.A[1]
Ain[30] => FourBitComparator:inst10.A[2]
Ain[31] => FourBitComparator:inst10.A[3]
Bin[0] => FourBitComparator:inst2.B[0]
Bin[1] => FourBitComparator:inst2.B[1]
Bin[2] => FourBitComparator:inst2.B[2]
Bin[3] => FourBitComparator:inst2.B[3]
Bin[4] => FourBitComparator:inst3.B[0]
Bin[5] => FourBitComparator:inst3.B[1]
Bin[6] => FourBitComparator:inst3.B[2]
Bin[7] => FourBitComparator:inst3.B[3]
Bin[8] => FourBitComparator:inst4.B[0]
Bin[9] => FourBitComparator:inst4.B[1]
Bin[10] => FourBitComparator:inst4.B[2]
Bin[11] => FourBitComparator:inst4.B[3]
Bin[12] => FourBitComparator:inst5.B[0]
Bin[13] => FourBitComparator:inst5.B[1]
Bin[14] => FourBitComparator:inst5.B[2]
Bin[15] => FourBitComparator:inst5.B[3]
Bin[16] => FourBitComparator:inst6.B[0]
Bin[17] => FourBitComparator:inst6.B[1]
Bin[18] => FourBitComparator:inst6.B[2]
Bin[19] => FourBitComparator:inst6.B[3]
Bin[20] => FourBitComparator:inst7.B[0]
Bin[21] => FourBitComparator:inst7.B[1]
Bin[22] => FourBitComparator:inst7.B[2]
Bin[23] => FourBitComparator:inst7.B[3]
Bin[24] => FourBitComparator:inst9.B[0]
Bin[25] => FourBitComparator:inst9.B[1]
Bin[26] => FourBitComparator:inst9.B[2]
Bin[27] => FourBitComparator:inst9.B[3]
Bin[28] => FourBitComparator:inst10.B[0]
Bin[29] => FourBitComparator:inst10.B[1]
Bin[30] => FourBitComparator:inst10.B[2]
Bin[31] => FourBitComparator:inst10.B[3]


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3|FourBitComparator:inst6
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3|FourBitComparator:inst3
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3|FourBitComparator:inst2
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3|FourBitComparator:inst7
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3|FourBitComparator:inst5
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3|FourBitComparator:inst9
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3|FourBitComparator:inst10
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|ALU:inst18|ThirtyTwoBitComparator:inst3|FourBitComparator:inst4
OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1


|CPU|ALU:inst18|LPM_CONSTANT:inst7
result[0] <= lpm_constant_0j4:ag.result[0]
result[1] <= lpm_constant_0j4:ag.result[1]
result[2] <= lpm_constant_0j4:ag.result[2]
result[3] <= lpm_constant_0j4:ag.result[3]
result[4] <= lpm_constant_0j4:ag.result[4]
result[5] <= lpm_constant_0j4:ag.result[5]
result[6] <= lpm_constant_0j4:ag.result[6]
result[7] <= lpm_constant_0j4:ag.result[7]
result[8] <= lpm_constant_0j4:ag.result[8]
result[9] <= lpm_constant_0j4:ag.result[9]
result[10] <= lpm_constant_0j4:ag.result[10]
result[11] <= lpm_constant_0j4:ag.result[11]
result[12] <= lpm_constant_0j4:ag.result[12]
result[13] <= lpm_constant_0j4:ag.result[13]
result[14] <= lpm_constant_0j4:ag.result[14]
result[15] <= lpm_constant_0j4:ag.result[15]
result[16] <= lpm_constant_0j4:ag.result[16]
result[17] <= lpm_constant_0j4:ag.result[17]
result[18] <= lpm_constant_0j4:ag.result[18]
result[19] <= lpm_constant_0j4:ag.result[19]
result[20] <= lpm_constant_0j4:ag.result[20]
result[21] <= lpm_constant_0j4:ag.result[21]
result[22] <= lpm_constant_0j4:ag.result[22]
result[23] <= lpm_constant_0j4:ag.result[23]
result[24] <= lpm_constant_0j4:ag.result[24]
result[25] <= lpm_constant_0j4:ag.result[25]
result[26] <= lpm_constant_0j4:ag.result[26]
result[27] <= lpm_constant_0j4:ag.result[27]
result[28] <= lpm_constant_0j4:ag.result[28]
result[29] <= lpm_constant_0j4:ag.result[29]
result[30] <= lpm_constant_0j4:ag.result[30]
result[31] <= lpm_constant_0j4:ag.result[31]


|CPU|ALU:inst18|LPM_CONSTANT:inst7|lpm_constant_0j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8
Y[0] <= FourBitFourNumberMultiplexer:inst.Y[0]
Y[1] <= FourBitFourNumberMultiplexer:inst.Y[1]
Y[2] <= FourBitFourNumberMultiplexer:inst.Y[2]
Y[3] <= FourBitFourNumberMultiplexer:inst.Y[3]
Y[4] <= FourBitFourNumberMultiplexer:inst1.Y[0]
Y[5] <= FourBitFourNumberMultiplexer:inst1.Y[1]
Y[6] <= FourBitFourNumberMultiplexer:inst1.Y[2]
Y[7] <= FourBitFourNumberMultiplexer:inst1.Y[3]
Y[8] <= FourBitFourNumberMultiplexer:inst2.Y[0]
Y[9] <= FourBitFourNumberMultiplexer:inst2.Y[1]
Y[10] <= FourBitFourNumberMultiplexer:inst2.Y[2]
Y[11] <= FourBitFourNumberMultiplexer:inst2.Y[3]
Y[12] <= FourBitFourNumberMultiplexer:inst3.Y[0]
Y[13] <= FourBitFourNumberMultiplexer:inst3.Y[1]
Y[14] <= FourBitFourNumberMultiplexer:inst3.Y[2]
Y[15] <= FourBitFourNumberMultiplexer:inst3.Y[3]
Y[16] <= FourBitFourNumberMultiplexer:inst4.Y[0]
Y[17] <= FourBitFourNumberMultiplexer:inst4.Y[1]
Y[18] <= FourBitFourNumberMultiplexer:inst4.Y[2]
Y[19] <= FourBitFourNumberMultiplexer:inst4.Y[3]
Y[20] <= FourBitFourNumberMultiplexer:inst5.Y[0]
Y[21] <= FourBitFourNumberMultiplexer:inst5.Y[1]
Y[22] <= FourBitFourNumberMultiplexer:inst5.Y[2]
Y[23] <= FourBitFourNumberMultiplexer:inst5.Y[3]
Y[24] <= FourBitFourNumberMultiplexer:inst6.Y[0]
Y[25] <= FourBitFourNumberMultiplexer:inst6.Y[1]
Y[26] <= FourBitFourNumberMultiplexer:inst6.Y[2]
Y[27] <= FourBitFourNumberMultiplexer:inst6.Y[3]
Y[28] <= FourBitFourNumberMultiplexer:inst7.Y[0]
Y[29] <= FourBitFourNumberMultiplexer:inst7.Y[1]
Y[30] <= FourBitFourNumberMultiplexer:inst7.Y[2]
Y[31] <= FourBitFourNumberMultiplexer:inst7.Y[3]
SzeroIN => FourBitFourNumberMultiplexer:inst.SzeroIN
SzeroIN => FourBitFourNumberMultiplexer:inst1.SzeroIN
SzeroIN => FourBitFourNumberMultiplexer:inst2.SzeroIN
SzeroIN => FourBitFourNumberMultiplexer:inst4.SzeroIN
SzeroIN => FourBitFourNumberMultiplexer:inst5.SzeroIN
SzeroIN => FourBitFourNumberMultiplexer:inst6.SzeroIN
SzeroIN => FourBitFourNumberMultiplexer:inst7.SzeroIN
SzeroIN => FourBitFourNumberMultiplexer:inst3.SzeroIN
SoneIN => FourBitFourNumberMultiplexer:inst.SoneIN
SoneIN => FourBitFourNumberMultiplexer:inst1.SoneIN
SoneIN => FourBitFourNumberMultiplexer:inst2.SoneIN
SoneIN => FourBitFourNumberMultiplexer:inst4.SoneIN
SoneIN => FourBitFourNumberMultiplexer:inst5.SoneIN
SoneIN => FourBitFourNumberMultiplexer:inst6.SoneIN
SoneIN => FourBitFourNumberMultiplexer:inst7.SoneIN
SoneIN => FourBitFourNumberMultiplexer:inst3.SoneIN
A[0] => FourBitFourNumberMultiplexer:inst.A[0]
A[1] => FourBitFourNumberMultiplexer:inst.A[1]
A[2] => FourBitFourNumberMultiplexer:inst.A[2]
A[3] => FourBitFourNumberMultiplexer:inst.A[3]
A[4] => FourBitFourNumberMultiplexer:inst1.A[0]
A[5] => FourBitFourNumberMultiplexer:inst1.A[1]
A[6] => FourBitFourNumberMultiplexer:inst1.A[2]
A[7] => FourBitFourNumberMultiplexer:inst1.A[3]
A[8] => FourBitFourNumberMultiplexer:inst2.A[0]
A[9] => FourBitFourNumberMultiplexer:inst2.A[1]
A[10] => FourBitFourNumberMultiplexer:inst2.A[2]
A[11] => FourBitFourNumberMultiplexer:inst2.A[3]
A[12] => FourBitFourNumberMultiplexer:inst3.A[0]
A[13] => FourBitFourNumberMultiplexer:inst3.A[1]
A[14] => FourBitFourNumberMultiplexer:inst3.A[2]
A[15] => FourBitFourNumberMultiplexer:inst3.A[3]
A[16] => FourBitFourNumberMultiplexer:inst4.A[0]
A[17] => FourBitFourNumberMultiplexer:inst4.A[1]
A[18] => FourBitFourNumberMultiplexer:inst4.A[2]
A[19] => FourBitFourNumberMultiplexer:inst4.A[3]
A[20] => FourBitFourNumberMultiplexer:inst5.A[0]
A[21] => FourBitFourNumberMultiplexer:inst5.A[1]
A[22] => FourBitFourNumberMultiplexer:inst5.A[2]
A[23] => FourBitFourNumberMultiplexer:inst5.A[3]
A[24] => FourBitFourNumberMultiplexer:inst6.A[0]
A[25] => FourBitFourNumberMultiplexer:inst6.A[1]
A[26] => FourBitFourNumberMultiplexer:inst6.A[2]
A[27] => FourBitFourNumberMultiplexer:inst6.A[3]
A[28] => FourBitFourNumberMultiplexer:inst7.A[0]
A[29] => FourBitFourNumberMultiplexer:inst7.A[1]
A[30] => FourBitFourNumberMultiplexer:inst7.A[2]
A[31] => FourBitFourNumberMultiplexer:inst7.A[3]
B[0] => FourBitFourNumberMultiplexer:inst.B[0]
B[1] => FourBitFourNumberMultiplexer:inst.B[1]
B[2] => FourBitFourNumberMultiplexer:inst.B[2]
B[3] => FourBitFourNumberMultiplexer:inst.B[3]
B[4] => FourBitFourNumberMultiplexer:inst1.B[0]
B[5] => FourBitFourNumberMultiplexer:inst1.B[1]
B[6] => FourBitFourNumberMultiplexer:inst1.B[2]
B[7] => FourBitFourNumberMultiplexer:inst1.B[3]
B[8] => FourBitFourNumberMultiplexer:inst2.B[0]
B[9] => FourBitFourNumberMultiplexer:inst2.B[1]
B[10] => FourBitFourNumberMultiplexer:inst2.B[2]
B[11] => FourBitFourNumberMultiplexer:inst2.B[3]
B[12] => FourBitFourNumberMultiplexer:inst3.B[0]
B[13] => FourBitFourNumberMultiplexer:inst3.B[1]
B[14] => FourBitFourNumberMultiplexer:inst3.B[2]
B[15] => FourBitFourNumberMultiplexer:inst3.B[3]
B[16] => FourBitFourNumberMultiplexer:inst4.B[0]
B[17] => FourBitFourNumberMultiplexer:inst4.B[1]
B[18] => FourBitFourNumberMultiplexer:inst4.B[2]
B[19] => FourBitFourNumberMultiplexer:inst4.B[3]
B[20] => FourBitFourNumberMultiplexer:inst5.B[0]
B[21] => FourBitFourNumberMultiplexer:inst5.B[1]
B[22] => FourBitFourNumberMultiplexer:inst5.B[2]
B[23] => FourBitFourNumberMultiplexer:inst5.B[3]
B[24] => FourBitFourNumberMultiplexer:inst6.B[0]
B[25] => FourBitFourNumberMultiplexer:inst6.B[1]
B[26] => FourBitFourNumberMultiplexer:inst6.B[2]
B[27] => FourBitFourNumberMultiplexer:inst6.B[3]
B[28] => FourBitFourNumberMultiplexer:inst7.B[0]
B[29] => FourBitFourNumberMultiplexer:inst7.B[1]
B[30] => FourBitFourNumberMultiplexer:inst7.B[2]
B[31] => FourBitFourNumberMultiplexer:inst7.B[3]
C[0] => FourBitFourNumberMultiplexer:inst.C[0]
C[1] => FourBitFourNumberMultiplexer:inst.C[1]
C[2] => FourBitFourNumberMultiplexer:inst.C[2]
C[3] => FourBitFourNumberMultiplexer:inst.C[3]
C[4] => FourBitFourNumberMultiplexer:inst1.C[0]
C[5] => FourBitFourNumberMultiplexer:inst1.C[1]
C[6] => FourBitFourNumberMultiplexer:inst1.C[2]
C[7] => FourBitFourNumberMultiplexer:inst1.C[3]
C[8] => FourBitFourNumberMultiplexer:inst2.C[0]
C[9] => FourBitFourNumberMultiplexer:inst2.C[1]
C[10] => FourBitFourNumberMultiplexer:inst2.C[2]
C[11] => FourBitFourNumberMultiplexer:inst2.C[3]
C[12] => FourBitFourNumberMultiplexer:inst3.C[0]
C[13] => FourBitFourNumberMultiplexer:inst3.C[1]
C[14] => FourBitFourNumberMultiplexer:inst3.C[2]
C[15] => FourBitFourNumberMultiplexer:inst3.C[3]
C[16] => FourBitFourNumberMultiplexer:inst4.C[0]
C[17] => FourBitFourNumberMultiplexer:inst4.C[1]
C[18] => FourBitFourNumberMultiplexer:inst4.C[2]
C[19] => FourBitFourNumberMultiplexer:inst4.C[3]
C[20] => FourBitFourNumberMultiplexer:inst5.C[0]
C[21] => FourBitFourNumberMultiplexer:inst5.C[1]
C[22] => FourBitFourNumberMultiplexer:inst5.C[2]
C[23] => FourBitFourNumberMultiplexer:inst5.C[3]
C[24] => FourBitFourNumberMultiplexer:inst6.C[0]
C[25] => FourBitFourNumberMultiplexer:inst6.C[1]
C[26] => FourBitFourNumberMultiplexer:inst6.C[2]
C[27] => FourBitFourNumberMultiplexer:inst6.C[3]
C[28] => FourBitFourNumberMultiplexer:inst7.C[0]
C[29] => FourBitFourNumberMultiplexer:inst7.C[1]
C[30] => FourBitFourNumberMultiplexer:inst7.C[2]
C[31] => FourBitFourNumberMultiplexer:inst7.C[3]
D[0] => FourBitFourNumberMultiplexer:inst.D[0]
D[1] => FourBitFourNumberMultiplexer:inst.D[1]
D[2] => FourBitFourNumberMultiplexer:inst.D[2]
D[3] => FourBitFourNumberMultiplexer:inst.D[3]
D[4] => FourBitFourNumberMultiplexer:inst1.D[0]
D[5] => FourBitFourNumberMultiplexer:inst1.D[1]
D[6] => FourBitFourNumberMultiplexer:inst1.D[2]
D[7] => FourBitFourNumberMultiplexer:inst1.D[3]
D[8] => FourBitFourNumberMultiplexer:inst2.D[0]
D[9] => FourBitFourNumberMultiplexer:inst2.D[1]
D[10] => FourBitFourNumberMultiplexer:inst2.D[2]
D[11] => FourBitFourNumberMultiplexer:inst2.D[3]
D[12] => FourBitFourNumberMultiplexer:inst3.D[0]
D[13] => FourBitFourNumberMultiplexer:inst3.D[1]
D[14] => FourBitFourNumberMultiplexer:inst3.D[2]
D[15] => FourBitFourNumberMultiplexer:inst3.D[3]
D[16] => FourBitFourNumberMultiplexer:inst4.D[0]
D[17] => FourBitFourNumberMultiplexer:inst4.D[1]
D[18] => FourBitFourNumberMultiplexer:inst4.D[2]
D[19] => FourBitFourNumberMultiplexer:inst4.D[3]
D[20] => FourBitFourNumberMultiplexer:inst5.D[0]
D[21] => FourBitFourNumberMultiplexer:inst5.D[1]
D[22] => FourBitFourNumberMultiplexer:inst5.D[2]
D[23] => FourBitFourNumberMultiplexer:inst5.D[3]
D[24] => FourBitFourNumberMultiplexer:inst6.D[0]
D[25] => FourBitFourNumberMultiplexer:inst6.D[1]
D[26] => FourBitFourNumberMultiplexer:inst6.D[2]
D[27] => FourBitFourNumberMultiplexer:inst6.D[3]
D[28] => FourBitFourNumberMultiplexer:inst7.D[0]
D[29] => FourBitFourNumberMultiplexer:inst7.D[1]
D[30] => FourBitFourNumberMultiplexer:inst7.D[2]
D[31] => FourBitFourNumberMultiplexer:inst7.D[3]


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst
Y[0] <= SingleBitFourNumberMultiplexer:inst.Y
Y[1] <= SingleBitFourNumberMultiplexer:inst1.Y
Y[2] <= SingleBitFourNumberMultiplexer:inst2.Y
Y[3] <= SingleBitFourNumberMultiplexer:inst3.Y
A[0] => SingleBitFourNumberMultiplexer:inst.A
A[1] => SingleBitFourNumberMultiplexer:inst1.A
A[2] => SingleBitFourNumberMultiplexer:inst2.A
A[3] => SingleBitFourNumberMultiplexer:inst3.A
B[0] => SingleBitFourNumberMultiplexer:inst.B
B[1] => SingleBitFourNumberMultiplexer:inst1.B
B[2] => SingleBitFourNumberMultiplexer:inst2.B
B[3] => SingleBitFourNumberMultiplexer:inst3.B
C[0] => SingleBitFourNumberMultiplexer:inst.C
C[1] => SingleBitFourNumberMultiplexer:inst1.C
C[2] => SingleBitFourNumberMultiplexer:inst2.C
C[3] => SingleBitFourNumberMultiplexer:inst3.C
D[0] => SingleBitFourNumberMultiplexer:inst.D
D[1] => SingleBitFourNumberMultiplexer:inst1.D
D[2] => SingleBitFourNumberMultiplexer:inst2.D
D[3] => SingleBitFourNumberMultiplexer:inst3.D
SzeroIN => SingleBitFourNumberMultiplexer:inst.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst1.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst2.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst3.Szero
SoneIN => SingleBitFourNumberMultiplexer:inst.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst1.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst2.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst3.Sone


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst|SingleBitFourNumberMultiplexer:inst
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst|SingleBitFourNumberMultiplexer:inst1
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst|SingleBitFourNumberMultiplexer:inst2
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst|SingleBitFourNumberMultiplexer:inst3
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst1
Y[0] <= SingleBitFourNumberMultiplexer:inst.Y
Y[1] <= SingleBitFourNumberMultiplexer:inst1.Y
Y[2] <= SingleBitFourNumberMultiplexer:inst2.Y
Y[3] <= SingleBitFourNumberMultiplexer:inst3.Y
A[0] => SingleBitFourNumberMultiplexer:inst.A
A[1] => SingleBitFourNumberMultiplexer:inst1.A
A[2] => SingleBitFourNumberMultiplexer:inst2.A
A[3] => SingleBitFourNumberMultiplexer:inst3.A
B[0] => SingleBitFourNumberMultiplexer:inst.B
B[1] => SingleBitFourNumberMultiplexer:inst1.B
B[2] => SingleBitFourNumberMultiplexer:inst2.B
B[3] => SingleBitFourNumberMultiplexer:inst3.B
C[0] => SingleBitFourNumberMultiplexer:inst.C
C[1] => SingleBitFourNumberMultiplexer:inst1.C
C[2] => SingleBitFourNumberMultiplexer:inst2.C
C[3] => SingleBitFourNumberMultiplexer:inst3.C
D[0] => SingleBitFourNumberMultiplexer:inst.D
D[1] => SingleBitFourNumberMultiplexer:inst1.D
D[2] => SingleBitFourNumberMultiplexer:inst2.D
D[3] => SingleBitFourNumberMultiplexer:inst3.D
SzeroIN => SingleBitFourNumberMultiplexer:inst.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst1.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst2.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst3.Szero
SoneIN => SingleBitFourNumberMultiplexer:inst.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst1.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst2.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst3.Sone


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst1|SingleBitFourNumberMultiplexer:inst
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst1|SingleBitFourNumberMultiplexer:inst1
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst1|SingleBitFourNumberMultiplexer:inst2
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst1|SingleBitFourNumberMultiplexer:inst3
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst2
Y[0] <= SingleBitFourNumberMultiplexer:inst.Y
Y[1] <= SingleBitFourNumberMultiplexer:inst1.Y
Y[2] <= SingleBitFourNumberMultiplexer:inst2.Y
Y[3] <= SingleBitFourNumberMultiplexer:inst3.Y
A[0] => SingleBitFourNumberMultiplexer:inst.A
A[1] => SingleBitFourNumberMultiplexer:inst1.A
A[2] => SingleBitFourNumberMultiplexer:inst2.A
A[3] => SingleBitFourNumberMultiplexer:inst3.A
B[0] => SingleBitFourNumberMultiplexer:inst.B
B[1] => SingleBitFourNumberMultiplexer:inst1.B
B[2] => SingleBitFourNumberMultiplexer:inst2.B
B[3] => SingleBitFourNumberMultiplexer:inst3.B
C[0] => SingleBitFourNumberMultiplexer:inst.C
C[1] => SingleBitFourNumberMultiplexer:inst1.C
C[2] => SingleBitFourNumberMultiplexer:inst2.C
C[3] => SingleBitFourNumberMultiplexer:inst3.C
D[0] => SingleBitFourNumberMultiplexer:inst.D
D[1] => SingleBitFourNumberMultiplexer:inst1.D
D[2] => SingleBitFourNumberMultiplexer:inst2.D
D[3] => SingleBitFourNumberMultiplexer:inst3.D
SzeroIN => SingleBitFourNumberMultiplexer:inst.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst1.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst2.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst3.Szero
SoneIN => SingleBitFourNumberMultiplexer:inst.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst1.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst2.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst3.Sone


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst2|SingleBitFourNumberMultiplexer:inst
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst2|SingleBitFourNumberMultiplexer:inst1
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst2|SingleBitFourNumberMultiplexer:inst2
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst2|SingleBitFourNumberMultiplexer:inst3
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst4
Y[0] <= SingleBitFourNumberMultiplexer:inst.Y
Y[1] <= SingleBitFourNumberMultiplexer:inst1.Y
Y[2] <= SingleBitFourNumberMultiplexer:inst2.Y
Y[3] <= SingleBitFourNumberMultiplexer:inst3.Y
A[0] => SingleBitFourNumberMultiplexer:inst.A
A[1] => SingleBitFourNumberMultiplexer:inst1.A
A[2] => SingleBitFourNumberMultiplexer:inst2.A
A[3] => SingleBitFourNumberMultiplexer:inst3.A
B[0] => SingleBitFourNumberMultiplexer:inst.B
B[1] => SingleBitFourNumberMultiplexer:inst1.B
B[2] => SingleBitFourNumberMultiplexer:inst2.B
B[3] => SingleBitFourNumberMultiplexer:inst3.B
C[0] => SingleBitFourNumberMultiplexer:inst.C
C[1] => SingleBitFourNumberMultiplexer:inst1.C
C[2] => SingleBitFourNumberMultiplexer:inst2.C
C[3] => SingleBitFourNumberMultiplexer:inst3.C
D[0] => SingleBitFourNumberMultiplexer:inst.D
D[1] => SingleBitFourNumberMultiplexer:inst1.D
D[2] => SingleBitFourNumberMultiplexer:inst2.D
D[3] => SingleBitFourNumberMultiplexer:inst3.D
SzeroIN => SingleBitFourNumberMultiplexer:inst.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst1.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst2.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst3.Szero
SoneIN => SingleBitFourNumberMultiplexer:inst.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst1.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst2.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst3.Sone


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst4|SingleBitFourNumberMultiplexer:inst
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst4|SingleBitFourNumberMultiplexer:inst1
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst4|SingleBitFourNumberMultiplexer:inst2
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst4|SingleBitFourNumberMultiplexer:inst3
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst5
Y[0] <= SingleBitFourNumberMultiplexer:inst.Y
Y[1] <= SingleBitFourNumberMultiplexer:inst1.Y
Y[2] <= SingleBitFourNumberMultiplexer:inst2.Y
Y[3] <= SingleBitFourNumberMultiplexer:inst3.Y
A[0] => SingleBitFourNumberMultiplexer:inst.A
A[1] => SingleBitFourNumberMultiplexer:inst1.A
A[2] => SingleBitFourNumberMultiplexer:inst2.A
A[3] => SingleBitFourNumberMultiplexer:inst3.A
B[0] => SingleBitFourNumberMultiplexer:inst.B
B[1] => SingleBitFourNumberMultiplexer:inst1.B
B[2] => SingleBitFourNumberMultiplexer:inst2.B
B[3] => SingleBitFourNumberMultiplexer:inst3.B
C[0] => SingleBitFourNumberMultiplexer:inst.C
C[1] => SingleBitFourNumberMultiplexer:inst1.C
C[2] => SingleBitFourNumberMultiplexer:inst2.C
C[3] => SingleBitFourNumberMultiplexer:inst3.C
D[0] => SingleBitFourNumberMultiplexer:inst.D
D[1] => SingleBitFourNumberMultiplexer:inst1.D
D[2] => SingleBitFourNumberMultiplexer:inst2.D
D[3] => SingleBitFourNumberMultiplexer:inst3.D
SzeroIN => SingleBitFourNumberMultiplexer:inst.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst1.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst2.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst3.Szero
SoneIN => SingleBitFourNumberMultiplexer:inst.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst1.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst2.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst3.Sone


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst5|SingleBitFourNumberMultiplexer:inst
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst5|SingleBitFourNumberMultiplexer:inst1
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst5|SingleBitFourNumberMultiplexer:inst2
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst5|SingleBitFourNumberMultiplexer:inst3
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst6
Y[0] <= SingleBitFourNumberMultiplexer:inst.Y
Y[1] <= SingleBitFourNumberMultiplexer:inst1.Y
Y[2] <= SingleBitFourNumberMultiplexer:inst2.Y
Y[3] <= SingleBitFourNumberMultiplexer:inst3.Y
A[0] => SingleBitFourNumberMultiplexer:inst.A
A[1] => SingleBitFourNumberMultiplexer:inst1.A
A[2] => SingleBitFourNumberMultiplexer:inst2.A
A[3] => SingleBitFourNumberMultiplexer:inst3.A
B[0] => SingleBitFourNumberMultiplexer:inst.B
B[1] => SingleBitFourNumberMultiplexer:inst1.B
B[2] => SingleBitFourNumberMultiplexer:inst2.B
B[3] => SingleBitFourNumberMultiplexer:inst3.B
C[0] => SingleBitFourNumberMultiplexer:inst.C
C[1] => SingleBitFourNumberMultiplexer:inst1.C
C[2] => SingleBitFourNumberMultiplexer:inst2.C
C[3] => SingleBitFourNumberMultiplexer:inst3.C
D[0] => SingleBitFourNumberMultiplexer:inst.D
D[1] => SingleBitFourNumberMultiplexer:inst1.D
D[2] => SingleBitFourNumberMultiplexer:inst2.D
D[3] => SingleBitFourNumberMultiplexer:inst3.D
SzeroIN => SingleBitFourNumberMultiplexer:inst.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst1.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst2.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst3.Szero
SoneIN => SingleBitFourNumberMultiplexer:inst.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst1.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst2.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst3.Sone


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst6|SingleBitFourNumberMultiplexer:inst
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst6|SingleBitFourNumberMultiplexer:inst1
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst6|SingleBitFourNumberMultiplexer:inst2
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst6|SingleBitFourNumberMultiplexer:inst3
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst7
Y[0] <= SingleBitFourNumberMultiplexer:inst.Y
Y[1] <= SingleBitFourNumberMultiplexer:inst1.Y
Y[2] <= SingleBitFourNumberMultiplexer:inst2.Y
Y[3] <= SingleBitFourNumberMultiplexer:inst3.Y
A[0] => SingleBitFourNumberMultiplexer:inst.A
A[1] => SingleBitFourNumberMultiplexer:inst1.A
A[2] => SingleBitFourNumberMultiplexer:inst2.A
A[3] => SingleBitFourNumberMultiplexer:inst3.A
B[0] => SingleBitFourNumberMultiplexer:inst.B
B[1] => SingleBitFourNumberMultiplexer:inst1.B
B[2] => SingleBitFourNumberMultiplexer:inst2.B
B[3] => SingleBitFourNumberMultiplexer:inst3.B
C[0] => SingleBitFourNumberMultiplexer:inst.C
C[1] => SingleBitFourNumberMultiplexer:inst1.C
C[2] => SingleBitFourNumberMultiplexer:inst2.C
C[3] => SingleBitFourNumberMultiplexer:inst3.C
D[0] => SingleBitFourNumberMultiplexer:inst.D
D[1] => SingleBitFourNumberMultiplexer:inst1.D
D[2] => SingleBitFourNumberMultiplexer:inst2.D
D[3] => SingleBitFourNumberMultiplexer:inst3.D
SzeroIN => SingleBitFourNumberMultiplexer:inst.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst1.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst2.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst3.Szero
SoneIN => SingleBitFourNumberMultiplexer:inst.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst1.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst2.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst3.Sone


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst7|SingleBitFourNumberMultiplexer:inst
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst7|SingleBitFourNumberMultiplexer:inst1
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst7|SingleBitFourNumberMultiplexer:inst2
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst7|SingleBitFourNumberMultiplexer:inst3
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst3
Y[0] <= SingleBitFourNumberMultiplexer:inst.Y
Y[1] <= SingleBitFourNumberMultiplexer:inst1.Y
Y[2] <= SingleBitFourNumberMultiplexer:inst2.Y
Y[3] <= SingleBitFourNumberMultiplexer:inst3.Y
A[0] => SingleBitFourNumberMultiplexer:inst.A
A[1] => SingleBitFourNumberMultiplexer:inst1.A
A[2] => SingleBitFourNumberMultiplexer:inst2.A
A[3] => SingleBitFourNumberMultiplexer:inst3.A
B[0] => SingleBitFourNumberMultiplexer:inst.B
B[1] => SingleBitFourNumberMultiplexer:inst1.B
B[2] => SingleBitFourNumberMultiplexer:inst2.B
B[3] => SingleBitFourNumberMultiplexer:inst3.B
C[0] => SingleBitFourNumberMultiplexer:inst.C
C[1] => SingleBitFourNumberMultiplexer:inst1.C
C[2] => SingleBitFourNumberMultiplexer:inst2.C
C[3] => SingleBitFourNumberMultiplexer:inst3.C
D[0] => SingleBitFourNumberMultiplexer:inst.D
D[1] => SingleBitFourNumberMultiplexer:inst1.D
D[2] => SingleBitFourNumberMultiplexer:inst2.D
D[3] => SingleBitFourNumberMultiplexer:inst3.D
SzeroIN => SingleBitFourNumberMultiplexer:inst.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst1.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst2.Szero
SzeroIN => SingleBitFourNumberMultiplexer:inst3.Szero
SoneIN => SingleBitFourNumberMultiplexer:inst.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst1.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst2.Sone
SoneIN => SingleBitFourNumberMultiplexer:inst3.Sone


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst3|SingleBitFourNumberMultiplexer:inst
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst3|SingleBitFourNumberMultiplexer:inst1
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst3|SingleBitFourNumberMultiplexer:inst2
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ThirtytwoBitFourNumberMultiplexer:inst8|FourBitFourNumberMultiplexer:inst3|SingleBitFourNumberMultiplexer:inst3
Y <= inst14.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
Sone => inst12.IN0
Sone => inst8.IN1
Sone => inst9.IN1
Szero => inst13.IN0
Szero => inst9.IN2
Szero => inst7.IN2
C => inst8.IN0
D => inst9.IN0
B => inst7.IN0


|CPU|ALU:inst18|ZeroExtend:inst1
Out[0] <= In.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= LPM_CONSTANT:inst.result[0]
Out[2] <= LPM_CONSTANT:inst.result[1]
Out[3] <= LPM_CONSTANT:inst.result[2]
Out[4] <= LPM_CONSTANT:inst.result[3]
Out[5] <= LPM_CONSTANT:inst.result[4]
Out[6] <= LPM_CONSTANT:inst.result[5]
Out[7] <= LPM_CONSTANT:inst.result[6]
Out[8] <= LPM_CONSTANT:inst.result[7]
Out[9] <= LPM_CONSTANT:inst.result[8]
Out[10] <= LPM_CONSTANT:inst.result[9]
Out[11] <= LPM_CONSTANT:inst.result[10]
Out[12] <= LPM_CONSTANT:inst.result[11]
Out[13] <= LPM_CONSTANT:inst.result[12]
Out[14] <= LPM_CONSTANT:inst.result[13]
Out[15] <= LPM_CONSTANT:inst.result[14]
Out[16] <= LPM_CONSTANT:inst.result[15]
Out[17] <= LPM_CONSTANT:inst.result[16]
Out[18] <= LPM_CONSTANT:inst.result[17]
Out[19] <= LPM_CONSTANT:inst.result[18]
Out[20] <= LPM_CONSTANT:inst.result[19]
Out[21] <= LPM_CONSTANT:inst.result[20]
Out[22] <= LPM_CONSTANT:inst.result[21]
Out[23] <= LPM_CONSTANT:inst.result[22]
Out[24] <= LPM_CONSTANT:inst.result[23]
Out[25] <= LPM_CONSTANT:inst.result[24]
Out[26] <= LPM_CONSTANT:inst.result[25]
Out[27] <= LPM_CONSTANT:inst.result[26]
Out[28] <= LPM_CONSTANT:inst.result[27]
Out[29] <= LPM_CONSTANT:inst.result[28]
Out[30] <= LPM_CONSTANT:inst.result[29]
Out[31] <= LPM_CONSTANT:inst.result[30]
In => Out[0].DATAIN


|CPU|ALU:inst18|ZeroExtend:inst1|LPM_CONSTANT:inst
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>


|CPU|regfile:inst9
clk => rf.we_a.CLK
clk => rf.waddr_a[4].CLK
clk => rf.waddr_a[3].CLK
clk => rf.waddr_a[2].CLK
clk => rf.waddr_a[1].CLK
clk => rf.waddr_a[0].CLK
clk => rf.data_a[31].CLK
clk => rf.data_a[30].CLK
clk => rf.data_a[29].CLK
clk => rf.data_a[28].CLK
clk => rf.data_a[27].CLK
clk => rf.data_a[26].CLK
clk => rf.data_a[25].CLK
clk => rf.data_a[24].CLK
clk => rf.data_a[23].CLK
clk => rf.data_a[22].CLK
clk => rf.data_a[21].CLK
clk => rf.data_a[20].CLK
clk => rf.data_a[19].CLK
clk => rf.data_a[18].CLK
clk => rf.data_a[17].CLK
clk => rf.data_a[16].CLK
clk => rf.data_a[15].CLK
clk => rf.data_a[14].CLK
clk => rf.data_a[13].CLK
clk => rf.data_a[12].CLK
clk => rf.data_a[11].CLK
clk => rf.data_a[10].CLK
clk => rf.data_a[9].CLK
clk => rf.data_a[8].CLK
clk => rf.data_a[7].CLK
clk => rf.data_a[6].CLK
clk => rf.data_a[5].CLK
clk => rf.data_a[4].CLK
clk => rf.data_a[3].CLK
clk => rf.data_a[2].CLK
clk => rf.data_a[1].CLK
clk => rf.data_a[0].CLK
clk => rf.CLK0
we3 => rf.we_a.DATAIN
we3 => rf.WE
ra1[0] => Equal0.IN31
ra1[0] => rf.RADDR
ra1[1] => Equal0.IN30
ra1[1] => rf.RADDR1
ra1[2] => Equal0.IN29
ra1[2] => rf.RADDR2
ra1[3] => Equal0.IN28
ra1[3] => rf.RADDR3
ra1[4] => Equal0.IN27
ra1[4] => rf.RADDR4
ra2[0] => Equal1.IN31
ra2[0] => rf.PORTBRADDR
ra2[1] => Equal1.IN30
ra2[1] => rf.PORTBRADDR1
ra2[2] => Equal1.IN29
ra2[2] => rf.PORTBRADDR2
ra2[3] => Equal1.IN28
ra2[3] => rf.PORTBRADDR3
ra2[4] => Equal1.IN27
ra2[4] => rf.PORTBRADDR4
wa3[0] => rf.waddr_a[0].DATAIN
wa3[0] => rf.WADDR
wa3[1] => rf.waddr_a[1].DATAIN
wa3[1] => rf.WADDR1
wa3[2] => rf.waddr_a[2].DATAIN
wa3[2] => rf.WADDR2
wa3[3] => rf.waddr_a[3].DATAIN
wa3[3] => rf.WADDR3
wa3[4] => rf.waddr_a[4].DATAIN
wa3[4] => rf.WADDR4
wd3[0] => rf.data_a[0].DATAIN
wd3[0] => rf.DATAIN
wd3[1] => rf.data_a[1].DATAIN
wd3[1] => rf.DATAIN1
wd3[2] => rf.data_a[2].DATAIN
wd3[2] => rf.DATAIN2
wd3[3] => rf.data_a[3].DATAIN
wd3[3] => rf.DATAIN3
wd3[4] => rf.data_a[4].DATAIN
wd3[4] => rf.DATAIN4
wd3[5] => rf.data_a[5].DATAIN
wd3[5] => rf.DATAIN5
wd3[6] => rf.data_a[6].DATAIN
wd3[6] => rf.DATAIN6
wd3[7] => rf.data_a[7].DATAIN
wd3[7] => rf.DATAIN7
wd3[8] => rf.data_a[8].DATAIN
wd3[8] => rf.DATAIN8
wd3[9] => rf.data_a[9].DATAIN
wd3[9] => rf.DATAIN9
wd3[10] => rf.data_a[10].DATAIN
wd3[10] => rf.DATAIN10
wd3[11] => rf.data_a[11].DATAIN
wd3[11] => rf.DATAIN11
wd3[12] => rf.data_a[12].DATAIN
wd3[12] => rf.DATAIN12
wd3[13] => rf.data_a[13].DATAIN
wd3[13] => rf.DATAIN13
wd3[14] => rf.data_a[14].DATAIN
wd3[14] => rf.DATAIN14
wd3[15] => rf.data_a[15].DATAIN
wd3[15] => rf.DATAIN15
wd3[16] => rf.data_a[16].DATAIN
wd3[16] => rf.DATAIN16
wd3[17] => rf.data_a[17].DATAIN
wd3[17] => rf.DATAIN17
wd3[18] => rf.data_a[18].DATAIN
wd3[18] => rf.DATAIN18
wd3[19] => rf.data_a[19].DATAIN
wd3[19] => rf.DATAIN19
wd3[20] => rf.data_a[20].DATAIN
wd3[20] => rf.DATAIN20
wd3[21] => rf.data_a[21].DATAIN
wd3[21] => rf.DATAIN21
wd3[22] => rf.data_a[22].DATAIN
wd3[22] => rf.DATAIN22
wd3[23] => rf.data_a[23].DATAIN
wd3[23] => rf.DATAIN23
wd3[24] => rf.data_a[24].DATAIN
wd3[24] => rf.DATAIN24
wd3[25] => rf.data_a[25].DATAIN
wd3[25] => rf.DATAIN25
wd3[26] => rf.data_a[26].DATAIN
wd3[26] => rf.DATAIN26
wd3[27] => rf.data_a[27].DATAIN
wd3[27] => rf.DATAIN27
wd3[28] => rf.data_a[28].DATAIN
wd3[28] => rf.DATAIN28
wd3[29] => rf.data_a[29].DATAIN
wd3[29] => rf.DATAIN29
wd3[30] => rf.data_a[30].DATAIN
wd3[30] => rf.DATAIN30
wd3[31] => rf.data_a[31].DATAIN
wd3[31] => rf.DATAIN31
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|fivebitmultiplexer:inst13
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
Y[4] <= singlebitmultiplexer:inst4.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
A[4] => singlebitmultiplexer:inst4.A
A[4] => singlebitmultiplexer:inst4.B
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
B[4] => ~NO_FANOUT~
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst4.S
S => singlebitmultiplexer:inst.S


|CPU|fivebitmultiplexer:inst13|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|fivebitmultiplexer:inst13|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|fivebitmultiplexer:inst13|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|fivebitmultiplexer:inst13|singlebitmultiplexer:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|fivebitmultiplexer:inst13|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16
Y[0] <= fourbitmultiplexer:inst.Y[0]
Y[1] <= fourbitmultiplexer:inst.Y[1]
Y[2] <= fourbitmultiplexer:inst.Y[2]
Y[3] <= fourbitmultiplexer:inst.Y[3]
Y[4] <= fourbitmultiplexer:inst1.Y[0]
Y[5] <= fourbitmultiplexer:inst1.Y[1]
Y[6] <= fourbitmultiplexer:inst1.Y[2]
Y[7] <= fourbitmultiplexer:inst1.Y[3]
Y[8] <= fourbitmultiplexer:inst2.Y[0]
Y[9] <= fourbitmultiplexer:inst2.Y[1]
Y[10] <= fourbitmultiplexer:inst2.Y[2]
Y[11] <= fourbitmultiplexer:inst2.Y[3]
Y[12] <= fourbitmultiplexer:inst3.Y[0]
Y[13] <= fourbitmultiplexer:inst3.Y[1]
Y[14] <= fourbitmultiplexer:inst3.Y[2]
Y[15] <= fourbitmultiplexer:inst3.Y[3]
Y[16] <= fourbitmultiplexer:inst4.Y[0]
Y[17] <= fourbitmultiplexer:inst4.Y[1]
Y[18] <= fourbitmultiplexer:inst4.Y[2]
Y[19] <= fourbitmultiplexer:inst4.Y[3]
Y[20] <= fourbitmultiplexer:inst5.Y[0]
Y[21] <= fourbitmultiplexer:inst5.Y[1]
Y[22] <= fourbitmultiplexer:inst5.Y[2]
Y[23] <= fourbitmultiplexer:inst5.Y[3]
Y[24] <= fourbitmultiplexer:inst6.Y[0]
Y[25] <= fourbitmultiplexer:inst6.Y[1]
Y[26] <= fourbitmultiplexer:inst6.Y[2]
Y[27] <= fourbitmultiplexer:inst6.Y[3]
Y[28] <= fourbitmultiplexer:inst7.Y[0]
Y[29] <= fourbitmultiplexer:inst7.Y[1]
Y[30] <= fourbitmultiplexer:inst7.Y[2]
Y[31] <= fourbitmultiplexer:inst7.Y[3]
S => fourbitmultiplexer:inst.S
S => fourbitmultiplexer:inst1.S
S => fourbitmultiplexer:inst2.S
S => fourbitmultiplexer:inst3.S
S => fourbitmultiplexer:inst4.S
S => fourbitmultiplexer:inst5.S
S => fourbitmultiplexer:inst6.S
S => fourbitmultiplexer:inst7.S
A[0] => fourbitmultiplexer:inst.A[0]
A[1] => fourbitmultiplexer:inst.A[1]
A[2] => fourbitmultiplexer:inst.A[2]
A[3] => fourbitmultiplexer:inst.A[3]
A[4] => fourbitmultiplexer:inst1.A[0]
A[5] => fourbitmultiplexer:inst1.A[1]
A[6] => fourbitmultiplexer:inst1.A[2]
A[7] => fourbitmultiplexer:inst1.A[3]
A[8] => fourbitmultiplexer:inst2.A[0]
A[9] => fourbitmultiplexer:inst2.A[1]
A[10] => fourbitmultiplexer:inst2.A[2]
A[11] => fourbitmultiplexer:inst2.A[3]
A[12] => fourbitmultiplexer:inst3.A[0]
A[13] => fourbitmultiplexer:inst3.A[1]
A[14] => fourbitmultiplexer:inst3.A[2]
A[15] => fourbitmultiplexer:inst3.A[3]
A[16] => fourbitmultiplexer:inst4.A[0]
A[17] => fourbitmultiplexer:inst4.A[1]
A[18] => fourbitmultiplexer:inst4.A[2]
A[19] => fourbitmultiplexer:inst4.A[3]
A[20] => fourbitmultiplexer:inst5.A[0]
A[21] => fourbitmultiplexer:inst5.A[1]
A[22] => fourbitmultiplexer:inst5.A[2]
A[23] => fourbitmultiplexer:inst5.A[3]
A[24] => fourbitmultiplexer:inst6.A[0]
A[25] => fourbitmultiplexer:inst6.A[1]
A[26] => fourbitmultiplexer:inst6.A[2]
A[27] => fourbitmultiplexer:inst6.A[3]
A[28] => fourbitmultiplexer:inst7.A[0]
A[29] => fourbitmultiplexer:inst7.A[1]
A[30] => fourbitmultiplexer:inst7.A[2]
A[31] => fourbitmultiplexer:inst7.A[3]
B[0] => fourbitmultiplexer:inst.B[0]
B[1] => fourbitmultiplexer:inst.B[1]
B[2] => fourbitmultiplexer:inst.B[2]
B[3] => fourbitmultiplexer:inst.B[3]
B[4] => fourbitmultiplexer:inst1.B[0]
B[5] => fourbitmultiplexer:inst1.B[1]
B[6] => fourbitmultiplexer:inst1.B[2]
B[7] => fourbitmultiplexer:inst1.B[3]
B[8] => fourbitmultiplexer:inst2.B[0]
B[9] => fourbitmultiplexer:inst2.B[1]
B[10] => fourbitmultiplexer:inst2.B[2]
B[11] => fourbitmultiplexer:inst2.B[3]
B[12] => fourbitmultiplexer:inst3.B[0]
B[13] => fourbitmultiplexer:inst3.B[1]
B[14] => fourbitmultiplexer:inst3.B[2]
B[15] => fourbitmultiplexer:inst3.B[3]
B[16] => fourbitmultiplexer:inst4.B[0]
B[17] => fourbitmultiplexer:inst4.B[1]
B[18] => fourbitmultiplexer:inst4.B[2]
B[19] => fourbitmultiplexer:inst4.B[3]
B[20] => fourbitmultiplexer:inst5.B[0]
B[21] => fourbitmultiplexer:inst5.B[1]
B[22] => fourbitmultiplexer:inst5.B[2]
B[23] => fourbitmultiplexer:inst5.B[3]
B[24] => fourbitmultiplexer:inst6.B[0]
B[25] => fourbitmultiplexer:inst6.B[1]
B[26] => fourbitmultiplexer:inst6.B[2]
B[27] => fourbitmultiplexer:inst6.B[3]
B[28] => fourbitmultiplexer:inst7.B[0]
B[29] => fourbitmultiplexer:inst7.B[1]
B[30] => fourbitmultiplexer:inst7.B[2]
B[31] => fourbitmultiplexer:inst7.B[3]


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst1
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst1|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst1|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst1|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst1|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst2
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst2|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst2|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst2|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst2|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst3
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst3|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst3|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst3|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst3|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst4
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst4|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst4|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst4|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst4|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst5
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst5|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst5|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst5|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst5|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst6
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst6|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst6|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst6|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst6|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst7
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst7|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst7|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst7|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst16|fourbitmultiplexer:inst7|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|dmem:inst10
clk => RAM.we_a.CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[31].CLK
clk => RAM.data_a[30].CLK
clk => RAM.data_a[29].CLK
clk => RAM.data_a[28].CLK
clk => RAM.data_a[27].CLK
clk => RAM.data_a[26].CLK
clk => RAM.data_a[25].CLK
clk => RAM.data_a[24].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => RAM.WE
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.waddr_a[0].DATAIN
a[2] => RAM.WADDR
a[2] => RAM.RADDR
a[3] => RAM.waddr_a[1].DATAIN
a[3] => RAM.WADDR1
a[3] => RAM.RADDR1
a[4] => RAM.waddr_a[2].DATAIN
a[4] => RAM.WADDR2
a[4] => RAM.RADDR2
a[5] => RAM.waddr_a[3].DATAIN
a[5] => RAM.WADDR3
a[5] => RAM.RADDR3
a[6] => RAM.waddr_a[4].DATAIN
a[6] => RAM.WADDR4
a[6] => RAM.RADDR4
a[7] => RAM.waddr_a[5].DATAIN
a[7] => RAM.WADDR5
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
wd[8] => RAM.data_a[8].DATAIN
wd[8] => RAM.DATAIN8
wd[9] => RAM.data_a[9].DATAIN
wd[9] => RAM.DATAIN9
wd[10] => RAM.data_a[10].DATAIN
wd[10] => RAM.DATAIN10
wd[11] => RAM.data_a[11].DATAIN
wd[11] => RAM.DATAIN11
wd[12] => RAM.data_a[12].DATAIN
wd[12] => RAM.DATAIN12
wd[13] => RAM.data_a[13].DATAIN
wd[13] => RAM.DATAIN13
wd[14] => RAM.data_a[14].DATAIN
wd[14] => RAM.DATAIN14
wd[15] => RAM.data_a[15].DATAIN
wd[15] => RAM.DATAIN15
wd[16] => RAM.data_a[16].DATAIN
wd[16] => RAM.DATAIN16
wd[17] => RAM.data_a[17].DATAIN
wd[17] => RAM.DATAIN17
wd[18] => RAM.data_a[18].DATAIN
wd[18] => RAM.DATAIN18
wd[19] => RAM.data_a[19].DATAIN
wd[19] => RAM.DATAIN19
wd[20] => RAM.data_a[20].DATAIN
wd[20] => RAM.DATAIN20
wd[21] => RAM.data_a[21].DATAIN
wd[21] => RAM.DATAIN21
wd[22] => RAM.data_a[22].DATAIN
wd[22] => RAM.DATAIN22
wd[23] => RAM.data_a[23].DATAIN
wd[23] => RAM.DATAIN23
wd[24] => RAM.data_a[24].DATAIN
wd[24] => RAM.DATAIN24
wd[25] => RAM.data_a[25].DATAIN
wd[25] => RAM.DATAIN25
wd[26] => RAM.data_a[26].DATAIN
wd[26] => RAM.DATAIN26
wd[27] => RAM.data_a[27].DATAIN
wd[27] => RAM.DATAIN27
wd[28] => RAM.data_a[28].DATAIN
wd[28] => RAM.DATAIN28
wd[29] => RAM.data_a[29].DATAIN
wd[29] => RAM.DATAIN29
wd[30] => RAM.data_a[30].DATAIN
wd[30] => RAM.DATAIN30
wd[31] => RAM.data_a[31].DATAIN
wd[31] => RAM.DATAIN31
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|CPU|thirtytwobitmultiplexer:inst23
Y[0] <= fourbitmultiplexer:inst.Y[0]
Y[1] <= fourbitmultiplexer:inst.Y[1]
Y[2] <= fourbitmultiplexer:inst.Y[2]
Y[3] <= fourbitmultiplexer:inst.Y[3]
Y[4] <= fourbitmultiplexer:inst1.Y[0]
Y[5] <= fourbitmultiplexer:inst1.Y[1]
Y[6] <= fourbitmultiplexer:inst1.Y[2]
Y[7] <= fourbitmultiplexer:inst1.Y[3]
Y[8] <= fourbitmultiplexer:inst2.Y[0]
Y[9] <= fourbitmultiplexer:inst2.Y[1]
Y[10] <= fourbitmultiplexer:inst2.Y[2]
Y[11] <= fourbitmultiplexer:inst2.Y[3]
Y[12] <= fourbitmultiplexer:inst3.Y[0]
Y[13] <= fourbitmultiplexer:inst3.Y[1]
Y[14] <= fourbitmultiplexer:inst3.Y[2]
Y[15] <= fourbitmultiplexer:inst3.Y[3]
Y[16] <= fourbitmultiplexer:inst4.Y[0]
Y[17] <= fourbitmultiplexer:inst4.Y[1]
Y[18] <= fourbitmultiplexer:inst4.Y[2]
Y[19] <= fourbitmultiplexer:inst4.Y[3]
Y[20] <= fourbitmultiplexer:inst5.Y[0]
Y[21] <= fourbitmultiplexer:inst5.Y[1]
Y[22] <= fourbitmultiplexer:inst5.Y[2]
Y[23] <= fourbitmultiplexer:inst5.Y[3]
Y[24] <= fourbitmultiplexer:inst6.Y[0]
Y[25] <= fourbitmultiplexer:inst6.Y[1]
Y[26] <= fourbitmultiplexer:inst6.Y[2]
Y[27] <= fourbitmultiplexer:inst6.Y[3]
Y[28] <= fourbitmultiplexer:inst7.Y[0]
Y[29] <= fourbitmultiplexer:inst7.Y[1]
Y[30] <= fourbitmultiplexer:inst7.Y[2]
Y[31] <= fourbitmultiplexer:inst7.Y[3]
S => fourbitmultiplexer:inst.S
S => fourbitmultiplexer:inst1.S
S => fourbitmultiplexer:inst2.S
S => fourbitmultiplexer:inst3.S
S => fourbitmultiplexer:inst4.S
S => fourbitmultiplexer:inst5.S
S => fourbitmultiplexer:inst6.S
S => fourbitmultiplexer:inst7.S
A[0] => fourbitmultiplexer:inst.A[0]
A[1] => fourbitmultiplexer:inst.A[1]
A[2] => fourbitmultiplexer:inst.A[2]
A[3] => fourbitmultiplexer:inst.A[3]
A[4] => fourbitmultiplexer:inst1.A[0]
A[5] => fourbitmultiplexer:inst1.A[1]
A[6] => fourbitmultiplexer:inst1.A[2]
A[7] => fourbitmultiplexer:inst1.A[3]
A[8] => fourbitmultiplexer:inst2.A[0]
A[9] => fourbitmultiplexer:inst2.A[1]
A[10] => fourbitmultiplexer:inst2.A[2]
A[11] => fourbitmultiplexer:inst2.A[3]
A[12] => fourbitmultiplexer:inst3.A[0]
A[13] => fourbitmultiplexer:inst3.A[1]
A[14] => fourbitmultiplexer:inst3.A[2]
A[15] => fourbitmultiplexer:inst3.A[3]
A[16] => fourbitmultiplexer:inst4.A[0]
A[17] => fourbitmultiplexer:inst4.A[1]
A[18] => fourbitmultiplexer:inst4.A[2]
A[19] => fourbitmultiplexer:inst4.A[3]
A[20] => fourbitmultiplexer:inst5.A[0]
A[21] => fourbitmultiplexer:inst5.A[1]
A[22] => fourbitmultiplexer:inst5.A[2]
A[23] => fourbitmultiplexer:inst5.A[3]
A[24] => fourbitmultiplexer:inst6.A[0]
A[25] => fourbitmultiplexer:inst6.A[1]
A[26] => fourbitmultiplexer:inst6.A[2]
A[27] => fourbitmultiplexer:inst6.A[3]
A[28] => fourbitmultiplexer:inst7.A[0]
A[29] => fourbitmultiplexer:inst7.A[1]
A[30] => fourbitmultiplexer:inst7.A[2]
A[31] => fourbitmultiplexer:inst7.A[3]
B[0] => fourbitmultiplexer:inst.B[0]
B[1] => fourbitmultiplexer:inst.B[1]
B[2] => fourbitmultiplexer:inst.B[2]
B[3] => fourbitmultiplexer:inst.B[3]
B[4] => fourbitmultiplexer:inst1.B[0]
B[5] => fourbitmultiplexer:inst1.B[1]
B[6] => fourbitmultiplexer:inst1.B[2]
B[7] => fourbitmultiplexer:inst1.B[3]
B[8] => fourbitmultiplexer:inst2.B[0]
B[9] => fourbitmultiplexer:inst2.B[1]
B[10] => fourbitmultiplexer:inst2.B[2]
B[11] => fourbitmultiplexer:inst2.B[3]
B[12] => fourbitmultiplexer:inst3.B[0]
B[13] => fourbitmultiplexer:inst3.B[1]
B[14] => fourbitmultiplexer:inst3.B[2]
B[15] => fourbitmultiplexer:inst3.B[3]
B[16] => fourbitmultiplexer:inst4.B[0]
B[17] => fourbitmultiplexer:inst4.B[1]
B[18] => fourbitmultiplexer:inst4.B[2]
B[19] => fourbitmultiplexer:inst4.B[3]
B[20] => fourbitmultiplexer:inst5.B[0]
B[21] => fourbitmultiplexer:inst5.B[1]
B[22] => fourbitmultiplexer:inst5.B[2]
B[23] => fourbitmultiplexer:inst5.B[3]
B[24] => fourbitmultiplexer:inst6.B[0]
B[25] => fourbitmultiplexer:inst6.B[1]
B[26] => fourbitmultiplexer:inst6.B[2]
B[27] => fourbitmultiplexer:inst6.B[3]
B[28] => fourbitmultiplexer:inst7.B[0]
B[29] => fourbitmultiplexer:inst7.B[1]
B[30] => fourbitmultiplexer:inst7.B[2]
B[31] => fourbitmultiplexer:inst7.B[3]


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst1
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst1|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst1|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst1|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst1|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst2
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst2|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst2|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst2|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst2|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst3
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst3|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst3|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst3|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst3|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst4
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst4|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst4|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst4|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst4|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst5
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst5|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst5|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst5|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst5|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst6
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst6|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst6|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst6|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst6|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst7
Y[0] <= singlebitmultiplexer:inst.Y
Y[1] <= singlebitmultiplexer:inst1.Y
Y[2] <= singlebitmultiplexer:inst2.Y
Y[3] <= singlebitmultiplexer:inst3.Y
A[0] => singlebitmultiplexer:inst.A
A[1] => singlebitmultiplexer:inst1.A
A[2] => singlebitmultiplexer:inst2.A
A[3] => singlebitmultiplexer:inst3.A
B[0] => singlebitmultiplexer:inst.B
B[1] => singlebitmultiplexer:inst1.B
B[2] => singlebitmultiplexer:inst2.B
B[3] => singlebitmultiplexer:inst3.B
S => singlebitmultiplexer:inst1.S
S => singlebitmultiplexer:inst2.S
S => singlebitmultiplexer:inst3.S
S => singlebitmultiplexer:inst.S


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst7|singlebitmultiplexer:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst7|singlebitmultiplexer:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst7|singlebitmultiplexer:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|thirtytwobitmultiplexer:inst23|fourbitmultiplexer:inst7|singlebitmultiplexer:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B => inst.IN0
S => inst.IN1
S => inst2.IN0
A => inst1.IN0


|CPU|SignExtendPro:inst11
SE[0] <= SignExtend:inst7.OUT[0]
SE[1] <= SignExtend:inst7.OUT[1]
SE[2] <= SignExtend:inst7.OUT[2]
SE[3] <= SignExtend:inst7.OUT[3]
SE[4] <= SignExtend:inst7.OUT[4]
SE[5] <= SignExtend:inst7.OUT[5]
SE[6] <= SignExtend:inst7.OUT[6]
SE[7] <= SignExtend:inst7.OUT[7]
SE[8] <= SignExtend:inst7.OUT[8]
SE[9] <= SignExtend:inst7.OUT[9]
SE[10] <= SignExtend:inst7.OUT[10]
SE[11] <= SignExtend:inst7.OUT[11]
SE[12] <= SignExtend:inst7.OUT[12]
SE[13] <= SignExtend:inst7.OUT[13]
SE[14] <= SignExtend:inst7.OUT[14]
SE[15] <= SignExtend:inst7.OUT[15]
SE[16] <= SignExtend:inst7.OUT[16]
SE[17] <= SignExtend:inst7.OUT[17]
SE[18] <= SignExtend:inst7.OUT[18]
SE[19] <= SignExtend:inst7.OUT[19]
SE[20] <= SignExtend:inst7.OUT[20]
SE[21] <= SignExtend:inst7.OUT[21]
SE[22] <= SignExtend:inst7.OUT[22]
SE[23] <= SignExtend:inst7.OUT[23]
SE[24] <= SignExtend:inst7.OUT[24]
SE[25] <= SignExtend:inst7.OUT[25]
SE[26] <= SignExtend:inst7.OUT[26]
SE[27] <= SignExtend:inst7.OUT[27]
SE[28] <= SignExtend:inst7.OUT[28]
SE[29] <= SignExtend:inst7.OUT[29]
SE[30] <= SignExtend:inst7.OUT[30]
SE[31] <= SignExtend:inst7.OUT[31]
IN[0] => SignExtend:inst7.IN[0]
IN[1] => SignExtend:inst7.IN[1]
IN[2] => SignExtend:inst7.IN[2]
IN[3] => SignExtend:inst7.IN[3]
IN[4] => SignExtend:inst7.IN[4]
IN[5] => SignExtend:inst7.IN[5]
IN[6] => SignExtend:inst7.IN[6]
IN[7] => SignExtend:inst7.IN[7]
IN[8] => SignExtend:inst7.IN[8]
IN[9] => SignExtend:inst7.IN[9]
IN[10] => SignExtend:inst7.IN[10]
IN[11] => SignExtend:inst7.IN[11]
IN[12] => SignExtend:inst7.IN[12]
IN[13] => SignExtend:inst7.IN[13]
IN[14] => SignExtend:inst7.IN[14]
IN[15] => SignExtend:inst7.IN[15]


|CPU|SignExtendPro:inst11|SignExtend:inst7
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN
IN[8] => OUT[8].DATAIN
IN[9] => OUT[9].DATAIN
IN[10] => OUT[10].DATAIN
IN[11] => OUT[11].DATAIN
IN[12] => OUT[12].DATAIN
IN[13] => OUT[13].DATAIN
IN[14] => OUT[14].DATAIN
IN[15] => OUT[15].DATAIN
IN[15] => OUT[16].DATAIN
IN[15] => OUT[17].DATAIN
IN[15] => OUT[18].DATAIN
IN[15] => OUT[19].DATAIN
IN[15] => OUT[20].DATAIN
IN[15] => OUT[21].DATAIN
IN[15] => OUT[22].DATAIN
IN[15] => OUT[23].DATAIN
IN[15] => OUT[24].DATAIN
IN[15] => OUT[25].DATAIN
IN[15] => OUT[26].DATAIN
IN[15] => OUT[27].DATAIN
IN[15] => OUT[28].DATAIN
IN[15] => OUT[29].DATAIN
IN[15] => OUT[30].DATAIN
IN[15] => OUT[31].DATAIN


|CPU|ThirtytwoFullAdder:inst1
COUT <= FourBitAdderCLA:inst7.Cout
CIN => FourBitAdderCLA:inst.Cin
A[0] => FourBitAdderCLA:inst.A[0]
A[1] => FourBitAdderCLA:inst.A[1]
A[2] => FourBitAdderCLA:inst.A[2]
A[3] => FourBitAdderCLA:inst.A[3]
A[4] => FourBitAdderCLA:inst1.A[0]
A[5] => FourBitAdderCLA:inst1.A[1]
A[6] => FourBitAdderCLA:inst1.A[2]
A[7] => FourBitAdderCLA:inst1.A[3]
A[8] => FourBitAdderCLA:inst2.A[0]
A[9] => FourBitAdderCLA:inst2.A[1]
A[10] => FourBitAdderCLA:inst2.A[2]
A[11] => FourBitAdderCLA:inst2.A[3]
A[12] => FourBitAdderCLA:inst3.A[0]
A[13] => FourBitAdderCLA:inst3.A[1]
A[14] => FourBitAdderCLA:inst3.A[2]
A[15] => FourBitAdderCLA:inst3.A[3]
A[16] => FourBitAdderCLA:inst4.A[0]
A[17] => FourBitAdderCLA:inst4.A[1]
A[18] => FourBitAdderCLA:inst4.A[2]
A[19] => FourBitAdderCLA:inst4.A[3]
A[20] => FourBitAdderCLA:inst5.A[0]
A[21] => FourBitAdderCLA:inst5.A[1]
A[22] => FourBitAdderCLA:inst5.A[2]
A[23] => FourBitAdderCLA:inst5.A[3]
A[24] => FourBitAdderCLA:inst6.A[0]
A[25] => FourBitAdderCLA:inst6.A[1]
A[26] => FourBitAdderCLA:inst6.A[2]
A[27] => FourBitAdderCLA:inst6.A[3]
A[28] => FourBitAdderCLA:inst7.A[0]
A[29] => FourBitAdderCLA:inst7.A[1]
A[30] => FourBitAdderCLA:inst7.A[2]
A[31] => FourBitAdderCLA:inst7.A[3]
B[0] => FourBitAdderCLA:inst.B[0]
B[1] => FourBitAdderCLA:inst.B[1]
B[2] => FourBitAdderCLA:inst.B[2]
B[3] => FourBitAdderCLA:inst.B[3]
B[4] => FourBitAdderCLA:inst1.B[0]
B[5] => FourBitAdderCLA:inst1.B[1]
B[6] => FourBitAdderCLA:inst1.B[2]
B[7] => FourBitAdderCLA:inst1.B[3]
B[8] => FourBitAdderCLA:inst2.B[0]
B[9] => FourBitAdderCLA:inst2.B[1]
B[10] => FourBitAdderCLA:inst2.B[2]
B[11] => FourBitAdderCLA:inst2.B[3]
B[12] => FourBitAdderCLA:inst3.B[0]
B[13] => FourBitAdderCLA:inst3.B[1]
B[14] => FourBitAdderCLA:inst3.B[2]
B[15] => FourBitAdderCLA:inst3.B[3]
B[16] => FourBitAdderCLA:inst4.B[0]
B[17] => FourBitAdderCLA:inst4.B[1]
B[18] => FourBitAdderCLA:inst4.B[2]
B[19] => FourBitAdderCLA:inst4.B[3]
B[20] => FourBitAdderCLA:inst5.B[0]
B[21] => FourBitAdderCLA:inst5.B[1]
B[22] => FourBitAdderCLA:inst5.B[2]
B[23] => FourBitAdderCLA:inst5.B[3]
B[24] => FourBitAdderCLA:inst6.B[0]
B[25] => FourBitAdderCLA:inst6.B[1]
B[26] => FourBitAdderCLA:inst6.B[2]
B[27] => FourBitAdderCLA:inst6.B[3]
B[28] => FourBitAdderCLA:inst7.B[0]
B[29] => FourBitAdderCLA:inst7.B[1]
B[30] => FourBitAdderCLA:inst7.B[2]
B[31] => FourBitAdderCLA:inst7.B[3]
Sout[0] <= FourBitAdderCLA:inst.S[0]
Sout[1] <= FourBitAdderCLA:inst.S[1]
Sout[2] <= FourBitAdderCLA:inst.S[2]
Sout[3] <= FourBitAdderCLA:inst.S[3]
Sout[4] <= FourBitAdderCLA:inst1.S[0]
Sout[5] <= FourBitAdderCLA:inst1.S[1]
Sout[6] <= FourBitAdderCLA:inst1.S[2]
Sout[7] <= FourBitAdderCLA:inst1.S[3]
Sout[8] <= FourBitAdderCLA:inst2.S[0]
Sout[9] <= FourBitAdderCLA:inst2.S[1]
Sout[10] <= FourBitAdderCLA:inst2.S[2]
Sout[11] <= FourBitAdderCLA:inst2.S[3]
Sout[12] <= FourBitAdderCLA:inst3.S[0]
Sout[13] <= FourBitAdderCLA:inst3.S[1]
Sout[14] <= FourBitAdderCLA:inst3.S[2]
Sout[15] <= FourBitAdderCLA:inst3.S[3]
Sout[16] <= FourBitAdderCLA:inst4.S[0]
Sout[17] <= FourBitAdderCLA:inst4.S[1]
Sout[18] <= FourBitAdderCLA:inst4.S[2]
Sout[19] <= FourBitAdderCLA:inst4.S[3]
Sout[20] <= FourBitAdderCLA:inst5.S[0]
Sout[21] <= FourBitAdderCLA:inst5.S[1]
Sout[22] <= FourBitAdderCLA:inst5.S[2]
Sout[23] <= FourBitAdderCLA:inst5.S[3]
Sout[24] <= FourBitAdderCLA:inst6.S[0]
Sout[25] <= FourBitAdderCLA:inst6.S[1]
Sout[26] <= FourBitAdderCLA:inst6.S[2]
Sout[27] <= FourBitAdderCLA:inst6.S[3]
Sout[28] <= FourBitAdderCLA:inst7.S[0]
Sout[29] <= FourBitAdderCLA:inst7.S[1]
Sout[30] <= FourBitAdderCLA:inst7.S[2]
Sout[31] <= FourBitAdderCLA:inst7.S[3]


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst7|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst6|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst5|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst4|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst3|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst2|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst1|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst1|FourBitAdderCLA:inst|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|LPM_CONSTANT:inst17
result[0] <= lpm_constant_4j4:ag.result[0]
result[1] <= lpm_constant_4j4:ag.result[1]
result[2] <= lpm_constant_4j4:ag.result[2]
result[3] <= lpm_constant_4j4:ag.result[3]
result[4] <= lpm_constant_4j4:ag.result[4]
result[5] <= lpm_constant_4j4:ag.result[5]
result[6] <= lpm_constant_4j4:ag.result[6]
result[7] <= lpm_constant_4j4:ag.result[7]
result[8] <= lpm_constant_4j4:ag.result[8]
result[9] <= lpm_constant_4j4:ag.result[9]
result[10] <= lpm_constant_4j4:ag.result[10]
result[11] <= lpm_constant_4j4:ag.result[11]
result[12] <= lpm_constant_4j4:ag.result[12]
result[13] <= lpm_constant_4j4:ag.result[13]
result[14] <= lpm_constant_4j4:ag.result[14]
result[15] <= lpm_constant_4j4:ag.result[15]
result[16] <= lpm_constant_4j4:ag.result[16]
result[17] <= lpm_constant_4j4:ag.result[17]
result[18] <= lpm_constant_4j4:ag.result[18]
result[19] <= lpm_constant_4j4:ag.result[19]
result[20] <= lpm_constant_4j4:ag.result[20]
result[21] <= lpm_constant_4j4:ag.result[21]
result[22] <= lpm_constant_4j4:ag.result[22]
result[23] <= lpm_constant_4j4:ag.result[23]
result[24] <= lpm_constant_4j4:ag.result[24]
result[25] <= lpm_constant_4j4:ag.result[25]
result[26] <= lpm_constant_4j4:ag.result[26]
result[27] <= lpm_constant_4j4:ag.result[27]
result[28] <= lpm_constant_4j4:ag.result[28]
result[29] <= lpm_constant_4j4:ag.result[29]
result[30] <= lpm_constant_4j4:ag.result[30]
result[31] <= lpm_constant_4j4:ag.result[31]


|CPU|LPM_CONSTANT:inst17|lpm_constant_4j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU|ThirtytwoFullAdder:inst2
COUT <= FourBitAdderCLA:inst7.Cout
CIN => FourBitAdderCLA:inst.Cin
A[0] => FourBitAdderCLA:inst.A[0]
A[1] => FourBitAdderCLA:inst.A[1]
A[2] => FourBitAdderCLA:inst.A[2]
A[3] => FourBitAdderCLA:inst.A[3]
A[4] => FourBitAdderCLA:inst1.A[0]
A[5] => FourBitAdderCLA:inst1.A[1]
A[6] => FourBitAdderCLA:inst1.A[2]
A[7] => FourBitAdderCLA:inst1.A[3]
A[8] => FourBitAdderCLA:inst2.A[0]
A[9] => FourBitAdderCLA:inst2.A[1]
A[10] => FourBitAdderCLA:inst2.A[2]
A[11] => FourBitAdderCLA:inst2.A[3]
A[12] => FourBitAdderCLA:inst3.A[0]
A[13] => FourBitAdderCLA:inst3.A[1]
A[14] => FourBitAdderCLA:inst3.A[2]
A[15] => FourBitAdderCLA:inst3.A[3]
A[16] => FourBitAdderCLA:inst4.A[0]
A[17] => FourBitAdderCLA:inst4.A[1]
A[18] => FourBitAdderCLA:inst4.A[2]
A[19] => FourBitAdderCLA:inst4.A[3]
A[20] => FourBitAdderCLA:inst5.A[0]
A[21] => FourBitAdderCLA:inst5.A[1]
A[22] => FourBitAdderCLA:inst5.A[2]
A[23] => FourBitAdderCLA:inst5.A[3]
A[24] => FourBitAdderCLA:inst6.A[0]
A[25] => FourBitAdderCLA:inst6.A[1]
A[26] => FourBitAdderCLA:inst6.A[2]
A[27] => FourBitAdderCLA:inst6.A[3]
A[28] => FourBitAdderCLA:inst7.A[0]
A[29] => FourBitAdderCLA:inst7.A[1]
A[30] => FourBitAdderCLA:inst7.A[2]
A[31] => FourBitAdderCLA:inst7.A[3]
B[0] => FourBitAdderCLA:inst.B[0]
B[1] => FourBitAdderCLA:inst.B[1]
B[2] => FourBitAdderCLA:inst.B[2]
B[3] => FourBitAdderCLA:inst.B[3]
B[4] => FourBitAdderCLA:inst1.B[0]
B[5] => FourBitAdderCLA:inst1.B[1]
B[6] => FourBitAdderCLA:inst1.B[2]
B[7] => FourBitAdderCLA:inst1.B[3]
B[8] => FourBitAdderCLA:inst2.B[0]
B[9] => FourBitAdderCLA:inst2.B[1]
B[10] => FourBitAdderCLA:inst2.B[2]
B[11] => FourBitAdderCLA:inst2.B[3]
B[12] => FourBitAdderCLA:inst3.B[0]
B[13] => FourBitAdderCLA:inst3.B[1]
B[14] => FourBitAdderCLA:inst3.B[2]
B[15] => FourBitAdderCLA:inst3.B[3]
B[16] => FourBitAdderCLA:inst4.B[0]
B[17] => FourBitAdderCLA:inst4.B[1]
B[18] => FourBitAdderCLA:inst4.B[2]
B[19] => FourBitAdderCLA:inst4.B[3]
B[20] => FourBitAdderCLA:inst5.B[0]
B[21] => FourBitAdderCLA:inst5.B[1]
B[22] => FourBitAdderCLA:inst5.B[2]
B[23] => FourBitAdderCLA:inst5.B[3]
B[24] => FourBitAdderCLA:inst6.B[0]
B[25] => FourBitAdderCLA:inst6.B[1]
B[26] => FourBitAdderCLA:inst6.B[2]
B[27] => FourBitAdderCLA:inst6.B[3]
B[28] => FourBitAdderCLA:inst7.B[0]
B[29] => FourBitAdderCLA:inst7.B[1]
B[30] => FourBitAdderCLA:inst7.B[2]
B[31] => FourBitAdderCLA:inst7.B[3]
Sout[0] <= FourBitAdderCLA:inst.S[0]
Sout[1] <= FourBitAdderCLA:inst.S[1]
Sout[2] <= FourBitAdderCLA:inst.S[2]
Sout[3] <= FourBitAdderCLA:inst.S[3]
Sout[4] <= FourBitAdderCLA:inst1.S[0]
Sout[5] <= FourBitAdderCLA:inst1.S[1]
Sout[6] <= FourBitAdderCLA:inst1.S[2]
Sout[7] <= FourBitAdderCLA:inst1.S[3]
Sout[8] <= FourBitAdderCLA:inst2.S[0]
Sout[9] <= FourBitAdderCLA:inst2.S[1]
Sout[10] <= FourBitAdderCLA:inst2.S[2]
Sout[11] <= FourBitAdderCLA:inst2.S[3]
Sout[12] <= FourBitAdderCLA:inst3.S[0]
Sout[13] <= FourBitAdderCLA:inst3.S[1]
Sout[14] <= FourBitAdderCLA:inst3.S[2]
Sout[15] <= FourBitAdderCLA:inst3.S[3]
Sout[16] <= FourBitAdderCLA:inst4.S[0]
Sout[17] <= FourBitAdderCLA:inst4.S[1]
Sout[18] <= FourBitAdderCLA:inst4.S[2]
Sout[19] <= FourBitAdderCLA:inst4.S[3]
Sout[20] <= FourBitAdderCLA:inst5.S[0]
Sout[21] <= FourBitAdderCLA:inst5.S[1]
Sout[22] <= FourBitAdderCLA:inst5.S[2]
Sout[23] <= FourBitAdderCLA:inst5.S[3]
Sout[24] <= FourBitAdderCLA:inst6.S[0]
Sout[25] <= FourBitAdderCLA:inst6.S[1]
Sout[26] <= FourBitAdderCLA:inst6.S[2]
Sout[27] <= FourBitAdderCLA:inst6.S[3]
Sout[28] <= FourBitAdderCLA:inst7.S[0]
Sout[29] <= FourBitAdderCLA:inst7.S[1]
Sout[30] <= FourBitAdderCLA:inst7.S[2]
Sout[31] <= FourBitAdderCLA:inst7.S[3]


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst7|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst6|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst5|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst4|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst3|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst2|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst1|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst
Cout <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cin => FullAdderCLA:inst.Cin
Cin => inst5.IN1
A[0] => FullAdderCLA:inst.A
A[1] => FullAdderCLA:inst1.A
A[2] => FullAdderCLA:inst2.A
A[3] => FullAdderCLA:inst3.A
B[0] => FullAdderCLA:inst.B
B[1] => FullAdderCLA:inst1.B
B[2] => FullAdderCLA:inst2.B
B[3] => FullAdderCLA:inst3.B
S[0] <= FullAdderCLA:inst.Sum
S[1] <= FullAdderCLA:inst1.Sum
S[2] <= FullAdderCLA:inst2.Sum
S[3] <= FullAdderCLA:inst3.Sum


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst3
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst3|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst3|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst2
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst2|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst2|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst1
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst1|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst1|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst
Sum <= HalfAdderCLA:inst4.O
Cin => HalfAdderCLA:inst4.A
A => HalfAdderCLA:inst.A
A => inst1.IN0
A => inst2.IN1
B => HalfAdderCLA:inst.B
B => inst1.IN1
B => inst2.IN0
G <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst|HalfAdderCLA:inst4
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|ThirtytwoFullAdder:inst2|FourBitAdderCLA:inst|FullAdderCLA:inst|HalfAdderCLA:inst
O <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst1.IN0
A => inst3.IN0
B => inst4.IN0
B => inst.IN1


|CPU|LeftShiftPro:inst7
OUT[0] <= LeftShift:inst8.OUT[0]
OUT[1] <= LeftShift:inst8.OUT[1]
OUT[2] <= LeftShift:inst8.OUT[2]
OUT[3] <= LeftShift:inst8.OUT[3]
OUT[4] <= LeftShift:inst8.OUT[4]
OUT[5] <= LeftShift:inst8.OUT[5]
OUT[6] <= LeftShift:inst8.OUT[6]
OUT[7] <= LeftShift:inst8.OUT[7]
OUT[8] <= LeftShift:inst8.OUT[8]
OUT[9] <= LeftShift:inst8.OUT[9]
OUT[10] <= LeftShift:inst8.OUT[10]
OUT[11] <= LeftShift:inst8.OUT[11]
OUT[12] <= LeftShift:inst8.OUT[12]
OUT[13] <= LeftShift:inst8.OUT[13]
OUT[14] <= LeftShift:inst8.OUT[14]
OUT[15] <= LeftShift:inst8.OUT[15]
OUT[16] <= LeftShift:inst8.OUT[16]
OUT[17] <= LeftShift:inst8.OUT[17]
OUT[18] <= LeftShift:inst8.OUT[18]
OUT[19] <= LeftShift:inst8.OUT[19]
OUT[20] <= LeftShift:inst8.OUT[20]
OUT[21] <= LeftShift:inst8.OUT[21]
OUT[22] <= LeftShift:inst8.OUT[22]
OUT[23] <= LeftShift:inst8.OUT[23]
OUT[24] <= LeftShift:inst8.OUT[24]
OUT[25] <= LeftShift:inst8.OUT[25]
OUT[26] <= LeftShift:inst8.OUT[26]
OUT[27] <= LeftShift:inst8.OUT[27]
OUT[28] <= LeftShift:inst8.OUT[28]
OUT[29] <= LeftShift:inst8.OUT[29]
OUT[30] <= LeftShift:inst8.OUT[30]
OUT[31] <= LeftShift:inst8.OUT[31]
IN[0] => LeftShift:inst8.IN[0]
IN[1] => LeftShift:inst8.IN[1]
IN[2] => LeftShift:inst8.IN[2]
IN[3] => LeftShift:inst8.IN[3]
IN[4] => LeftShift:inst8.IN[4]
IN[5] => LeftShift:inst8.IN[5]
IN[6] => LeftShift:inst8.IN[6]
IN[7] => LeftShift:inst8.IN[7]
IN[8] => LeftShift:inst8.IN[8]
IN[9] => LeftShift:inst8.IN[9]
IN[10] => LeftShift:inst8.IN[10]
IN[11] => LeftShift:inst8.IN[11]
IN[12] => LeftShift:inst8.IN[12]
IN[13] => LeftShift:inst8.IN[13]
IN[14] => LeftShift:inst8.IN[14]
IN[15] => LeftShift:inst8.IN[15]
IN[16] => LeftShift:inst8.IN[16]
IN[17] => LeftShift:inst8.IN[17]
IN[18] => LeftShift:inst8.IN[18]
IN[19] => LeftShift:inst8.IN[19]
IN[20] => LeftShift:inst8.IN[20]
IN[21] => LeftShift:inst8.IN[21]
IN[22] => LeftShift:inst8.IN[22]
IN[23] => LeftShift:inst8.IN[23]
IN[24] => LeftShift:inst8.IN[24]
IN[25] => LeftShift:inst8.IN[25]
IN[26] => LeftShift:inst8.IN[26]
IN[27] => LeftShift:inst8.IN[27]
IN[28] => LeftShift:inst8.IN[28]
IN[29] => LeftShift:inst8.IN[29]
IN[30] => LeftShift:inst8.IN[30]
IN[31] => LeftShift:inst8.IN[31]


|CPU|LeftShiftPro:inst7|LeftShift:inst8
OUT[0] <= LPM_CONSTANT:inst.result[0]
OUT[1] <= LPM_CONSTANT:inst.result[1]
OUT[2] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[29].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[2].DATAIN
IN[1] => OUT[3].DATAIN
IN[2] => OUT[4].DATAIN
IN[3] => OUT[5].DATAIN
IN[4] => OUT[6].DATAIN
IN[5] => OUT[7].DATAIN
IN[6] => OUT[8].DATAIN
IN[7] => OUT[9].DATAIN
IN[8] => OUT[10].DATAIN
IN[9] => OUT[11].DATAIN
IN[10] => OUT[12].DATAIN
IN[11] => OUT[13].DATAIN
IN[12] => OUT[14].DATAIN
IN[13] => OUT[15].DATAIN
IN[14] => OUT[16].DATAIN
IN[15] => OUT[17].DATAIN
IN[16] => OUT[18].DATAIN
IN[17] => OUT[19].DATAIN
IN[18] => OUT[20].DATAIN
IN[19] => OUT[21].DATAIN
IN[20] => OUT[22].DATAIN
IN[21] => OUT[23].DATAIN
IN[22] => OUT[24].DATAIN
IN[23] => OUT[25].DATAIN
IN[24] => OUT[26].DATAIN
IN[25] => OUT[27].DATAIN
IN[26] => OUT[28].DATAIN
IN[27] => OUT[29].DATAIN
IN[28] => OUT[30].DATAIN
IN[29] => OUT[31].DATAIN
IN[30] => ~NO_FANOUT~
IN[31] => ~NO_FANOUT~


|CPU|LeftShiftPro:inst7|LeftShift:inst8|LPM_CONSTANT:inst
result[0] <= <GND>
result[1] <= <GND>


|CPU|LeftShiftLittle:inst6
OUT[0] <= LPM_CONSTANT:inst.result[0]
OUT[1] <= LPM_CONSTANT:inst.result[1]
OUT[2] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[25].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[2].DATAIN
IN[1] => OUT[3].DATAIN
IN[2] => OUT[4].DATAIN
IN[3] => OUT[5].DATAIN
IN[4] => OUT[6].DATAIN
IN[5] => OUT[7].DATAIN
IN[6] => OUT[8].DATAIN
IN[7] => OUT[9].DATAIN
IN[8] => OUT[10].DATAIN
IN[9] => OUT[11].DATAIN
IN[10] => OUT[12].DATAIN
IN[11] => OUT[13].DATAIN
IN[12] => OUT[14].DATAIN
IN[13] => OUT[15].DATAIN
IN[14] => OUT[16].DATAIN
IN[15] => OUT[17].DATAIN
IN[16] => OUT[18].DATAIN
IN[17] => OUT[19].DATAIN
IN[18] => OUT[20].DATAIN
IN[19] => OUT[21].DATAIN
IN[20] => OUT[22].DATAIN
IN[21] => OUT[23].DATAIN
IN[22] => OUT[24].DATAIN
IN[23] => OUT[25].DATAIN
IN[24] => OUT[26].DATAIN
IN[25] => OUT[27].DATAIN


|CPU|LeftShiftLittle:inst6|LPM_CONSTANT:inst
result[0] <= <GND>
result[1] <= <GND>


