<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>mb_design_cordic_ip_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">mb_design_clk_wiz_1_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">mb_design_clk_wiz_1_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>cordic_ip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Mar 24 08:53:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3adbdeaf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3adbdeaf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mb_design_cordic_ip_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Mar 24 08:53:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3adbdeaf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>cordic_ip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Mar 24 08:53:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0111eec3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mb_design_cordic_ip_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Mar 24 08:53:38 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0111eec3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;))-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))/8)-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;))-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/51d2/hdl/cordic_ip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/51d2/hdl/cordic_ip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/mb_design_cordic_ip_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/51d2/hdl/cordic_ip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/51d2/hdl/cordic_ip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/mb_design_cordic_ip_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mb_design_cordic_ip_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>cordic_ip_v1.0</xilinx:displayName>
      <xilinx:coreRevision>28</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133ef850_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1b6e36_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3000872a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@923d521_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a41e14_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2402948b_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39beae0a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d699faa_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e059d25_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b72528b_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6351efe0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eff1b40_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bed664d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b3098f_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6525e0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558d8e46_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d0ade6_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa38db0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a561c68_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf3446a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be2d3a9_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4052ef62_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b56f008_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3362324b_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37577f60_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136ae5ec_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2a3adc_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b22e04_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c7ca77_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289fea7d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184b0743_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a548e6_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0a459d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d93ab83_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f358455_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d228e82_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c9f467_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7895df01_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f27da4_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cff7725_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6e4bf9_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ec57b7_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c49c67_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ea5caa_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7394cd13_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181148c_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f6cd04_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb035d7_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1b99ce_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3ec4f7_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b342bd1_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4340374a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6167a6_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af8a6ba_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8104f_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4ee872_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115ccc8_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be37707_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d830457_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ab9cec_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e37f59c_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9decad_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399843ae_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a98f6dd_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547a8fbd_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18835933_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d347e57_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a88c566_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2012c175_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f3ad10_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3e5e49_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c693b0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecbc1b9_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52816988_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f787d07_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7ad42b_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2953b60_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506cb641_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a668827_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d28ce1d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328979ad_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25521637_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e1550a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520c9d8f_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223c48e5_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d008119_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2692eba0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2d439a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9b1fe8_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee14bb_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a8955c_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314305a1_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4446f948_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1dfad3_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408464e0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a637c31_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32195540_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a358723_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a179b0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385da0d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2b1dc2_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4837af3f_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1203779d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b1a4f5_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adc8037_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7141e73b_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9fdbbc_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bedf46c_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a5dcca_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700a75df_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab2fed0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6dbf29_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f2411b_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2187434c_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd46326_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c755c02_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efc879a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1874b6_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373fcc4c_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f84c0a2_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a34f2b_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333071ed_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebaa5d7_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd41628_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b90c07_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4a0323_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626119b1_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ea3bc1_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5698a4_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712167b4_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8c34c5_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573c222e_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e85be63_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a71500_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9fa374_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e215ba_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bac3b74_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c8f584_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740bbd3_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3435c476_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb119e7_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7cae0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c56d2b_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375fe19a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ae5755_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522e36d1_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652039cf_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ade5244_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2747ea4d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3bdb7c_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b03191_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a7ea71_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b807a3_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df4ddb7_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e94caa2_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba2ac36_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a86d99e_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd1a9e4_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67717fc4_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c45c660_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f7e877_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a03dd19_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f4b45e_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ed1654_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580894c0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38339834_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6e1808_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9e5694_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70689211_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4fda9d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd7a561_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1237f219_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54abd366_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b803aa_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50318201_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64681c18_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71bafc67_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7117fd_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6f32a1_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c7d363_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5cc051_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27823f82_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf75e49_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6fa7a7_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd63216_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec67fde_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b79c13d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d10988f_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724a264d_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d05d8a4_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac43df8_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca7bd7a_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4111ad8c_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d9ac74_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663d2e56_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e707c58_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cf1d79_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cf88d0_ARCHIVE_LOCATION">c:/Users/Mateusz/Desktop/Magisterka_semestr_1/SDUP/Lab_2/ip_repo/cordic_ip_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b1c5cd83"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4a6e523d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="aa312806"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7a118b9a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
