

Implementation tool: Xilinx Vivado v.2023.1
Project:             stereolbm_axis_cambm.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Tue Jun 24 19:29:41 +0100 2025

#=== Post-Implementation Resource usage ===
SLICE:        10400
LUT:          28906
FF:           28898
DSP:            200
BRAM:           192
URAM:             0
LATCH:            0
SRL:           1758
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.737
CP achieved post-implementation: 9.851
Timing met
