Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Nov 29 13:16:04 2018
| Host         : LAPTOP-MCELIKGK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file aluBoardTest_control_sets_placed.rpt
| Design       : aluBoardTest
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------+------------------------+------------------+----------------+
|     Clock Signal    |             Enable Signal             |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------+------------------------+------------------+----------------+
|  clock_divider1/CLK | multiplexer1/BCD[3]_i_1_n_0           |                        |                1 |              4 |
|  clock_divider1/CLK | multiplexer1/segmentSelect[3]_i_1_n_0 |                        |                1 |              4 |
|  clk_IBUF_BUFG      | opCodeCounter1/counter[3]_i_1_n_0     |                        |                3 |              4 |
|  clock_divider1/CLK |                                       |                        |                3 |              6 |
|  clk_IBUF_BUFG      |                                       |                        |                3 |              6 |
|  clk_IBUF_BUFG      |                                       | clock_divider1/clk_var |                8 |             31 |
+---------------------+---------------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 6      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


