
*** Running vivado
    with args -log cw305_ml_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cw305_ml_top.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source cw305_ml_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/utils_1/imports/synth_1/BNN_MLP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/utils_1/imports/synth_1/BNN_MLP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cw305_ml_top -part xc7a100tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 275716
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2629.418 ; gain = 0.000 ; free physical = 49498 ; free virtual = 59468
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cw305_ml_top' [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/new/cw305_ml_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'cw305_usb_reg_fe' [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/cw305_usb_reg_fe.v:31]
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cw305_usb_reg_fe' (0#1) [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/cw305_usb_reg_fe.v:31]
INFO: [Synth 8-6157] synthesizing module 'BNN_MLP' [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/BNN_MLP.v:1]
INFO: [Synth 8-6157] synthesizing module 'BNN_Neuron' [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/BNN_Neuron.v:19]
INFO: [Synth 8-6157] synthesizing module 'HA' [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/BNN_Neuron.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HA' (0#1) [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/BNN_Neuron.v:1]
INFO: [Synth 8-6157] synthesizing module 'FA' [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/BNN_Neuron.v:10]
INFO: [Synth 8-6155] done synthesizing module 'FA' (0#1) [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/BNN_Neuron.v:10]
INFO: [Synth 8-6155] done synthesizing module 'BNN_Neuron' (0#1) [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/BNN_Neuron.v:19]
INFO: [Synth 8-6155] done synthesizing module 'BNN_MLP' (0#1) [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/BNN_MLP.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/new/cw305_ml_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110893]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (0#1) [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110893]
INFO: [Synth 8-6157] synthesizing module 'clocks' [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/common/clocks.v:32]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX_CTRL' [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1210]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX_CTRL' (0#1) [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1210]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:75998]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:75998]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:56937]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:56937]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/chmoser/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (0#1) [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/common/clocks.v:32]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/new/cw305_ml_top.v:206]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/new/cw305_ml_top.v:207]
INFO: [Synth 8-6155] done synthesizing module 'cw305_ml_top' (0#1) [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/new/cw305_ml_top.v:25]
WARNING: [Synth 8-3848] Net busy_usb in module/entity cw305_ml_top does not have driver. [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/new/cw305_ml_top.v:112]
WARNING: [Synth 8-3848] Net clk_settings in module/entity cw305_ml_top does not have driver. [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/sources_1/imports/ml/cw305_ml/cw305_ml.srcs/sources_1/new/cw305_ml_top.v:77]
WARNING: [Synth 8-7129] Port usb_alen in module cw305_usb_reg_fe is either unconnected or has no load
WARNING: [Synth 8-7129] Port usb_trigger in module cw305_ml_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port k15_sel in module cw305_ml_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port l14_sel in module cw305_ml_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2629.418 ; gain = 0.000 ; free physical = 50535 ; free virtual = 60509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2629.418 ; gain = 0.000 ; free physical = 50554 ; free virtual = 60528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2629.418 ; gain = 0.000 ; free physical = 50554 ; free virtual = 60528
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.418 ; gain = 0.000 ; free physical = 50532 ; free virtual = 60507
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'U_clocks/clkibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc]
Finished Parsing XDC File [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cw305_ml_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cw305_ml_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.449 ; gain = 0.000 ; free physical = 50503 ; free virtual = 60492
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instance 
  IBUFG => IBUF: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.449 ; gain = 0.000 ; free physical = 50503 ; free virtual = 60492
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2693.449 ; gain = 64.031 ; free physical = 50559 ; free virtual = 60549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2693.449 ; gain = 64.031 ; free physical = 50559 ; free virtual = 60548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2693.449 ; gain = 64.031 ; free physical = 50559 ; free virtual = 60548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2693.449 ; gain = 64.031 ; free physical = 50546 ; free virtual = 60538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 20    
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	   7 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port usb_trigger in module cw305_ml_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port k15_sel in module cw305_ml_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port l14_sel in module cw305_ml_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2693.449 ; gain = 64.031 ; free physical = 50527 ; free virtual = 60528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2693.449 ; gain = 64.031 ; free physical = 50407 ; free virtual = 60415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2693.449 ; gain = 64.031 ; free physical = 50406 ; free virtual = 60414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2693.449 ; gain = 64.031 ; free physical = 50402 ; free virtual = 60410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-5535] port <usb_clk> has illegal connections. It is illegal to have a port connected to an input buffer and other components. The following are the port connections :
Input Buffer:
	Port I of instance \U_clocks/clkibuf (IBUFG) in module <cw305_ml_top>
Other Components:
	Port C of instance \weights_reg[0] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[1] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[2] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[3] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[4] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[5] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[6] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[7] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[8] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[9] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[10] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[11] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[12] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[13] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[14] (FDE) in module cw305_ml_top
	Port C of instance \weights_reg[15] (FDE) in module cw305_ml_top
	Port C of instance \inputs_reg[0] (FDE) in module cw305_ml_top
	Port C of instance \inputs_reg[1] (FDE) in module cw305_ml_top
	Port C of instance \inputs_reg[2] (FDE) in module cw305_ml_top
	Port C of instance \inputs_reg[3] (FDE) in module cw305_ml_top
	Port C of instance \O_clksettings_reg[4] (FDRE) in module cw305_ml_top
	Port C of instance \O_clksettings_reg[3] (FDRE) in module cw305_ml_top
	Port C of instance \O_clksettings_reg[2] (FDRE) in module cw305_ml_top
	Port C of instance \O_clksettings_reg[1] (FDRE) in module cw305_ml_top
	Port C of instance \O_clksettings_reg[0] (FDRE) in module cw305_ml_top
	Port C of instance O_user_led_reg(FD) in module cw305_ml_top

ERROR: [Synth 8-2918] Failing due to illegal port connections
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2693.449 ; gain = 0.000 ; free physical = 50395 ; free virtual = 60404
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 13 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 11:35:48 2023...
