{
    "nl": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/150-openroad-fillinsertion/mult8_2bits_1op_e16917.nl.v",
    "pnl": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/150-openroad-fillinsertion/mult8_2bits_1op_e16917.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/151-odb-cellfrequencytables/mult8_2bits_1op_e16917.def",
    "lef": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/83-magic-writelef/mult8_2bits_1op_e16917.lef",
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/151-odb-cellfrequencytables/mult8_2bits_1op_e16917.odb",
    "sdc": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/150-openroad-fillinsertion/mult8_2bits_1op_e16917.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/nom_tt_025C_1v80/mult8_2bits_1op_e16917__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/nom_ss_100C_1v60/mult8_2bits_1op_e16917__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/nom_ff_n40C_1v95/mult8_2bits_1op_e16917__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/min_tt_025C_1v80/mult8_2bits_1op_e16917__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/min_ss_100C_1v60/mult8_2bits_1op_e16917__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/min_ff_n40C_1v95/mult8_2bits_1op_e16917__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/max_tt_025C_1v80/mult8_2bits_1op_e16917__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/max_ss_100C_1v60/mult8_2bits_1op_e16917__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/max_ff_n40C_1v95/mult8_2bits_1op_e16917__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/152-openroad-rcx/nom/mult8_2bits_1op_e16917.nom.spef",
        "min_*": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/152-openroad-rcx/min/mult8_2bits_1op_e16917.min.spef",
        "max_*": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/152-openroad-rcx/max/mult8_2bits_1op_e16917.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/nom_tt_025C_1v80/mult8_2bits_1op_e16917__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/nom_ss_100C_1v60/mult8_2bits_1op_e16917__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/nom_ff_n40C_1v95/mult8_2bits_1op_e16917__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/min_tt_025C_1v80/mult8_2bits_1op_e16917__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/min_ss_100C_1v60/mult8_2bits_1op_e16917__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/min_ff_n40C_1v95/mult8_2bits_1op_e16917__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/max_tt_025C_1v80/mult8_2bits_1op_e16917__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/max_ss_100C_1v60/mult8_2bits_1op_e16917__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/153-openroad-stapostpnr/max_ff_n40C_1v95/mult8_2bits_1op_e16917__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/91-magic-spiceextraction/mult8_2bits_1op_e16917.spice",
    "mag": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/155-magic-streamout/mult8_2bits_1op_e16917.mag",
    "gds": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/155-magic-streamout/mult8_2bits_1op_e16917.gds",
    "mag_gds": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/155-magic-streamout/mult8_2bits_1op_e16917.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/156-klayout-streamout/mult8_2bits_1op_e16917.klayout.gds",
    "json_h": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/104-yosys-jsonheader/mult8_2bits_1op_e16917.h.json",
    "vh": "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/127-odb-writeverilogheader/mult8_2bits_1op_e16917.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 8,
        "design__inferred_latch__count": 0,
        "design__instance__count": 877,
        "design__instance__area": 3731.08,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00023179857817012817,
        "power__switching__total": 0.0003262411046307534,
        "power__leakage__total": 5.83803672071781e-09,
        "power__total": 0.0005580455181188881,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.337028192671218,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.7909789713761182,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.897942190463429,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -1.7899051636363312,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -10.149202654454509,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -1.7899051636363312,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 10,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.12869172758368,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.218174262609275,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.122408309175805,
        "timing__setup__ws": -1.870352814454305,
        "timing__hold__tns": 0,
        "timing__setup__tns": -10.850745498128775,
        "timing__hold__wns": 0,
        "timing__setup__wns": -1.870352814454305,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 29,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 34,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 877,
        "design__instance__area__stdcell": 3731.08,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.111895,
        "design__instance__utilization__stdcell": 0.111895,
        "design__instance__count__class:buffer": 1,
        "design__instance__count__class:inverter": 5,
        "design__instance__count__class:multi_input_combinational_cell": 318,
        "flow__warnings__count": 4,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 2851,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 32,
        "design__io__hpwl": 2953375,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 8961.77,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 84,
        "design__instance__count__setup_buffer": 31,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 1,
        "antenna__violating__pins": 1,
        "route__antenna_violation__count": 1,
        "antenna_diodes_count": 0,
        "route__net": 424,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 140,
        "route__wirelength__iter:1": 9351,
        "route__drc_errors__iter:2": 34,
        "route__wirelength__iter:2": 9272,
        "route__drc_errors__iter:3": 16,
        "route__wirelength__iter:3": 9257,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 9254,
        "route__drc_errors": 0,
        "route__wirelength": 9254,
        "route__vias": 2496,
        "route__vias__singlecut": 2496,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 273.92,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.327562430895553,
        "timing__setup__ws__corner:min_tt_025C_1v80": 1.830062819751179,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.880963327223036,
        "timing__setup__ws__corner:min_ss_100C_1v60": -1.7243433835535331,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -9.510785317388901,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -1.7243433835535331,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 9,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.122408309175805,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 3.242968652074857,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.34650461258822,
        "timing__setup__ws__corner:max_tt_025C_1v80": 1.7513773149677274,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.914553347827665,
        "timing__setup__ws__corner:max_ss_100C_1v60": -1.870352814454305,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -10.850745498128775,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -1.870352814454305,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 10,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.135118142721172,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 3.1943129045999763,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79976,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79997,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00024343,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000246722,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 2.54941e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000246722,
        "design_powergrid__voltage__worst": 0.000246722,
        "design_powergrid__voltage__worst__net:VPWR": 1.79976,
        "design_powergrid__drop__worst": 0.000246722,
        "design_powergrid__drop__worst__net:VPWR": 0.00024343,
        "design_powergrid__voltage__worst__net:VGND": 0.000246722,
        "design_powergrid__drop__worst__net:VGND": 0.000246722,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 2.62e-05,
        "ir__drop__worst": 0.000243,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}