Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 09aef27548234c149a3a07a28023207c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_i2c_a_behav xil_defaultlib.tb_i2c_a -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture fsmd_arch of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture arch of entity xil_defaultlib.bin2sseg [bin2sseg_default]
Compiling architecture arch of entity xil_defaultlib.disp_mux [disp_mux_default]
Compiling architecture arch of entity xil_defaultlib.i2c [i2c_default]
Compiling architecture tb_arch of entity xil_defaultlib.tb_i2c_a
Built simulation snapshot tb_i2c_a_behav
