// Seed: 4092419120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input wire id_6,
    output wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    output supply0 id_15,
    input tri0 id_16,
    output supply1 id_17,
    output supply0 id_18
);
  logic id_20 = 1 * -1 !=? 1'b0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
