/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~celloutsig_1_3z[3];
  assign celloutsig_1_18z = ~celloutsig_1_14z[2];
  assign celloutsig_0_4z = { celloutsig_0_1z[6:5], celloutsig_0_0z, celloutsig_0_0z } & { celloutsig_0_1z[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_6z = { in_data[38:30], celloutsig_0_5z } & in_data[18:5];
  assign celloutsig_0_8z = { celloutsig_0_6z[2:1], celloutsig_0_2z, celloutsig_0_0z } & { in_data[32:30], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_5z[0], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z } & { celloutsig_0_1z[7:1], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[125:123], celloutsig_1_0z } & in_data[172:169];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } & in_data[163:159];
  assign celloutsig_1_10z = { celloutsig_1_6z[6:3], celloutsig_1_6z } & { celloutsig_1_9z[4], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[122:120], celloutsig_1_2z } / { 1'h1, in_data[159:158], celloutsig_1_2z[4:1], in_data[96] };
  assign celloutsig_0_9z = { in_data[66:60], celloutsig_0_2z } == { in_data[22:17], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_3z = in_data[37:30] > { in_data[44:38], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z } > celloutsig_0_6z[12:0];
  assign celloutsig_0_2z = in_data[89:66] > { in_data[57:42], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[151] & ~(in_data[106]);
  assign celloutsig_1_3z = { in_data[127:125], celloutsig_1_0z } * in_data[173:170];
  assign celloutsig_1_4z = celloutsig_1_2z * { celloutsig_1_2z[4], celloutsig_1_3z };
  assign celloutsig_1_14z = { in_data[140:138], celloutsig_1_8z } * { celloutsig_1_4z[4:2], celloutsig_1_12z };
  assign celloutsig_1_8z = ^ celloutsig_1_6z;
  assign celloutsig_1_19z = ^ celloutsig_1_10z[2:0];
  assign celloutsig_0_7z = { celloutsig_0_6z[12:11], celloutsig_0_2z, celloutsig_0_2z } << { in_data[22:20], celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[148], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z } << { celloutsig_1_4z[4], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_0z = ~((in_data[83] & in_data[66]) | in_data[70]);
  assign celloutsig_1_12z = ~((in_data[140] & celloutsig_1_9z[2]) | celloutsig_1_3z[0]);
  always_latch
    if (!celloutsig_1_14z[2]) celloutsig_0_5z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_14z[2]) celloutsig_0_1z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[49:42];
  assign { out_data[128], out_data[96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
