<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v</a>
defines: 
time_elapsed: 1.992s
ram usage: 39888 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpky41sqix/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:17</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:17</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:17</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpky41sqix/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpky41sqix/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpky41sqix/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v</a>, line:17, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:21
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:22
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (res1), line:22
           |vpiName:res1
           |vpiFullName:work@test.res1
         |vpiRhs:
         \_operation: , line:22
           |vpiOpType:30
           |vpiOperand:
           \_constant: , line:22
             |vpiConstType:3
             |vpiDecompile:8&#39;sb11001100
             |BIN:8&#39;sb11001100
           |vpiOperand:
           \_constant: , line:22
             |vpiConstType:3
             |vpiDecompile:7&#39;sb1100110
             |BIN:7&#39;sb1100110
       |vpiStmt:
       \_assignment: , line:23
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (res2), line:23
           |vpiName:res2
           |vpiFullName:work@test.res2
         |vpiRhs:
         \_operation: , line:23
           |vpiOpType:30
           |vpiOperand:
           \_sys_func_call: ($signed), line:23
             |vpiName:$signed
             |vpiArgument:
             \_constant: , line:23
               |vpiConstType:3
               |vpiDecompile:8&#39;b11001100
               |vpiSize:8
               |BIN:8&#39;b11001100
           |vpiOperand:
           \_sys_func_call: ($signed), line:23
             |vpiName:$signed
             |vpiArgument:
             \_constant: , line:23
               |vpiConstType:3
               |vpiDecompile:7&#39;b1100110
               |vpiSize:7
               |BIN:7&#39;b1100110
       |vpiStmt:
       \_assignment: , line:24
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (res3), line:24
           |vpiName:res3
           |vpiFullName:work@test.res3
         |vpiRhs:
         \_operation: , line:24
           |vpiOpType:30
           |vpiOperand:
           \_sys_func_call: ($signed), line:24
             |vpiName:$signed
             |vpiArgument:
             \_constant: , line:24
               |vpiConstType:3
               |vpiDecompile:8&#39;b11001100
               |vpiSize:8
               |BIN:8&#39;b11001100
           |vpiOperand:
           \_sys_func_call: ($signed), line:24
             |vpiName:$signed
             |vpiArgument:
             \_constant: , line:24
               |vpiConstType:3
               |vpiDecompile:7&#39;b1100110
               |vpiSize:7
               |BIN:7&#39;b1100110
       |vpiStmt:
       \_sys_func_call: ($display), line:25
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:25
           |vpiConstType:6
           |vpiDecompile:&#34;res1: &#39;%b&#39;; res2: &#39;%b&#39;; res3: &#39;%b&#39;&#34;
           |vpiSize:36
           |STRING:&#34;res1: &#39;%b&#39;; res2: &#39;%b&#39;; res3: &#39;%b&#39;&#34;
         |vpiArgument:
         \_ref_obj: (res1), line:25
           |vpiName:res1
         |vpiArgument:
         \_ref_obj: (res2), line:25
           |vpiName:res2
         |vpiArgument:
         \_ref_obj: (res3), line:25
           |vpiName:res3
   |vpiNet:
   \_logic_net: (res1), line:18
     |vpiName:res1
     |vpiFullName:work@test.res1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (res2), line:18
     |vpiName:res2
     |vpiFullName:work@test.res2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (res3), line:19
     |vpiName:res3
     |vpiFullName:work@test.res3
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v</a>, line:17
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (res1), line:18, parent:work@test
     |vpiName:res1
     |vpiFullName:work@test.res1
     |vpiNetType:48
     |vpiRange:
     \_range: , line:18
       |vpiLeftRange:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (res2), line:18, parent:work@test
     |vpiName:res2
     |vpiFullName:work@test.res2
     |vpiNetType:48
     |vpiRange:
     \_range: , line:18
       |vpiLeftRange:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (res3), line:19, parent:work@test
     |vpiName:res3
     |vpiFullName:work@test.res3
     |vpiNetType:48
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \res1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \res2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \res3 of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \res1 of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \res2 of type 608
Object:  of type 39
Object: \$signed of type 56
Object:  of type 7
Object: \$signed of type 56
Object:  of type 7
Object:  of type 3
Object: \res3 of type 608
Object:  of type 39
Object: \$signed of type 56
Object:  of type 7
Object: \$signed of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \res1 of type 608
Object: \res2 of type 608
Object: \res3 of type 608
Object: \res1 of type 36
Object: \res2 of type 36
Object: \res3 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38c51f0] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:18</a>.0-18.0&gt; [0x38c54b0] str=&#39;\res1&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:18</a>.0-18.0&gt; [0x38c57e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:18</a>.0-18.0&gt; [0x38c5d20] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:18</a>.0-18.0&gt; [0x38c6030] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:18</a>.0-18.0&gt; [0x38c5f10] str=&#39;\res2&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:18</a>.0-18.0&gt; [0x38c61f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:18</a>.0-18.0&gt; [0x38c6510] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:18</a>.0-18.0&gt; [0x38c66d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:19</a>.0-19.0&gt; [0x38c6370] str=&#39;\res3&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38c69b0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:21</a>.0-21.0&gt; [0x38c6ad0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:22</a>.0-22.0&gt; [0x38c6c50]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:22</a>.0-22.0&gt; [0x38c6f60] str=&#39;\res1&#39;
            AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:22</a>.0-22.0&gt; [0x38c72c0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:22</a>.0-22.0&gt; [0x38c7750] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:22</a>.0-22.0&gt; [0x38c7940] bits=&#39;00000000000000000000000001100110&#39;(32) range=[31:0] int=102
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:23</a>.0-23.0&gt; [0x38c7560]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:23</a>.0-23.0&gt; [0x38c7aa0] str=&#39;\res2&#39;
            AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:23</a>.0-23.0&gt; [0x38c7c80]
              AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:23</a>.0-23.0&gt; [0x38c7da0] str=&#39;\$signed&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:23</a>.0-23.0&gt; [0x38c8350] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
              AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:23</a>.0-23.0&gt; [0x38c8160] str=&#39;\$signed&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:23</a>.0-23.0&gt; [0x38c8700] bits=&#39;00000000000000000000000001100110&#39;(32) range=[31:0] int=102
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:24</a>.0-24.0&gt; [0x38c8540]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:24</a>.0-24.0&gt; [0x38c88c0] str=&#39;\res3&#39;
            AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:24</a>.0-24.0&gt; [0x38c8aa0]
              AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:24</a>.0-24.0&gt; [0x38c8bc0] str=&#39;\$signed&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:24</a>.0-24.0&gt; [0x38da480] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
              AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:24</a>.0-24.0&gt; [0x38da360] str=&#39;\$signed&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:24</a>.0-24.0&gt; [0x38da7a0] bits=&#39;00000000000000000000000001100110&#39;(32) range=[31:0] int=102
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:25</a>.0-25.0&gt; [0x38da600] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:25</a>.0-25.0&gt; [0x38dac10] str=&#39;&#34;res1: &#39;%b&#39;; res2: &#39;%b&#39;; res3: &#39;%b&#39;&#34;&#39; bits=&#39;001000100111001001100101011100110011000100111010001000000010011100100101011000100010011100111011001000000111001001100101011100110011001000111010001000000010011100100101011000100010011100111011001000000111001001100101011100110011001100111010001000000010011100100101011000100010011100100010&#39;(288) range=[287:0] int=627189538
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:25</a>.0-25.0&gt; [0x38da960] str=&#39;\res1&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:25</a>.0-25.0&gt; [0x38dae60] str=&#39;\res2&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:25</a>.0-25.0&gt; [0x38daf80] str=&#39;\res3&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/pr1845683.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1845683.v:25</a>: ERROR: System task `$display&#39; called with invalid/unsupported format specifier.

</pre>
</body>