# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do dds_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work rtl_work 
# Modifying C:/modeltech64_2020.4/win64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds/rtl {D:/git-repository/fpga_training/dds/rtl/div_clk.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:53:04 on Aug 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds/rtl" D:/git-repository/fpga_training/dds/rtl/div_clk.v 
# -- Compiling module div_clk
# 
# Top level modules:
# 	div_clk
# End time: 17:53:04 on Aug 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds/rtl {D:/git-repository/fpga_training/dds/rtl/dds.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:53:04 on Aug 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds/rtl" D:/git-repository/fpga_training/dds/rtl/dds.v 
# -- Compiling module dds
# 
# Top level modules:
# 	dds
# End time: 17:53:04 on Aug 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds/rtl {D:/git-repository/fpga_training/dds/rtl/addr_ctrl.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:53:04 on Aug 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds/rtl" D:/git-repository/fpga_training/dds/rtl/addr_ctrl.v 
# -- Compiling module addr_ctrl
# 
# Top level modules:
# 	addr_ctrl
# End time: 17:53:04 on Aug 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds/prj {D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:53:04 on Aug 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds/prj" D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v 
# -- Compiling module ip_1port_rom
# 
# Top level modules:
# 	ip_1port_rom
# End time: 17:53:04 on Aug 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds/prj/../sim {D:/git-repository/fpga_training/dds/prj/../sim/dds_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:53:04 on Aug 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds/prj/../sim" D:/git-repository/fpga_training/dds/prj/../sim/dds_tb.v 
# -- Compiling module dds_tb
# 
# Top level modules:
# 	dds_tb
# End time: 17:53:05 on Aug 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_tb 
# Start time: 17:53:05 on Aug 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.dds_tb(fast)
# Loading work.dds(fast)
# Loading work.div_clk(fast)
# Loading work.addr_ctrl(fast)
# Loading work.ip_1port_rom(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:55:04 on Aug 28,2024, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
