// Seed: 1669898584
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    output wire id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    input supply0 id_7
);
  logic id_9;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd59
) (
    output wor id_0,
    output uwire id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire _id_7,
    input tri id_8,
    input wand id_9
    , id_15,
    input wire id_10,
    input wor id_11,
    output supply0 id_12,
    input supply1 id_13
);
  logic [id_7 : 1 'h0] id_16 = -1 == id_0++;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_3,
      id_3,
      id_11,
      id_6,
      id_4
  );
endmodule
