// Seed: 3139185685
module module_0 ();
  tri0 id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9 = -1;
endmodule
module module_1 (
    output logic   id_0,
    input  supply0 id_1
);
  always id_0 <= -1;
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_8 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output uwire id_1,
    input wire id_2,
    input logic id_3,
    output wor id_4,
    output tri0 id_5,
    output tri id_6,
    input wire id_7,
    output tri id_8,
    output logic id_9,
    output logic id_10
);
  always_ff id_0 = id_7;
  supply1 id_12;
  module_0 modCall_1 ();
  assign modCall_1.type_10 = 0;
  id_13 :
  assert property (@(-1) id_7)
    if (-1)
      if (id_12 == id_12) begin : LABEL_0
        id_10 <= #1 id_3;
        $display(id_13);
      end else id_10 = -1'h0;
  genvar id_14;
  assign id_13 = id_13;
  reg \id_15 , id_16, id_17 = id_17;
  tri0 id_18, id_19, id_20, id_21;
  always id_9 <= id_17;
  assign id_6 = id_19;
endmodule
