

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s'
================================================================
* Date:           Thu Jul  4 19:01:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.638 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                             |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_201  |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|     3109|    26866|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       62|    -|
|Register             |        -|     -|     1283|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4392|    26930|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_201  |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s  |        0|   0|  3109|  26866|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                        |                                                                  |        0|   0|  3109|  26866|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  26|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |layer18_out_blk_n  |   9|          2|    1|          2|
    |layer19_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         13|    5|         13|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |   4|   0|    4|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |data_V_100_reg_1186                                                                       |   6|   0|    6|          0|
    |data_V_101_reg_991                                                                        |   6|   0|    6|          0|
    |data_V_3_reg_996                                                                          |   6|   0|    6|          0|
    |data_V_4_reg_1191                                                                         |   6|   0|    6|          0|
    |data_V_63_reg_1001                                                                        |   6|   0|    6|          0|
    |data_V_64_reg_1006                                                                        |   6|   0|    6|          0|
    |data_V_65_reg_1011                                                                        |   6|   0|    6|          0|
    |data_V_66_reg_1016                                                                        |   6|   0|    6|          0|
    |data_V_67_reg_1021                                                                        |   6|   0|    6|          0|
    |data_V_68_reg_1026                                                                        |   6|   0|    6|          0|
    |data_V_69_reg_1031                                                                        |   6|   0|    6|          0|
    |data_V_70_reg_1036                                                                        |   6|   0|    6|          0|
    |data_V_71_reg_1041                                                                        |   6|   0|    6|          0|
    |data_V_72_reg_1046                                                                        |   6|   0|    6|          0|
    |data_V_73_reg_1051                                                                        |   6|   0|    6|          0|
    |data_V_74_reg_1056                                                                        |   6|   0|    6|          0|
    |data_V_75_reg_1061                                                                        |   6|   0|    6|          0|
    |data_V_76_reg_1066                                                                        |   6|   0|    6|          0|
    |data_V_77_reg_1071                                                                        |   6|   0|    6|          0|
    |data_V_78_reg_1076                                                                        |   6|   0|    6|          0|
    |data_V_79_reg_1081                                                                        |   6|   0|    6|          0|
    |data_V_80_reg_1086                                                                        |   6|   0|    6|          0|
    |data_V_81_reg_1091                                                                        |   6|   0|    6|          0|
    |data_V_82_reg_1096                                                                        |   6|   0|    6|          0|
    |data_V_83_reg_1101                                                                        |   6|   0|    6|          0|
    |data_V_84_reg_1106                                                                        |   6|   0|    6|          0|
    |data_V_85_reg_1111                                                                        |   6|   0|    6|          0|
    |data_V_86_reg_1116                                                                        |   6|   0|    6|          0|
    |data_V_87_reg_1121                                                                        |   6|   0|    6|          0|
    |data_V_88_reg_1126                                                                        |   6|   0|    6|          0|
    |data_V_89_reg_1131                                                                        |   6|   0|    6|          0|
    |data_V_90_reg_1136                                                                        |   6|   0|    6|          0|
    |data_V_91_reg_1141                                                                        |   6|   0|    6|          0|
    |data_V_92_reg_1146                                                                        |   6|   0|    6|          0|
    |data_V_93_reg_1151                                                                        |   6|   0|    6|          0|
    |data_V_94_reg_1156                                                                        |   6|   0|    6|          0|
    |data_V_95_reg_1161                                                                        |   6|   0|    6|          0|
    |data_V_96_reg_1166                                                                        |   6|   0|    6|          0|
    |data_V_97_reg_1171                                                                        |   6|   0|    6|          0|
    |data_V_98_reg_1176                                                                        |   6|   0|    6|          0|
    |data_V_99_reg_1181                                                                        |   6|   0|    6|          0|
    |data_V_reg_986                                                                            |   6|   0|    6|          0|
    |grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |res_V_10_reg_1201                                                                         |  16|   0|   16|          0|
    |res_V_11_reg_1206                                                                         |  16|   0|   16|          0|
    |res_V_12_reg_1211                                                                         |  16|   0|   16|          0|
    |res_V_13_reg_1216                                                                         |  16|   0|   16|          0|
    |res_V_14_reg_1221                                                                         |  16|   0|   16|          0|
    |res_V_15_reg_1226                                                                         |  16|   0|   16|          0|
    |res_V_16_reg_1231                                                                         |  16|   0|   16|          0|
    |res_V_17_reg_1236                                                                         |  16|   0|   16|          0|
    |res_V_18_reg_1241                                                                         |  16|   0|   16|          0|
    |res_V_19_reg_1246                                                                         |  16|   0|   16|          0|
    |res_V_20_reg_1251                                                                         |  16|   0|   16|          0|
    |res_V_21_reg_1256                                                                         |  16|   0|   16|          0|
    |res_V_22_reg_1261                                                                         |  16|   0|   16|          0|
    |res_V_23_reg_1266                                                                         |  16|   0|   16|          0|
    |res_V_24_reg_1271                                                                         |  16|   0|   16|          0|
    |res_V_25_reg_1276                                                                         |  16|   0|   16|          0|
    |res_V_26_reg_1281                                                                         |  16|   0|   16|          0|
    |res_V_27_reg_1286                                                                         |  16|   0|   16|          0|
    |res_V_28_reg_1291                                                                         |  16|   0|   16|          0|
    |res_V_29_reg_1296                                                                         |  16|   0|   16|          0|
    |res_V_30_reg_1301                                                                         |  16|   0|   16|          0|
    |res_V_31_reg_1306                                                                         |  16|   0|   16|          0|
    |res_V_32_reg_1311                                                                         |  16|   0|   16|          0|
    |res_V_33_reg_1316                                                                         |  16|   0|   16|          0|
    |res_V_34_reg_1321                                                                         |  16|   0|   16|          0|
    |res_V_35_reg_1326                                                                         |  16|   0|   16|          0|
    |res_V_36_reg_1331                                                                         |  16|   0|   16|          0|
    |res_V_37_reg_1336                                                                         |  16|   0|   16|          0|
    |res_V_38_reg_1341                                                                         |  16|   0|   16|          0|
    |res_V_39_reg_1346                                                                         |  16|   0|   16|          0|
    |res_V_40_reg_1351                                                                         |  16|   0|   16|          0|
    |res_V_41_reg_1356                                                                         |  16|   0|   16|          0|
    |res_V_42_reg_1361                                                                         |  16|   0|   16|          0|
    |res_V_43_reg_1366                                                                         |  16|   0|   16|          0|
    |res_V_44_reg_1371                                                                         |  16|   0|   16|          0|
    |res_V_45_reg_1376                                                                         |  16|   0|   16|          0|
    |res_V_46_reg_1381                                                                         |  16|   0|   16|          0|
    |res_V_47_reg_1386                                                                         |  16|   0|   16|          0|
    |res_V_48_reg_1391                                                                         |  16|   0|   16|          0|
    |res_V_49_reg_1396                                                                         |  16|   0|   16|          0|
    |res_V_50_reg_1401                                                                         |  16|   0|   16|          0|
    |res_V_51_reg_1406                                                                         |  16|   0|   16|          0|
    |res_V_52_reg_1411                                                                         |  16|   0|   16|          0|
    |res_V_53_reg_1416                                                                         |  16|   0|   16|          0|
    |res_V_54_reg_1421                                                                         |  16|   0|   16|          0|
    |res_V_55_reg_1426                                                                         |  16|   0|   16|          0|
    |res_V_56_reg_1431                                                                         |  16|   0|   16|          0|
    |res_V_57_reg_1436                                                                         |  16|   0|   16|          0|
    |res_V_58_reg_1441                                                                         |  16|   0|   16|          0|
    |res_V_59_reg_1446                                                                         |  16|   0|   16|          0|
    |res_V_60_reg_1451                                                                         |  16|   0|   16|          0|
    |res_V_61_reg_1456                                                                         |  16|   0|   16|          0|
    |res_V_62_reg_1461                                                                         |  16|   0|   16|          0|
    |res_V_63_reg_1466                                                                         |  16|   0|   16|          0|
    |res_V_64_reg_1471                                                                         |  16|   0|   16|          0|
    |res_V_65_reg_1476                                                                         |  16|   0|   16|          0|
    |res_V_66_reg_1481                                                                         |  16|   0|   16|          0|
    |res_V_67_reg_1486                                                                         |  16|   0|   16|          0|
    |res_V_68_reg_1491                                                                         |  16|   0|   16|          0|
    |res_V_69_reg_1496                                                                         |  16|   0|   16|          0|
    |res_V_70_reg_1501                                                                         |  16|   0|   16|          0|
    |res_V_71_reg_1506                                                                         |  16|   0|   16|          0|
    |res_V_72_reg_1511                                                                         |  16|   0|   16|          0|
    |res_V_reg_1196                                                                            |  16|   0|   16|          0|
    |start_once_reg                                                                            |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     |1283|   0| 1283|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                             Source Object                            |    C Type    |
+----------------------------+-----+------+------------+----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|start_full_n                |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|start_out                   |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|start_write                 |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>|  return value|
|layer18_out_dout            |   in|   252|     ap_fifo|                                                           layer18_out|       pointer|
|layer18_out_num_data_valid  |   in|     2|     ap_fifo|                                                           layer18_out|       pointer|
|layer18_out_fifo_cap        |   in|     2|     ap_fifo|                                                           layer18_out|       pointer|
|layer18_out_empty_n         |   in|     1|     ap_fifo|                                                           layer18_out|       pointer|
|layer18_out_read            |  out|     1|     ap_fifo|                                                           layer18_out|       pointer|
|layer19_out_din             |  out|  1024|     ap_fifo|                                                           layer19_out|       pointer|
|layer19_out_num_data_valid  |   in|     2|     ap_fifo|                                                           layer19_out|       pointer|
|layer19_out_fifo_cap        |   in|     2|     ap_fifo|                                                           layer19_out|       pointer|
|layer19_out_full_n          |   in|     1|     ap_fifo|                                                           layer19_out|       pointer|
|layer19_out_write           |  out|     1|     ap_fifo|                                                           layer19_out|       pointer|
+----------------------------+-----+------+------------+----------------------------------------------------------------------+--------------+

