Library {
  Name			  "gavrt_library"
  Version		  6.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Wed Oct 03 15:47:17 2007"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Glenn"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Oct 14 14:51:44 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:88>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Monospaced"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "gavrt_library"
    Location		    [460, 145, 1200, 675]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "AddWithEnable"
      Ports		      [3, 2]
      Position		      [600, 50, 650, 200]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Adder with enable.\nUsed by the Addressable acc"
"umulator addracc.\ntoram = din + accen * fromram  (with latency add_latency)"
"\nrdout is for debugging"
      MaskPromptString	      "Output bit width|Binary Point|Add Latency"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "acc_width=@1;bin_pt=@2;add_latency=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|17|1"
      MaskTabNameString	      ",,"
      System {
	Name			"AddWithEnable"
	Location		[624, 542, 1140, 870]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [140, 33, 170, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "accen"
	  Position		  [130, 83, 160, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "fromram"
	  Position		  [25, 228, 55, 242]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [245, 82, 295, 133]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [75, 111, 105, 129]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "acc_width"
	  bin_pt		  "bin_pt"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [325, 95, 350, 125]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "acc_width"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [190, 87, 215, 153]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [80, 226, 115, 244]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bin_pt"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [390, 101, 425, 119]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "toram"
	  Position		  [450, 103, 480, 117]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rdout"
	  Position		  [140, 188, 170, 202]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [0, 0; 0, -40]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "rdout"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "accen"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "toram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fromram"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DataRateChanger"
      Ports		      [3, 3]
      Position		      [175, 634, 335, 716]
      UserDataPersistent      on
      UserData		      "DataTag0"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "dataratechanger"
      MaskDescription	      "Stores input data into a FIFO and then outputs "
"the data at the specified data rate, cycling through inputs.\nThus if the inp"
"ut data looks like:\nx0 x1 x2 x3 ...\ny0 y1 y2 y3 ...\nAnd the output rate is"
" 2^-1, the output will look like this:\nx0 x0 y0 y0 x1 x1 y1 y1 x2 x2 y2 y2.."
".\nenIn (enable In) should be high for 2^Input length clocks while the input "
"data is valid.\n*Currently enIn must be high in one burst of 2^Input length*"
"\ndin should be all simultaneous inputs \"crammed\" together\nenOut will be h"
"igh for 2^(Input Length + Output Rate + Number of Simultaneous Inputs)\nArith"
"metic type and binary precision is only used for \"uncramming\" the input dat"
"a"
      MaskPromptString	      "Input Length (2^?)|Number of Simultaneous Input"
"s (2^?)|Output Rate (2^-?)|Input Bit Width|Input Binary Point|Arithmetic Type"
" (0=Unsigned, 1=Signed)"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "input_length=@1;ninputs=@2;out_rate=@3;in_bit_w"
"idth=@4;in_bin_pt=@5;arith_type=@6;"
      MaskInitialization      "dataratechanger_init(gcb, 'input_length', input"
"_length,...\n    'ninputs', ninputs, ...\n    'out_rate', out_rate,...\n    '"
"in_bit_width', in_bit_width,...\n    'in_bin_pt', in_bin_pt,...\n    'arith_t"
"ype',arith_type);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|1|1|8|0|0"
      MaskTabNameString	      ",,,,,"
      System {
	Name			"DataRateChanger"
	Location		[1708, 280, 2859, 925]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "syncIn"
	  Position		  [180, 33, 210, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "enIn"
	  Position		  [180, 88, 210, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [160, 203, 190, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add"
	  Ports			  [2, 1]
	  Position		  [650, 142, 685, 173]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare1"
	  Ports			  [2, 1]
	  Position		  [550, 250, 580, 270]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare2"
	  Ports			  [2, 1]
	  Position		  [550, 350, 580, 370]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConsOne"
	  Ports			  [0, 1]
	  Position		  [600, 180, 635, 200]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Const1"
	  Ports			  [0, 1]
	  Position		  [510, 257, 530, 273]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Const2"
	  Ports			  [0, 1]
	  Position		  [510, 357, 530, 373]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "3"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [525, 82, 570, 128]
	  AncestorBlock		  "xbsIndex_r3/Delay"
	  FunctionName		  "xldelay"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Delay Block"
	  MaskDescription	  "Delay line having  configurable length.\n\n"
"Hardware notes: A delay line is a chain, each link of which is an SRL16 follo"
"wed by a flip-flop. If register retiming is enabled, the delay line is a chai"
"n of flip-flops."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Delay''))');"
	  MaskPromptString	  "Latency|Enable Register Retiming|Use Explic"
"it Sample Period|Sample Period  (use -1 to inherit first known input period)|"
"Provide Enable Port|Shift In Only Valid Data|Initialize with Zeros (otherwise"
" Invalid)|Override with Doubles|---------------------- Show Implementation Pa"
"rameters --------------------------------------------------------------------"
"---------------|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs]"
"|Use Area Above For Estimation"
	  MaskStyleString	  "edit,checkbox,checkbox,edit,checkbox,checkb"
"ox,checkbox,checkbox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,on,on"
	  MaskCallbackString	  "||xlMagicCallback||||||xlShowIPCallback||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,off,on,off,off,on,on,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "latency=@1;reg_retiming=@2;explicit_period="
"@3;period=@4;en=@5;accept_only_valid=@6;init_zero=@7;dbl_ovrd=@8;show_param=@"
"9;xl_area=@10;xl_use_area=@11;"
	  MaskInitialization	  "rst = 0;\n[enPortNum,enPortStr,rstPortNum,r"
"stPortStr] = xlport_en_rst(en,rst,2);\nstr = sprintf('-%d',latency);\n[design"
"Root, family, part, speed, package, simulinkPeriod, sysclkPeriod, dbl_ovrd, t"
"rimVbit] = xlSysgenSettings(gcb,1,1);\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\n"
"iPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iP"
"os(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n\n% o"
"ne time added for param list\ndblOvrd = dbl_ovrd;\nvOnly = accept_only_valid;"
"\ninitZero = init_zero;\nprecision0 = 1;\nz0 = [0 0 1 1 1];\nexplicitClk = ex"
"plicit_period;\n\nhasRST = rst;\nhasEN = en;\n% just pass everything to s-fun"
"ction\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',enPortNum,enPortStr);\n;plot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|off|off|1|off|off|on|off|off|[0, 0, 0, 0,"
" 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO1"
	  Ports			  [3, 4]
	  Position		  [600, 202, 650, 273]
	  SourceBlock		  "xbsIndex_r3/FIFO"
	  SourceType		  "Xilinx Synchronous FIFO"
	  depth			  "16"
	  percent_nbits		  "1"
	  store_only_valid	  "on"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "off"
	  use_almost_empty	  "off"
	  almost_empty_offset	  "6"
	  use_almost_full	  "off"
	  almost_full_offset	  "6"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mem_type		  "Block RAM"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO2"
	  Ports			  [3, 4]
	  Position		  [600, 302, 650, 373]
	  SourceBlock		  "xbsIndex_r3/FIFO"
	  SourceType		  "Xilinx Synchronous FIFO"
	  depth			  "16"
	  percent_nbits		  "1"
	  store_only_valid	  "on"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "off"
	  use_almost_empty	  "off"
	  almost_empty_offset	  "6"
	  use_almost_full	  "off"
	  almost_full_offset	  "6"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mem_type		  "Block RAM"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [245, 82, 265, 98]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [850, 220, 880, 290]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [400, 131, 435, 149]
	  AncestorBlock		  "xbsIndex_r3/Slice"
	  FunctionName		  "xlslice"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Slice Block"
	  MaskDescription	  "Bit slice extractor.  Extracts a given rang"
"e of bits from each input sample and presents it at the output.  The output t"
"ype is ordinarily unsigned with binary point at zero, but can be Boolean when"
" the slice is one bit wide.\n\nHardware notes: In hardware this block costs n"
"othing."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Slice''))');"
	  MaskPromptString	  "Specify Range As|Width of Slice (number of "
"bits)|Offset of Top Bit|Relative To|Offset of Bottom Bit|Relative To|Boolean "
"Output|Use Explicit Sample Period|Sample Period|Override with Doubles"
	  MaskStyleString	  "popup(Two Bit Locations|Upper Bit Location "
"+ Width|Lower Bit Location + Width),edit,edit,popup(LSB of Input|Binary Point"
" of Input|MSB of Input),edit,popup(LSB of Input|Binary Point of Input|MSB of "
"Input),checkbox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "xlslice_callback|||||||xlMagicCallback||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,off,off,on,on,on,on,off,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "mode=@1;nbits=@2;bit1=@3;base1=@4;bit0=@5;b"
"ase0=@6;boolean_output=@7;explicit_period=@8;period=@9;dbl_ovrd=@10;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\ndbl_ovrdStr = '';\n[bg,fg]=xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gc"
"b,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/"
"2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n\n% one time added for p"
"aram list\nbo = boolean_output;\ndblOvrd = dbl_ovrd;\nprecision0 = 1;\nz0 = ["
"nbits 0 1 1 1];\nexplicitClk = explicit_period;\n\n\n% just pass everything t"
"o s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('output',1,'[a:b]');\n\n;pl"
"ot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\n"
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "port"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Lower Bit Location + Width|2|-3|MSB of Inpu"
"t|0|LSB of Input|off|off|1|off"
	  MaskTabNameString	  ",,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [600, 140, 635, 160]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Uncram"
	  Ports			  [1, 2]
	  Position		  [295, 230, 345, 445]
	  AttributesFormatString  "UFix_8_0"
	  AncestorBlock		  "gavrt_library/uncram"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "uncram"
	  MaskDescription	  "Takes a concatenated input and slices it up"
" into even pieces and reinterprets them as signed fixed point numbers with a "
"given binary point."
	  MaskPromptString	  "Number of slices|Slice Width|Output Binary "
"Point|Output Arithmetic Type (0=Unsigned, 1=Signed)"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_slice=@1;slice_width=@2;bin_pt=@3;arith"
"_type=@4;"
	  MaskInitialization	  "uncram_init(gcb, ...\n    'num_slice', num_"
"slice, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n "
"   'arith_type', arith_type);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|8|0|0"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "Uncram"
	    Location		    [505, 470, 1092, 834]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [100, 50, 130, 70]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [300, 150, 350, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [300, 250, 350, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "8"
	      bit1		      "-8"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [400, 150, 430, 170]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [400, 250, 430, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [310, 92, 350, 128]
	  AncestorBlock		  "casper_library/Misc/freeze_cntr"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "freeze_cntr"
	  MaskDescription	  "A freeze counter is an enabled counter whic"
"h holds its final value (regardless of enables)\nuntil it is reset."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\freeze_cntr_usage.html''])')"
	  MaskPromptString	  "Counter Length (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "CounterBits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5"
	  System {
	    Name		    "freeze_cntr"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [100, 213, 130, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [210, 208, 240, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [270, 200, 320, 255]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "CounterBits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1023"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [240, 130, 265, 150]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [105, 245, 130, 265]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [280, 125, 325, 180]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [145, 201, 200, 274]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [390, 221, 430, 239]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CounterBits"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable1"
	      Ports		      [1, 1]
	      Position		      [345, 271, 385, 289]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      Position		      [460, 223, 490, 237]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [350, 148, 380, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "done"
	      Position		      [420, 273, 450, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Counter3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -45; -25, 0]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"Counter3"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "enable1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"done"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45; -305, 0]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	      Branch {
		DstBlock		"enable1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [305, 29, 345, 71]
	  AncestorBlock		  "casper_library/Delays/sync_delay"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "sync_delay"
	  MaskDescription	  "Delay an infrequent boolean pulse by the sp"
"ecified number of clocks."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\sync_delay_usage.html''])')"
	  MaskPromptString	  "Delay Length: "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskInitialization	  "BitWidth = max(2, ceil(log2(DelayLen+1)));"
"\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	  MaskDisplay		  "fprintf('Z^-%d', DelayLen)"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "sync_delay"
	    Location		    [383, 134, 876, 622]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 203, 45, 217]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [145, 157, 190, 183]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [140, 267, 185, 293]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [70, 217, 115, 243]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "DelayLen"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [235, 102, 280, 128]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "UseCounter"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [135, 203, 185, 257]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [85, 257, 115, 288]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [300, 112, 325, 178]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 158, 255, 202]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 218, 255, 262]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [345, 138, 375, 152]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 75; -210, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "syncOut"
	  Position		  [420, 33, 450, 47]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "enOut"
	  Position		  [835, 103, 865, 117]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [920, 248, 950, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "FIFO2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  2
	  DstBlock		  "FIFO2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare2"
	  SrcPort		  1
	  DstBlock		  "FIFO2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Const2"
	  SrcPort		  1
	  DstBlock		  "Compare2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Compare2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Compare1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FIFO1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  1
	  DstBlock		  "FIFO1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare1"
	  SrcPort		  1
	  DstBlock		  "FIFO1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Const1"
	  SrcPort		  1
	  DstBlock		  "Compare1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConsOne"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Uncram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "enOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "enIn"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "FIFO2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "FIFO1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "freeze_cntr"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "syncOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "syncIn"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "EightCasts"
      Ports		      [8, 8]
      Position		      [365, 249, 410, 431]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Eight casts to quickly connect ADC to FFT"
      MaskPromptString	      "Number of bits|Binary Point"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "nbits=@1;bin_pt=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0|0"
      MaskTabNameString	      ","
      System {
	Name			"EightCasts"
	Location		[1497, 337, 1702, 546]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 48, 55, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 68, 55, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 88, 55, 102]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [25, 108, 55, 122]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [25, 128, 55, 142]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In7"
	  Position		  [25, 148, 55, 162]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In8"
	  Position		  [25, 168, 55, 182]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [80, 27, 125, 43]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "nbits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [80, 47, 125, 63]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "nbits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [80, 67, 125, 83]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "nbits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [80, 87, 125, 103]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "nbits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [80, 107, 125, 123]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "nbits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [80, 127, 125, 143]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "nbits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [80, 147, 125, 163]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "nbits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [80, 167, 125, 183]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "nbits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [150, 28, 180, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [150, 48, 180, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [150, 68, 180, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [150, 88, 180, 102]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out5"
	  Position		  [150, 108, 180, 122]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out6"
	  Position		  [150, 128, 180, 142]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out7"
	  Position		  [150, 148, 180, 162]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out8"
	  Position		  [150, 168, 180, 182]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Serialize"
      Ports		      [2, 3]
      Position		      [490, 310, 570, 440]
      UserDataPersistent      on
      UserData		      "DataTag2"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "serialize"
      MaskDescription	      "Takes concatenated parallel inputs and presents"
" them one by one on dout. Designed to work with the Specacc block directly. v"
"alid_in should be high for 'depth' clocks while the data is present on din. A"
"fter a short delay from when valid_in returns low, valid_out will go high and"
" the first data will be present on dout and addr will be 0. addr increments f"
"or each subsequent output data.  dout(0) is the MSB of the first din word.\n'"
"depth' must be a power of two and is the length of the input vectors. The out"
"put vector will be ninputs*depth long\nThis block can be directly connected t"
"o a Shared BRAM (provided dout is <= 32 bits)."
      MaskPromptString	      "Number of simultaneous inputs|Input data bit wi"
"dth|Depth|Mux Latency"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "ninputs=@1;in_width=@2;depth=@3;mux_latency=@4;"
      MaskInitialization      "serialize_init(gcb, ...\n    'ninputs', ninputs"
", ...\n    'in_width', in_width, ...\n    'depth', depth, ...\n    'mux_laten"
"cy', mux_latency);\n    "
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|8|32|2"
      MaskTabNameString	      ",,,"
      System {
	Name			"Serialize"
	Location		[42, 193, 1237, 831]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [60, 208, 90, 222]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [160, 218, 190, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [800, 72, 850, 123]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [570, 470, 615, 500]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [2, 1]
	  Position		  [480, 457, 530, 508]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [240, 216, 260, 234]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [240, 251, 260, 269]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [170, 316, 190, 334]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [715, 76, 735, 94]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [425, 486, 445, 504]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [870, 91, 890, 109]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [635, 476, 655, 494]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [365, 381, 385, 399]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [145, 76, 185, 104]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "cnten"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [345, 483, 405, 507]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_neg"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [255, 411, 295, 439]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "addr_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [880, 526, 920, 554]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [280, 378, 345, 402]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "not_valid2"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [65, 366, 105, 394]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "muxcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [620, 71, 660, 99]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "addr"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [885, 281, 925, 309]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "addr"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [885, 321, 925, 349]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "muxcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [880, 356, 920, 384]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dout"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [880, 396, 920, 424]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "cnten"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [880, 431, 920, 459]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [880, 481, 920, 509]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "addr_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [950, 284, 1005, 306]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [950, 319, 1005, 341]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [950, 354, 1005, 376]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [950, 394, 1005, 416]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [950, 429, 1005, 451]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [955, 484, 1010, 506]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [950, 519, 1005, 541]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [325, 70, 365, 100]
	  ShowName		  off
	  GotoTag		  "addr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [550, 120, 610, 140]
	  ShowName		  off
	  GotoTag		  "not_valid2"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [135, 170, 175, 200]
	  ShowName		  off
	  GotoTag		  "valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [215, 21, 290, 49]
	  ShowName		  off
	  GotoTag		  "valid_edge"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [735, 460, 775, 490]
	  ShowName		  off
	  GotoTag		  "valid_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [955, 45, 995, 75]
	  ShowName		  off
	  GotoTag		  "addr_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [750, 170, 790, 200]
	  ShowName		  off
	  GotoTag		  "dout"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [750, 130, 790, 160]
	  ShowName		  off
	  GotoTag		  "muxcnt"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [285, 321, 360, 349]
	  ShowName		  off
	  GotoTag		  "cnten"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [480, 90, 540, 110]
	  ShowName		  off
	  GotoTag		  "valid_neg"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [445, 171, 485, 209]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [220, 313, 265, 357]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [410, 403, 455, 447]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [130, 368, 175, 412]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [335, 418, 380, 462]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [7]
	  Position		  [1050, 287, 1100, 533]
	  Location		  [1423, 107, 2703, 1007]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	    axes6		    "%<SignalLabel>"
	    axes7		    "%<SignalLabel>"
	  }
	  TimeRange		  "256"
	  YMin			  "-5~-5~-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5~5~5"
	  DataFormat		  "StructureWithTime"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM"
	  Ports			  [3, 1]
	  Position		  [330, 219, 395, 271]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "32"
	  initVector		  "sin(pi*(0:15)/16)"
	  write_mode		  "Read After Write"
	  latency		  "1"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr_cnt"
	  Ports			  [2, 1]
	  Position		  [215, 52, 265, 103]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "5"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "commutator"
	  Ports			  [3, 2]
	  Position		  [570, 153, 610, 247]
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "gavrt_library/commutator"
	  SourceType		  "commutator"
	  ShowPortLabels	  "on"
	  ninputs		  "8"
	  in_width		  "8"
	  mux_latency		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "max_addr"
	  Ports			  [0, 1]
	  Position		  [250, 443, 285, 467]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "252"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "max_mux"
	  Ports			  [0, 1]
	  Position		  [70, 404, 90, 426]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "5"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [385, 146, 420, 164]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [130, 41, 165, 59]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [720, 503, 750, 517]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [720, 228, 750, 242]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "addr"
	  Position		  [925, 93, 955, 107]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -5]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 45]
	  DstBlock		  "Counter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  DstBlock		  "Scope"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  Points		  [5, 0; 0, -10]
	  DstBlock		  "Gateway Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      DstBlock		      "Goto2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -35]
	      Branch {
		Points			[0, 5; 235, 0]
		Branch {
		  DstBlock		  "negedge1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 35]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -100]
		DstBlock		"posedge"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [0, 45]
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 65]
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [10, 0]
	    DstBlock		    "addr_cnt"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "addr_cnt"
	  SrcPort		  1
	  Points		  [15, 0; 0, 5]
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Single Port RAM"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Single Port RAM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Single Port RAM"
	  SrcPort		  1
	  Points		  [130, 0; 0, -15]
	  DstBlock		  "commutator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "commutator"
	  SrcPort		  2
	  Points		  [20, 0; 0, 10; 65, 0]
	  Branch {
	    DstBlock		    "dout"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Goto6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "negedge1"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [95, 0]
	    DstBlock		    "commutator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 10; 40, 0]
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Goto10"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "commutator"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [10, 0; 0, 5]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [20, 0; 0, 5]
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  Points		  [5, 0; 0, -5]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  Points		  [5, 0; 0, -5]
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  Points		  [5, 0; 0, -5]
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Goto8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "addr_cnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "max_mux"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0; 0, -45]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  DstBlock		  "Scope"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "Counter2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "max_addr"
	  SrcPort		  1
	  Points		  [15, 0; 0, -5]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "addr"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, -10]
	    DstBlock		    "Goto4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0]
	    DstBlock		    "valid_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "commutator"
	  SrcPort		  1
	  Points		  [5, 0; 0, -30; 5, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Concat"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [110, 0]
	    DstBlock		    "Goto7"
	    DstPort		    1
	  }
	}
	Annotation {
	  Name			  "needed to disable reset signal for\nan extr"
"a 5 clocks to make sure it didn't\ntrigger when addr = 15 and muxcnt=0 =>\nad"
"dr_out = 60 = 64 - 4 = max_addr for \n4 inputs, depth 16"
	  Position		  [522, 351]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "SharedROM"
      Ports		      [1, 1]
      Position		      [250, 480, 300, 530]
      UserDataPersistent      on
      UserData		      "DataTag4"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "sharedrom"
      MaskPromptString	      "Output Bit Width|Depth"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "outwidth=@1;depth=@2;"
      MaskInitialization      "sharedrom_init(gcb,...\n    'outwidth', outwidt"
"h,...\n    'depth', depth);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "327|8192"
      MaskTabNameString	      ","
      System {
	Name			"SharedROM"
	Location		[409, 74, 1195, 775]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "addr"
	  Position		  [100, 100, 130, 170]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [11, 1]
	  Position		  [650, 100, 680, 550]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "11"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [150, 100, 180, 170]
	  AncestorBlock		  "xbsIndex_r3/Convert"
	  FunctionName		  "xlconvert"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Converter Block"
	  MaskDescription	  "Type conversion block. The input is present"
"ed at the output after quantization and overflow effects.\n\nHardware notes: "
"Additional hardware is used when rounding or saturation is selected and outpu"
"t width is less than the input width."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Convert''))');"
	  MaskPromptString	  "Output Type|Number of Bits|Binary Point|Qua"
"ntization Behavior|Overflow Behavior|Latency|Use Explicit Sample Period|Sampl"
"e Period|Override with Doubles|---------------------- Show Implementation Par"
"ameters ---------------------------------------------------------------------"
"--------------|Hidden Parameter:  inserted_by_tool|      Pipeline to Greatest"
" Extent Possible|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs"
"]|Use Area Above For Estimation"
	  MaskStyleString	  "popup(Boolean|Unsigned|Signed  (2's comp)),"
"edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Va"
"lues)),popup(Wrap|Saturate|Error),edit,checkbox,edit,checkbox,checkbox,checkb"
"ox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,on,on"
	  MaskCallbackString	  "xlconvertCallback||||||xlMagicCallback|||xl"
"ShowIPCallback||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,off,on,on,off,off,off,"
"off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "arith_type=@1;n_bits=@2;bin_pt=@3;quantizat"
"ion=@4;overflow=@5;latency=@6;explicit_period=@7;period=@8;dbl_ovrd=@9;show_p"
"aram=@10;inserted_by_tool=@11;pipeline=@12;xl_area=@13;xl_use_area=@14;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\nif (arith_type==1)\n  bool = 1;\nelse\n  bool = 0;\n  arith_type = arith_t"
"ype-1;\nend\nzstr=''; zpstr='';\nif latency > 0\n  zstr = 'z';\n  zpstr = spr"
"intf('-%d', latency);\nend\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\nif (inserte"
"d_by_tool)\n  bg = [1.00 0.50 0.25];\nend\niPos = get_param(gcb,'Position');"
"\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeigh"
"t/2;\n[logoX, logoY] = xlogo(iPos);\nzstrx = 0.45*iWidth-11; if (zstrx<3) zst"
"rx=3; end\nzstry = 0.36*iHeight-7; if (zstry<3) zstry=3; end\n\n\n% one time "
"added for param list\ndblOvrd = dbl_ovrd;\nprecision0 = 2;\nz0 = [n_bits bin_"
"pt arith_type quantization overflow];\nexplicitClk = explicit_period;\n\n\n% "
"just pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVaria"
"bles');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(zstrx,zstry,zstr);\ntext(zstrx+5,"
"zstry+5,zpstr);\nport_label('output',1,'cast');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);\n"
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Unsigned|13|0|Truncate|Wrap|0|off|1|off|off"
"|off|off|[0, 0, 0, 0, 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM0"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 2250, 400, 2370]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM1"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 2050, 400, 2170]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM10"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 50, 400, 170]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM2"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 1850, 400, 1970]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM3"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 1650, 400, 1770]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM4"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 1450, 400, 1570]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM5"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 1250, 400, 1370]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM6"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 1050, 400, 1170]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM7"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 850, 400, 970]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM8"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 650, 400, 770]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedROM9"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [300, 450, 400, 570]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "13"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [420, 70, 480, 100]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "7"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dinz"
	  Ports			  [0, 1]
	  Position		  [150, 280, 170, 300]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "wez"
	  Ports			  [0, 1]
	  Position		  [150, 310, 170, 330]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [700, 100, 730, 170]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "SharedROM9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SharedROM10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dinz"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "SharedROM9"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM8"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM7"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM6"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM5"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM4"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM0"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "SharedROM10"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "wez"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "SharedROM9"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM8"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM7"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM6"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM5"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM4"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM3"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM2"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SharedROM10"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "SharedROM9"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SharedROM8"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "SharedROM7"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "SharedROM6"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "SharedROM5"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "SharedROM4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "SharedROM3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "SharedROM2"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "SharedROM1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "SharedROM0"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "SharedROM10"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "StokesDetector"
      Ports		      [5, 9]
      Position		      [625, 467, 705, 733]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "stokes"
      MaskDescription	      "Compute cross products necessary for full stoke"
"s parameters"
      MaskPromptString	      "Bit Width|Add Latency|Mult Latency"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "bit_width=@1;add_latency=@2;mult_latency=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|2|3"
      MaskTabNameString	      ",,"
      System {
	Name			"StokesDetector"
	Location		[31, 82, 1209, 769]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [635, 38, 665, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol1_f0"
	  Position		  [805, 98, 835, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol1_f1"
	  Position		  [535, 128, 565, 142]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2_f0"
	  Position		  [815, 538, 845, 552]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2_f1"
	  Position		  [535, 568, 565, 582]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [735, 32, 780, 78]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency + mult_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "XMultiply_f0"
	  Ports			  [2, 2]
	  Position		  [920, 348, 1000, 417]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "XMultiply_f0"
	    Location		    [2, 82, 1254, 739]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Pol1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Pol2"
	      Position		      [25, 1068, 55, 1082]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add"
	      Ports		      [2, 1]
	      Position		      [425, 132, 460, 163]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "36"
	      bin_pt		      "34"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [90, 29, 115, 56]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [90, 1059, 115, 1086]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult1"
	      Ports		      [2, 1]
	      Position		      [285, 156, 320, 189]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult2"
	      Ports		      [2, 1]
	      Position		      [285, 221, 320, 254]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult3"
	      Ports		      [2, 1]
	      Position		      [285, 281, 320, 314]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult4"
	      Ports		      [2, 1]
	      Position		      [285, 96, 320, 129]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub"
	      Ports		      [2, 1]
	      Position		      [365, 252, 400, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "36"
	      bin_pt		      "34"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X Real"
	      Position		      [560, 143, 590, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X Imag"
	      Position		      [425, 263, 455, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [75, 0; 0, 130]
	      Branch {
		DstBlock		"mult1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"mult2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [95, 0; 0, -760]
	      Branch {
		Points			[0, -125]
		DstBlock		"mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"mult3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [60, 0; 0, 55]
	      Branch {
		Points			[0, 185]
		DstBlock		"mult3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"mult4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [45, 0; 0, -835]
	      Branch {
		DstBlock		"mult2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -125]
		DstBlock		"mult4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "mult4"
	      SrcPort		      1
	      Points		      [85, 0]
	      DstBlock		      "add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult1"
	      SrcPort		      1
	      Points		      [85, 0]
	      DstBlock		      "add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult2"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "sub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult3"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "sub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add"
	      SrcPort		      1
	      DstBlock		      "X Real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "X Imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "XMultiply_f1"
	  Ports			  [2, 2]
	  Position		  [635, 348, 715, 417]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "XMultiply_f1"
	    Location		    [88, 267, 673, 800]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Pol1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Pol2"
	      Position		      [25, 1068, 55, 1082]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add"
	      Ports		      [2, 1]
	      Position		      [365, 133, 400, 182]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "2*bit_width"
	      bin_pt		      "2*bit_width - 2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [90, 29, 115, 56]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "bit_width"
	      bin_pt		      "bit_width-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [90, 1059, 115, 1086]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "bit_width"
	      bin_pt		      "bit_width -1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult1"
	      Ports		      [2, 1]
	      Position		      [285, 156, 320, 189]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult2"
	      Ports		      [2, 1]
	      Position		      [285, 221, 320, 254]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult3"
	      Ports		      [2, 1]
	      Position		      [285, 281, 320, 314]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult4"
	      Ports		      [2, 1]
	      Position		      [285, 96, 320, 129]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub"
	      Ports		      [2, 1]
	      Position		      [365, 252, 400, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "2 * bit_width"
	      bin_pt		      "2 * bit_width - 2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X Real"
	      Position		      [425, 143, 455, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X Imag"
	      Position		      [425, 263, 455, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [75, 0; 0, 130]
	      Branch {
		DstBlock		"mult1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"mult2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [95, 0; 0, -760]
	      Branch {
		Points			[0, -125]
		DstBlock		"mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"mult3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [60, 0; 0, 55]
	      Branch {
		Points			[0, 185]
		DstBlock		"mult3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"mult4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [45, 0; 0, -835]
	      Branch {
		DstBlock		"mult2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -125]
		DstBlock		"mult4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "mult4"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult1"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult2"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "sub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult3"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "sub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add"
	      SrcPort		      1
	      DstBlock		      "X Real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "X Imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pow"
	  Ports			  [1, 1]
	  Position		  [645, 125, 705, 145]
	  SourceBlock		  "gavrt_library/pow"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  bit_width		  "bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pow1"
	  Ports			  [1, 1]
	  Position		  [645, 565, 705, 585]
	  SourceBlock		  "gavrt_library/pow"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  bit_width		  "bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pow2"
	  Ports			  [1, 1]
	  Position		  [930, 95, 990, 115]
	  SourceBlock		  "gavrt_library/pow"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  bit_width		  "bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pow3"
	  Ports			  [1, 1]
	  Position		  [920, 535, 980, 555]
	  SourceBlock		  "gavrt_library/pow"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  bit_width		  "bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [830, 43, 860, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f0_pol1_pow"
	  Position		  [1060, 98, 1090, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f0_x_re"
	  Position		  [1025, 358, 1055, 372]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f0_x_im"
	  Position		  [1025, 393, 1055, 407]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f0_pol2_pow"
	  Position		  [1060, 538, 1090, 552]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f1_pol1_pow"
	  Position		  [760, 128, 790, 142]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f1_x_re"
	  Position		  [740, 358, 770, 372]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f1_x_im"
	  Position		  [740, 393, 770, 407]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f1_pol2_pow"
	  Position		  [755, 568, 785, 582]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "pol2_f1"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, -175]
	    DstBlock		    "XMultiply_f1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "pow1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "pol1_f0"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "XMultiply_f0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pow2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "pol2_f0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, -145]
	    DstBlock		    "XMultiply_f0"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "pow3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "pol1_f1"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 230]
	    DstBlock		    "XMultiply_f1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pow"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "pow2"
	  SrcPort		  1
	  DstBlock		  "f0_pol1_pow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pow"
	  SrcPort		  1
	  DstBlock		  "f1_pol1_pow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XMultiply_f0"
	  SrcPort		  1
	  DstBlock		  "f0_x_re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XMultiply_f1"
	  SrcPort		  1
	  DstBlock		  "f1_x_re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XMultiply_f0"
	  SrcPort		  2
	  DstBlock		  "f0_x_im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XMultiply_f1"
	  SrcPort		  2
	  DstBlock		  "f1_x_im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pow3"
	  SrcPort		  1
	  DstBlock		  "f0_pol2_pow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pow1"
	  SrcPort		  1
	  DstBlock		  "f1_pol2_pow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [25, 0; 0, 10]
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [15, 0; 0, -5]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "SuperSlice"
      Ports		      [1, 4]
      Position		      [60, 452, 155, 593]
      UserDataPersistent      on
      UserData		      "DataTag9"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "superslice"
      MaskDescription	      "Slices the input word into consecutive outputs "
"of arbitrary width.\nSlice pattern should be a vector with each entry represe"
"nting the width of that particular slice. The first entry is the MSB slice an"
"d the last is the LSB slice.\nIf a slice is given width -1, that slice will h"
"ave a boolean output.\nEx: -1*ones(1,32)  -- Slice a 32 bit word into seperat"
"e boolean flags\n[16, 8, -1*ones(1,8)] -- Slice a 32 bit word into the MSW, a"
" byte, and the least significant 8 bits"
      MaskPromptString	      "Slice pattern"
      MaskStyleString	      "edit"
      MaskTunableValueString  "off"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "slices=&1;"
      MaskInitialization      "superslice_init(gcb, 'slices', slices);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-1*ones(1,4)"
      System {
	Name			"SuperSlice"
	Location		[1589, 349, 2171, 760]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [100, 50, 130, 70]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-3"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [200, 350, 250, 400]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [200, 450, 250, 500]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_3"
	  Position		  [400, 150, 430, 170]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_2"
	  Position		  [400, 250, 430, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_1"
	  Position		  [400, 350, 430, 370]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_0"
	  Position		  [400, 450, 430, 470]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Out_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Out_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Out_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Out_0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Vacc Readout Control"
      Ports		      [2, 1]
      Position		      [125, 307, 225, 398]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Designed for easily reading out vacc block with"
" the PowerPC. Connect valid to the valid out of the vacc or serializer. Conne"
"ct BRAM we to the we port of the Shared BRAM and make this bit available in a"
" software register. Connect get_spec to a bit from a software register.\nTo r"
"ead out an accumulation,\nset get_spec high\nwait for BRAM we to go low\nread"
" valid accumulation from Shared BRAM\nset get_spec low"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Vacc Readout Control"
	Location		[270, 357, 1010, 667]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "valid"
	  Position		  [70, 28, 100, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "get_spec"
	  Position		  [30, 143, 60, 157]
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [215, 90, 235, 110]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [25, 163, 70, 177]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [25, 88, 70, 102]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [305, 58, 350, 72]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [135, 28, 185, 42]
	  ShowName		  off
	  GotoTag		  "valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [95, 162, 125, 178]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [335, 122, 365, 138]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [95, 122, 125, 138]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  Ports			  [1, 1]
	  Position		  [95, 87, 125, 103]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [155, 138, 200, 182]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [390, 53, 435, 97]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [155, 88, 195, 112]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [260, 87, 315, 173]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BRAM we"
	  Position		  [500, 68, 530, 82]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "get_spec"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Inverter2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [0, -45]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [10, 0; 0, 30]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "BRAM we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Inverter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cmult"
      Ports		      [5, 3]
      Position		      [460, 232, 555, 298]
      ForegroundColor	      "white"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "cmult_em"
      MaskDescription	      "Perform a complex multiplication (a+bi)(c-di)=("
"ac-bd)+(ad+bc)i. Implements the logic in embedded multipliers."
      MaskPromptString	      "Mult Latency|Add Latency"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "mult_latency=@1;add_latency=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|3"
      MaskTabNameString	      ","
      System {
	Name			"cmult"
	Location		[317, 303, 962, 721]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [215, 363, 245, 377]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  Position		  [110, 33, 140, 47]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  Position		  [115, 118, 145, 132]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [115, 193, 145, 207]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  Position		  [115, 268, 145, 282]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [290, 359, 310, 381]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency+mult_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Resource Estimator"
	  Tag			  "resEstTag"
	  Ports			  []
	  Position		  [553, 28, 606, 81]
	  ShowName		  off
	  AttributesFormatString  "Resource\\nEstimator"
	  FontName		  "Arial"
	  SourceBlock		  "xbsIndex_r3/Resource Estimator"
	  SourceType		  "Xilinx Resource Estimator Block"
	  ShowPortLabels	  "on"
	  xl_estimator_area	  "[26 18 0 48 0 4 0]"
	  xl_use_estimator_area	  "off"
	  simulink_period	  "1"
	  mrp_directory		  "W:\\casper_work\\scratch\\adcxaui"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ac"
	  Ports			  [2, 1]
	  Position		  [235, 27, 285, 78]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[4 0 0 8 0 1 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ad"
	  Ports			  [2, 1]
	  Position		  [235, 282, 285, 333]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[4 0 0 8 0 1 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bc"
	  Ports			  [2, 1]
	  Position		  [235, 197, 285, 248]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[4 0 0 8 0 1 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bd"
	  Ports			  [2, 1]
	  Position		  [235, 112, 285, 163]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[4 0 0 8 0 1 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "imag_sum"
	  Ports			  [2, 1]
	  Position		  [395, 232, 445, 283]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[5 9 0 8 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "real_sum"
	  Ports			  [2, 1]
	  Position		  [395, 72, 445, 123]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[5 9 0 8 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [355, 363, 385, 377]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "real"
	  Position		  [490, 93, 520, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "imag"
	  Position		  [500, 253, 530, 267]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ac"
	  SrcPort		  1
	  Points		  [45, 0; 0, 30]
	  DstBlock		  "real_sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bd"
	  SrcPort		  1
	  Points		  [45, 0; 0, -30]
	  DstBlock		  "real_sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bc"
	  SrcPort		  1
	  Points		  [45, 0; 0, 20]
	  DstBlock		  "imag_sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ad"
	  SrcPort		  1
	  Points		  [45, 0; 0, -40]
	  DstBlock		  "imag_sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 255]
	    DstBlock		    "ad"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ac"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "bc"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -135]
	    DstBlock		    "ac"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  Points		  [-10, 0; 65, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "bc"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bd"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  Points		  [0, 0; 45, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "ad"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [25, 0]
	    DstBlock		    "bd"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "real_sum"
	  SrcPort		  1
	  DstBlock		  "real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "imag_sum"
	  SrcPort		  1
	  DstBlock		  "imag"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "commutator"
      Ports		      [3, 2]
      Position		      [635, 333, 675, 427]
      UserDataPersistent      on
      UserData		      "DataTag10"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "commutator"
      MaskDescription	      "Used by the Serialize block.\ndin is concatenat"
"ed parallel inputs. dout commutates through din from MSB to LSB."
      MaskPromptString	      "Number of inputs|Input width|Mux Latency"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "ninputs=@1;in_width=@2;mux_latency=&3;"
      MaskInitialization      "commutator_init(gcb, ...\n    'ninputs', ninput"
"s, ...\n    'in_width', in_width, ...\n    'mux_latency', mux_latency);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|32|2"
      MaskTabNameString	      ",,"
      System {
	Name			"commutator"
	Location		[477, 303, 807, 587]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [25, 33, 55, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "enable"
	  Position		  [25, 68, 55, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [55, 168, 85, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Mux"
	  Ports			  [9, 1]
	  Position		  [220, 86, 250, 244]
	  AncestorBlock		  "xbsIndex_r3/Mux"
	  FunctionName		  "xlmux"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Multiplexer Block"
	  MaskDescription	  "Bus Multiplexer.  Binary points are aligned"
" automatically.\n\nHardware notes: A multiplexer using tristate buffers requi"
"res fewer lookup tables but is slower."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Mux''))');"
	  MaskPromptString	  "Number of Inputs|Precision|Arithmetic Type|"
"Number of Bits|Binary Point|Quantization|Overflow|Latency|Use Explicit Sample"
" Period|Sample Period  (use -1 to inherit first known input period)|Provide E"
"nable Port|Override with Doubles|---------------------- Show Implementation P"
"arameters -------------------------------------------------------------------"
"----------------|Use Tristate Buffers|Use Placement Information for Core|Gene"
"rate Core|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs]|Use A"
"rea Above For Estimation"
	  MaskStyleString	  "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|"
"17|18|19|20|21|22|23|24|25|26|27|28|29|30|31|32),popup(Full|User Defined),pop"
"up(Unsigned|Signed  (2's comp)),edit,edit,popup(Truncate|Round  (unbiased: +/"
"- Inf)),popup(Wrap|Saturate|Flag as Error),edit,checkbox,edit,checkbox,checkb"
"ox,checkbox,checkbox,checkbox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,on,on"
	  MaskCallbackString	  "|xlMagicCallback|||||||xlMagicCallback||||x"
"lShowIPCallback|||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on"
	  MaskVisibilityString	  "on,on,off,off,off,off,off,on,on,off,on,on,o"
"n,off,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,"
	  MaskVariables		  "inputs=@1;precision=@2;arith_type=@3;n_bits"
"=@4;bin_pt=@5;quantization=@6;overflow=@7;latency=@8;explicit_period=@9;perio"
"d=@10;en=@11;dbl_ovrd=@12;show_param=@13;mux_type=@14;use_rpm=@15;gen_core=@1"
"6;xl_area=@17;xl_use_area=@18;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\nnum_inputs = inputs+1;\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\nzstr='';\nzp"
"str='';\nif latency > 0\n  zstr = 'z';\n  zpstr = sprintf('-%d', latency);\ne"
"nd\n\ndprt = [2:inputs+2 2+zeros(1,32-inputs)];\ndstr0 = 'd0';\ndstr1 = 'd1';"
"\ndstr2='';dstr3='';dstr4='';dstr5='';dstr6='';dstr7='';dstr8='';dstr9='';dst"
"r10='';\ndstr11='';dstr12='';dstr12='';dstr13='';dstr14='';dstr15='';dstr16='"
"';dstr17='';dstr18='';dstr19='';dstr20='';dstr21='';dstr22='';dstr23='';dstr2"
"4='';dstr25='';dstr26='';dstr27='';dstr28='';dstr29='';dstr30='';dstr31='';\n"
"\nif (inputs>=2) dstr2 = 'd2'; end\nif (inputs>=3) dstr3 = 'd3'; end\nif (inp"
"uts>=4) dstr4 = 'd4'; end\nif (inputs>=5) dstr5 = 'd5'; end\nif (inputs>=6) d"
"str6 = 'd6'; end\nif (inputs>=7) dstr7 = 'd7'; end\nif (inputs>=8) dstr8 = 'd"
"8'; end\nif (inputs>=9) dstr9 = 'd9'; end\nif (inputs>=10) dstr10 = 'd10'; en"
"d\nif (inputs>=11) dstr11 = 'd11'; end\nif (inputs>=12) dstr12 = 'd12'; end\n"
"if (inputs>=13) dstr13 = 'd13'; end\nif (inputs>=14) dstr14 = 'd14'; end\nif "
"(inputs>=15) dstr15 = 'd15'; end\nif (inputs>=16) dstr16 = 'd16'; end\nif (in"
"puts>=17) dstr17 = 'd17'; end\nif (inputs>=18) dstr18 = 'd18'; end\nif (input"
"s>=19) dstr19 = 'd19'; end\nif (inputs>=20) dstr20 = 'd20'; end\nif (inputs>="
"21) dstr21 = 'd21'; end\nif (inputs>=22) dstr22 = 'd22'; end\nif (inputs>=23)"
" dstr23 = 'd23'; end\nif (inputs>=24) dstr24 = 'd24'; end\nif (inputs>=25) ds"
"tr25 = 'd25'; end\nif (inputs>=26) dstr26 = 'd26'; end\nif (inputs>=27) dstr2"
"7 = 'd27'; end\nif (inputs>=28) dstr28 = 'd28'; end\nif (inputs>=29) dstr29 ="
" 'd29'; end\nif (inputs>=30) dstr30 = 'd30'; end\nif (inputs>=31) dstr31 = 'd"
"31'; end\n\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeigh"
"t=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPo"
"s);\n\nrst = 0;\n[enPortNum, enPortStr, rstPortNum, rstPortStr, portDir] = xl"
"port_en_rst(en, rst, num_inputs+2);\n% one time added for param list\nhasEN ="
" en;\nhasRST = rst;\ndblOvrd = dbl_ovrd;\nnumInputs = num_inputs;\nmuxType = "
"mux_type;\nuseCore = 1;\nprecision0 = precision;\nz0 = [n_bits  bin_pt arith_"
"type quantization overflow];\nexplicitClk = explicit_period;\ngen_core = 1;\n"
"\n% just pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSV"
"ariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 1/7*iHeight 6/"
"7*iHeight iHeight] , bg);\npatch(logoX,logoY, fg);\nplot([0 iWidth iWidth 0 0"
"],[0 1/7*iHeight 6/7*iHeight iHeight 0] );\ntext(iCx-5,iCy-5,zstr);\ntext(iCx"
",iCy,zpstr);\nport_label('input',1,'sel');\nport_label('input',dprt(1),dstr0)"
";\nport_label('input',dprt(2),dstr1);\nport_label('input',dprt(2),dstr1);\npo"
"rt_label('input',dprt(3),dstr2);\nport_label('input',dprt(4),dstr3);\nport_la"
"bel('input',dprt(5),dstr4);\nport_label('input',dprt(6),dstr5);\nport_label('"
"input',dprt(7),dstr6);\nport_label('input',dprt(8),dstr7);\nport_label('input"
"',dprt(9),dstr8);\nport_label('input',dprt(10),dstr9);\nport_label('input',dp"
"rt(11),dstr10);\nport_label('input',dprt(12),dstr11);\nport_label('input',dpr"
"t(13),dstr12);\nport_label('input',dprt(14),dstr13);\nport_label('input',dprt"
"(15),dstr14);\nport_label('input',dprt(16),dstr15);\nport_label('input',dprt("
"17),dstr16);\nport_label('input',dprt(18),dstr17);\nport_label('input',dprt(1"
"9),dstr18);\nport_label('input',dprt(20),dstr19);\nport_label('input',dprt(21"
"),dstr20);\nport_label('input',dprt(22),dstr21);\nport_label('input',dprt(23)"
",dstr22);\nport_label('input',dprt(24),dstr23);\nport_label('input',dprt(25),"
"dstr24);\nport_label('input',dprt(26),dstr25);\nport_label('input',dprt(27),d"
"str26);\nport_label('input',dprt(28),dstr27);\nport_label('input',dprt(29),ds"
"tr28);\nport_label('input',dprt(30),dstr29);\nport_label('input',dprt(31),dst"
"r30);\nport_label('input',dprt(32),dstr31);\nport_label(portDir,enPortNum,enP"
"ortStr);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "port"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|Full|Signed  (2's comp)|8|2|Truncate|Wrap"
"|2|off|1|off|off|off|off|off|off|[0, 0, 0, 0, 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "index_cnt"
	  Ports			  [2, 1]
	  Position		  [90, 32, 140, 83]
	  AncestorBlock		  "xbsIndex_r3/Counter"
	  FunctionName		  "xlcounter"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Counter Block"
	  MaskDescription	  "Configurable up, down and up/down counter."
"\n\nHardware notes: Free running counters are the least expensive in hardware"
".  A count limited counter is implemented by combining a counter with a compa"
"rator."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Counter''))');"
	  MaskPromptString	  "Counter Type|Number of Bits|Binary Point Po"
"sition|Arithmetic Type|Initial Value|Count To Value|Step|Count Direction|Use "
"Explicit Sample Period|Sample Period|Provide Load Port|Provide Reset Port|Pro"
"vide Enable Port|Override with Doubles|---------------------- Show Implementa"
"tion Parameters -------------------------------------------------------------"
"----------------------|Use Placement Information for Core|Generate Core|FPGA "
"Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs]|Use Area Above For E"
"stimation"
	  MaskStyleString	  "popup(Count Limited|Free Running),edit,edit"
",popup(Unsigned|Signed  (2's comp)),edit,edit,edit,popup(Up|Down|Up/Down),che"
"ckbox,edit,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,edi"
"t,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,on,on"
	  MaskCallbackString	  "xlcounterCallback|||||||xlcounterCallback|x"
"lcounterCallback||xlcounterCallback|xlcounterCallback|xlcounterCallback||xlSh"
"owIPCallback||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,off,on,on,on,off,on,on,on,on"
",on,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "cnt_type=@1;n_bits=@2;bin_pt=@3;arith_type="
"@4;start_count=@5;cnt_to=@6;cnt_by_val=@7;operation=@8;explicit_period=@9;per"
"iod=@10;load_pin=@11;rst=@12;en=@13;dbl_ovrd=@14;show_param=@15;use_rpm=@16;g"
"en_core=@17;xl_area=@18;xl_use_area=@19;"
	  MaskInitialization	  "if ((rst==1) | (en==1) | (operation == 3) |"
" ( (cnt_type == 2)&(load_pin == 1)))\n  explicitClk = explicit_period;\nelse"
"\n  explicitClk =1;\nend\nnuminputs = 0;\nupDir = 'output';\nupPNum = 1;\nupS"
"tr = '';\nloadDir = 'output';\nloadPNum = 1;\nloadStr = '';\ndinDir = 'output"
"';\ndinPNum = 1;\ndinStr = '';\nif (operation == 3)\n   numinputs = numinputs"
" + 1;\n   upDir = 'input';\n  upPNum = numinputs;\n   upStr = 'up';\nend\n\ni"
"f (cnt_type == 2)\n  if (load_pin)\n    loadDir = 'input';\n    loadStr = 'lo"
"ad';\n    numinputs = numinputs + 1;\n    loadPNum = numinputs;\n    dinDir ="
" 'input';\n    dinStr = 'din';\n    numinputs = numinputs + 1;\n    dinPNum ="
" numinputs;\n end\nend\nnuminputs = numinputs + 1;\n[designRoot, family, part"
", speed, package, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysge"
"nSettings(gcb,1,1);\n[enPortNum, enPortStr, rstPortNum, rstPortStr, portDir] "
"= xlport_en_rst(en, rst, numinputs);\n[bg,fg]=xlcmap('XBlock',dbl_ovrd);\niPo"
"s = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos("
"2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n\n% one "
"time added for param list\ndblOvrd = dbl_ovrd;\nprecision0 = 2;\nz0 = [n_bits"
" bin_pt arith_type  1 1];\nhasEN = en;\nhasRST = rst;\nhasLoad = load_pin;\nl"
"atency = 1;\nuseCore = 1;\ngen_core = 1;\n\n% just pass everything to s-funct"
"ion\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables');"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('output',1,'out');\nport_la"
"bel(upDir,upPNum,upStr);\nport_label(dinDir,dinPNum,dinStr);\nport_label(load"
"Dir,loadPNum,loadStr);\nport_label(portDir,rstPortNum,rstPortStr);\nport_labe"
"l(portDir,enPortNum,enPortStr);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeig"
"ht 0 0]);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Free Running|3|0|Unsigned|0|Inf|1|Up|off|1|"
"off|on|on|off|off|on|off|[0, 0, 0, 0, 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "uncram"
	  Ports			  [1, 8]
	  Position		  [125, 122, 175, 253]
	  AttributesFormatString  "slice width=32, bin_pt=0"
	  UserDataPersistent	  on
	  UserData		  "DataTag11"
	  SourceBlock		  "gavrt_library/uncram"
	  SourceType		  "uncram"
	  ShowPortLabels	  "on"
	  num_slice		  "8"
	  slice_width		  "32"
	  bin_pt		  "0"
	  arith_type		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "index"
	  Position		  [215, 25, 245, 40]
	  Orientation		  "up"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [275, 158, 305, 172]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "index_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "enable"
	  SrcPort		  1
	  DstBlock		  "index_cnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "uncram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "index_cnt"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "index"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "uncram"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "uncram"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "uncram"
	  SrcPort		  3
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "uncram"
	  SrcPort		  4
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "uncram"
	  SrcPort		  5
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "uncram"
	  SrcPort		  6
	  DstBlock		  "Mux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "uncram"
	  SrcPort		  7
	  DstBlock		  "Mux"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "uncram"
	  SrcPort		  8
	  DstBlock		  "Mux"
	  DstPort		  9
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cram"
      Ports		      [4, 1]
      Position		      [185, 68, 250, 102]
      UserDataPersistent      on
      UserData		      "DataTag12"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "cram"
      MaskDescription	      "Concatenates inputs together after forcing bina"
"ry point to zero."
      MaskPromptString	      "Number of slices"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "num_slice=@1;"
      MaskInitialization      "cram_init(gcb, ...\n    'num_slice', num_slice)"
";"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4"
      System {
	Name			"cram"
	Location		[505, 470, 863, 835]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [100, 150, 130, 170]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [100, 250, 130, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [100, 350, 130, 370]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [100, 450, 130, 470]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Concat"
	  Ports			  [4, 1]
	  Position		  [300, 52, 350, 553]
	  AncestorBlock		  "xbsIndex_r3/Concat"
	  FunctionName		  "xlconcat"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Bus Concatenator"
	  MaskDescription	  "Concatenates two or more inputs.  Inputs mu"
"st be unsigned with binary point at zero."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Concat''))');"
	  MaskPromptString	  "Number of Inputs|Use Explicit Sample Period"
"|Sample Period  (use -1 to inherit first known input period)|Override with Do"
"ubles"
	  MaskStyleString	  "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16)"
",checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off"
	  MaskCallbackString	  "|xlMagicCallback||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,off,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_inputs=@1;explicit_period=@2;period=@3;"
"dbl_ovrd=@4;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position');\ni"
"Width=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2"
";\n[logoX, logoY] = xlogo(iPos);\n\n\n\n\n% one time added for param list\nnu"
"mInputs = num_inputs + 1;\nprecision0 = 1;\nlatency = 0;\ndblOvrd = dbl_ovrd;"
"\nexplicitClk = explicit_period;\n\n\n% just pass everything to s-function\ns"
"fcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY, fg);\nport_label('input',1,'hi');\nport_label"
"('input',num_inputs+1,'lo');\nport_label('output',1,'cat');\n;plot([0 0 iWidt"
"h iWidth 0], [0 iHeight iHeight 0 0]);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|off|1|off"
	  MaskTabNameString	  ",,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp3"
	  Ports			  [1, 1]
	  Position		  [200, 350, 250, 400]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp4"
	  Ports			  [1, 1]
	  Position		  [200, 450, 250, 500]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [400, 250, 430, 270]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Reinterp3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "Reinterp4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fpga_cplx_to_sim_cplx"
      Ports		      [1, 3]
      Position		      [205, 145, 255, 185]
      AttributesFormatString  "18_17 bit"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Converts a Casper complex to a Simulink complex"
      MaskPromptString	      "Data Width"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "width=@1;"
      MaskInitialization      "set_param(gcb, 'AttributesFormatString', sprint"
"f('%d_%d bit',width,width-1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"fpga_cplx_to_sim_cplx"
	Location		[467, 452, 871, 777]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [25, 43, 55, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  Ports			  [1, 1]
	  Position		  [150, 52, 205, 68]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [150, 32, 205, 48]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  Ports			  [2, 1]
	  Position		  [250, 33, 280, 62]
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [80, 29, 120, 71]
	  AttributesFormatString  "49_56 r/i48_55 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag13"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "on"
	  n_bits		  "width"
	  bin_pt		  "width-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cplx"
	  Position		  [305, 43, 335, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "re"
	  Position		  [305, 13, 335, 27]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "im"
	  Position		  [305, 93, 335, 107]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  DstBlock		  "Gateway Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  DstBlock		  "Gateway Out10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Real-Imag to\nComplex"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "re"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [10, 0]
	    DstBlock		    "Real-Imag to\nComplex"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "im"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "cplx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "nCasts"
      Ports		      [8, 8]
      Position		      [260, 249, 335, 456]
      UserDataPersistent      on
      UserData		      "DataTag14"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "ncasts"
      MaskPromptString	      "Number of Casts|Arithmetic Type (0=Unsigned, 1="
"Signed, 2=Boolean)|Output Bit Width|Binary Point"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "ncasts=@1;arith_type=@2;nbits=@3;bin_pt=@4;"
      MaskInitialization      "ncasts_init(gcb, ...\n    'ncasts', ncasts, ..."
"\n    'arith_type', arith_type, ...\n    'nbits', nbits, ...\n    'bin_pt', b"
"in_pt);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|0|8|3"
      MaskTabNameString	      ",,,"
      System {
	Name			"nCasts"
	Location		[427, 209, 852, 815]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [100, 150, 130, 170]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [100, 250, 130, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [100, 350, 130, 370]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [100, 450, 130, 470]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [100, 550, 130, 570]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [100, 650, 130, 670]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In7"
	  Position		  [100, 750, 130, 770]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In8"
	  Position		  [100, 850, 130, 870]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cast1"
	  Ports			  [1, 1]
	  Position		  [150, 150, 200, 170]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "3"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cast2"
	  Ports			  [1, 1]
	  Position		  [150, 250, 200, 270]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "3"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cast3"
	  Ports			  [1, 1]
	  Position		  [150, 350, 200, 370]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "3"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cast4"
	  Ports			  [1, 1]
	  Position		  [150, 450, 200, 470]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "3"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cast5"
	  Ports			  [1, 1]
	  Position		  [150, 550, 200, 570]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "3"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cast6"
	  Ports			  [1, 1]
	  Position		  [150, 650, 200, 670]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "3"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cast7"
	  Ports			  [1, 1]
	  Position		  [150, 750, 200, 770]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "3"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cast8"
	  Ports			  [1, 1]
	  Position		  [150, 850, 200, 870]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "3"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [250, 150, 280, 170]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [250, 250, 280, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [250, 350, 280, 370]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [250, 450, 280, 470]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out5"
	  Position		  [250, 550, 280, 570]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out6"
	  Position		  [250, 650, 280, 670]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out7"
	  Position		  [250, 750, 280, 770]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out8"
	  Position		  [250, 850, 280, 870]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Cast1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cast1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Cast2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cast2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Cast3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cast3"
	  SrcPort		  1
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "Cast4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cast4"
	  SrcPort		  1
	  DstBlock		  "Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  DstBlock		  "Cast5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cast5"
	  SrcPort		  1
	  DstBlock		  "Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "Cast6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cast6"
	  SrcPort		  1
	  DstBlock		  "Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In7"
	  SrcPort		  1
	  DstBlock		  "Cast7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cast7"
	  SrcPort		  1
	  DstBlock		  "Out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In8"
	  SrcPort		  1
	  DstBlock		  "Cast8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cast8"
	  SrcPort		  1
	  DstBlock		  "Out8"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "npower"
      Ports		      [3, 3]
      Position		      [25, 244, 130, 326]
      AttributesFormatString  "latency=5"
      UserDataPersistent      on
      UserData		      "DataTag15"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "npower"
      MaskPromptString	      "Number of inputs|Input Bit Width|Add Latency|Mu"
"lt Latency"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "n_inputs=@1;in_width=@2;add_latency=@3;mult_lat"
"ency=@4;"
      MaskInitialization      "npower_init(gcb, ...\n    'n_inputs', n_inputs,"
" ...\n    'in_width', in_width, ...\n    'add_latency', add_latency, ...\n   "
" 'mult_latency', mult_latency)"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|18|2|3"
      MaskTabNameString	      ",,,"
      System {
	Name			"npower"
	Location		[165, 287, 794, 577]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [100, 150, 120, 160]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [100, 200, 120, 210]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "power1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 240, 170]
	  SourceBlock		  "gavrt_library/power"
	  SourceType		  ""
	  ShowPortLabels	  on
	  BitWidth		  "18"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power2"
	  Ports			  [1, 1]
	  Position		  [200, 200, 240, 220]
	  SourceBlock		  "gavrt_library/power"
	  SourceType		  ""
	  ShowPortLabels	  on
	  BitWidth		  "18"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [80, 22, 120, 48]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "5"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [150, 28, 180, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [400, 150, 420, 160]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [400, 200, 420, 210]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "power1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power1"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "power2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power2"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pow"
      Ports		      [1, 1]
      Position		      [420, 620, 480, 640]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Bit Width|Add Latency|Mult Latency"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "bit_width=@1;add_latency=@2;mult_latency=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|2|3"
      MaskTabNameString	      ",,"
      System {
	Name			"pow"
	Location		[211, 229, 591, 427]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cplx"
	  Position		  [25, 93, 55, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [80, 79, 120, 121]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag16"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "on"
	  n_bits		  "bit_width"
	  bin_pt		  "bit_width - 1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "imag_square"
	  Ports			  [2, 1]
	  Position		  [165, 122, 215, 173]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_adder"
	  Ports			  [2, 1]
	  Position		  [250, 77, 300, 128]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "bit_width * 2"
	  bin_pt		  "bit_width * 2 - 1"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "real_square"
	  Ports			  [2, 1]
	  Position		  [165, 27, 215, 78]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "magsq"
	  Position		  [325, 98, 355, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "imag_square"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "power_adder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "real_square"
	  SrcPort		  1
	  Points		  [5, 0; 0, 35]
	  DstBlock		  "power_adder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  Branch {
	    DstBlock		    "real_square"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "real_square"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [10, 0; 0, 25]
	  Branch {
	    DstBlock		    "imag_square"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "imag_square"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cplx"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power_adder"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "magsq"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "power"
      Ports		      [1, 1]
      Position		      [165, 246, 210, 264]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Bit Width|Add Latency|Mult Latency"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "BitWidth=@1;add_latency=@2;mult_latency=@3;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|2|3"
      MaskTabNameString	      ",,"
      System {
	Name			"power"
	Location		[481, 337, 914, 583]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [25, 93, 55, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [85, 79, 125, 121]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag17"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "on"
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "imag_square"
	  Ports			  [2, 1]
	  Position		  [170, 122, 220, 173]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_adder"
	  Ports			  [2, 1]
	  Position		  [255, 77, 305, 128]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "2*BitWidth"
	  bin_pt		  "2*BitWidth-1"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "real_square"
	  Ports			  [2, 1]
	  Position		  [170, 27, 220, 78]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "power"
	  Position		  [335, 98, 365, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [10, 0; 0, 25]
	  Branch {
	    DstBlock		    "imag_square"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "imag_square"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  Branch {
	    DstBlock		    "real_square"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "real_square"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "real_square"
	  SrcPort		  1
	  Points		  [5, 0; 0, 35]
	  DstBlock		  "power_adder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "imag_square"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "power_adder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "power_adder"
	  SrcPort		  1
	  DstBlock		  "power"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sim_cplx_to_fpga_cplx"
      Ports		      [1, 1]
      Position		      [70, 148, 140, 202]
      AttributesFormatString  "18_17 bit"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Converts a Simulink complex to fixed point and "
"concatenates it to a Casper complex.\nOutput is two Fix_width_(width-1) numbe"
"rs concatenated."
      MaskPromptString	      "Data Width"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "width=@1;"
      MaskInitialization      "set_param(gcb, 'AttributesFormatString', sprint"
"f('%d_%d bit',width,width-1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"sim_cplx_to_fpga_cplx"
	Location		[467, 463, 812, 561]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sim"
	  Position		  [25, 48, 55, 62]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  Ports			  [1, 2]
	  Position		  [80, 38, 110, 67]
	  Output		  "Real and imag"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway In1"
	  Ports			  [1, 1]
	  Position		  [140, 30, 190, 40]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "width"
	  bin_pt		  "width-1"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway In2"
	  Ports			  [1, 1]
	  Position		  [140, 65, 190, 75]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "width"
	  bin_pt		  "width-1"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [225, 29, 265, 71]
	  UserDataPersistent	  on
	  UserData		  "DataTag18"
	  SourceBlock		  "casper_library/Misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "fpga"
	  Position		  [290, 43, 320, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  Points		  [5, 0; 0, -10]
	  DstBlock		  "Gateway In1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  Points		  [10, 0]
	  DstBlock		  "Gateway In2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway In1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway In2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -10]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "fpga"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "snap"
      Ports		      [3, 3]
      Position		      [340, 512, 420, 558]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "snap64"
      MaskDescription	      "The <i>snap</i> block provides a packaged solut"
"ion to capturing data from\nthe FPGA fabric and making it accessible from the"
" CPU.  The block comes in\n2 flavors: <i>snap</i> (which captures to a 32 bit"
" wide Shared BRAM), and\n<i>snap64</i> (which captures to 2x32 bit wide Share"
"d BRAMs to effect a\n64 bit capture).\nen_out provides access to the ctrl[en]"
" bit\naddr_out and we_out can be used to control additional BRAMs to allow fo"
"r wider captures than 64 bits.\nRegister latency specifies how many levels of"
" registers to use between the control logic and the software registers and Sh"
"ared BRAMs. Adding latency can help timing when compiling at 250 MHz"
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_"
"library\\doc\\snap_usage.html''])')"
      MaskPromptString	      "No. of samples(2^?)|Register Latency"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "nsamples=@1;latency=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "13|4"
      MaskTabNameString	      ","
      System {
	Name			"snap"
	Location		[1457, 271, 2488, 770]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [505, 113, 535, 127]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [315, 233, 345, 247]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [325, 153, 355, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [510, 229, 525, 241]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [350, 257, 385, 273]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant13"
	  Position		  [60, 295, 90, 325]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [350, 177, 385, 193]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [225, 299, 245, 321]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "latency"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [705, 37, 725, 53]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "latency"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [705, 17, 725, 33]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "latency"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [705, 57, 725, 73]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "latency"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [705, 92, 725, 108]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "latency"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [705, 112, 725, 128]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "latency"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [705, 132, 725, 148]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "latency"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [755, 302, 775, 318]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "latency"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [435, 253, 455, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [470, 232, 500, 268]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [400, 122, 415, 198]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [400, 202, 415, 278]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [540, 225, 585, 275]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [695, 285, 740, 335]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [555, 112, 585, 128]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [795, 295, 895, 325]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "iq_snap_snap_addr_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram_lsb"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [770, 91, 850, 149]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "nsamples"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram_msb"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [770, 16, 850, 74]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  arith_type		  "Unsigned"
	  addr_width		  "nsamples"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ctrl"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [105, 295, 205, 325]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "iq_snap_snap_ctrl_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "en1"
	  Ports			  [1, 1]
	  Position		  [615, 38, 645, 52]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "32"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "en2"
	  Ports			  [1, 1]
	  Position		  [615, 113, 640, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "enable"
	  Ports			  [1, 1]
	  Position		  [270, 296, 305, 324]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [605, 192, 645, 228]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "on"
	  CounterBits		  "nsamples"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [375, 301, 410, 319]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "trig1"
	  Ports			  [1, 1]
	  Position		  [270, 201, 305, 229]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid"
	  Ports			  [1, 1]
	  Position		  [270, 121, 305, 149]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "en_out"
	  Position		  [380, 350, 410, 370]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "addr_out"
	  Position		  [795, 185, 825, 205]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "we_out"
	  Position		  [795, 220, 825, 240]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "bram_lsb"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "bram_lsb"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "bram_lsb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "bram_msb"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "bram_msb"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "bram_msb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "enable"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -95]
	    Branch {
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "trig1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "en2"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en1"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "en2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "en1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "enable"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "en_out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      DstBlock		      "we_out"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -75]
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ctrl"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [105, 0]
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [100, 0; 0, 40]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [25, 0]
	    Branch {
	      Points		      [0, -5]
	      DstBlock		      "addr_out"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -100]
	    Branch {
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -75]
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "supercat"
      Ports		      [8, 1]
      Position		      [485, 464, 570, 581]
      UserDataPersistent      on
      UserData		      "DataTag19"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "supercat"
      MaskPromptString	      "Number of Inputs"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "n=@1;"
      MaskInitialization      "supercat_init(gcb, 'n', n);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8"
      System {
	Name			"supercat"
	Location		[10, 96, 1270, 927]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "i1"
	  Position		  [30, 30, 60, 60]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "i2"
	  Position		  [30, 80, 60, 110]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "i3"
	  Position		  [30, 130, 60, 160]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "i4"
	  Position		  [30, 180, 60, 210]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "i5"
	  Position		  [30, 230, 60, 260]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "i6"
	  Position		  [30, 280, 60, 310]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "i7"
	  Position		  [30, 330, 60, 360]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "i8"
	  Position		  [30, 380, 60, 410]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat_1"
	  Ports			  [8, 1]
	  Position		  [300, 52, 350, 253]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "8"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [650, 100, 680, 130]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat_1"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i8"
	  SrcPort		  1
	  DstBlock		  "Concat_1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "i7"
	  SrcPort		  1
	  DstBlock		  "Concat_1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "i6"
	  SrcPort		  1
	  DstBlock		  "Concat_1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "i5"
	  SrcPort		  1
	  DstBlock		  "Concat_1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "i4"
	  SrcPort		  1
	  DstBlock		  "Concat_1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "i3"
	  SrcPort		  1
	  DstBlock		  "Concat_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "i2"
	  SrcPort		  1
	  DstBlock		  "Concat_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "i1"
	  SrcPort		  1
	  DstBlock		  "Concat_1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "uncram"
      Ports		      [1, 2]
      Position		      [80, 47, 145, 103]
      AttributesFormatString  "Fix_18_17"
      UserDataPersistent      on
      UserData		      "DataTag20"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "uncram"
      MaskDescription	      "Takes a concatenated input and slices it up int"
"o even pieces and reinterprets them as signed fixed point numbers with a give"
"n binary point."
      MaskPromptString	      "Number of slices|Slice Width|Output Binary Poin"
"t|Output Arithmetic Type (0=Unsigned, 1=Signed)"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "num_slice=@1;slice_width=@2;bin_pt=@3;arith_typ"
"e=@4;"
      MaskInitialization      "uncram_init(gcb, ...\n    'num_slice', num_slic"
"e, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n    '"
"arith_type', arith_type);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|18|17|1"
      MaskTabNameString	      ",,,"
      System {
	Name			"uncram"
	Location		[505, 470, 1108, 834]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [100, 50, 130, 70]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [300, 150, 350, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "17"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [300, 250, 350, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "17"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "-18"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [400, 150, 430, 170]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [400, 250, 430, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vacc"
      Ports		      [3, 2]
      Position		      [415, 70, 515, 170]
      AttributesFormatString  "vector length=256, inputs=4\nmax accumulations="
"2^16"
      UserDataPersistent      on
      UserData		      "DataTag21"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "vacc"
      MaskDescription	      "Sync is expected the clock before the first dat"
"a to be accumulated.\nUse the Cram block to feed din for multiple simultaneou"
"s inputs.\nacc_len is the number of vectors to sum.\nvalid is high while a va"
"lid accumulation is being clocked out on dout.\nIf only one sync pulse is pro"
"vided, valid accumulations will repeatedly appear on dout as they become avai"
"lable.\nUndesired behavior may occur if acc_len is changed without a new sync"
" pulse.\nNote: The output is an unsigned concatenation of the output streams."
" Thus, even with only one stream, the output must be recast before using.\nRe"
"gister Input Data controls the \"Enable Register Retiming\" parameter of the "
"delays on 'din'."
      MaskPromptString	      "Vector Length (2^?)|Number of Simultaneous Vect"
"ors|Maximum # Accumulations (2^?)|Arithmetic Type (0=Unsigned, 1=Signed)|Inpu"
"t Bit Width|Input Binary Point|Output Bit Width|Output Binary Point|Register "
"Input Data  (1 = Enable Register Retiming on input delay)|Add Latency|BRAM La"
"tency|Mux Latency"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,ed"
"it,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,"
      MaskVariables	      "veclen=@1;ninputs=@2;max_accum=@3;arith_type=@4"
";in_bit_width=@5;in_bin_pt=@6;out_bit_width=@7;out_bin_pt=@8;register_din=@9;"
"add_latency=@10;bram_latency=@11;mux_latency=@12;"
      MaskInitialization      "vacc_init(gcb, ...\n    'veclen', veclen, ...\n"
"    'ninputs', ninputs, ...\n    'max_accum', max_accum, ...\n    'arith_type"
"', arith_type, ...\n    'in_bit_width', in_bit_width, ...\n    'in_bin_pt', i"
"n_bin_pt, ...\n    'out_bit_width', out_bit_width, ...\n    'out_bin_pt', out"
"_bin_pt, ...\n    'register_din', register_din, ...\n    'add_latency', add_l"
"atency, ...\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_la"
"tency);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|4|16|0|32|31|48|31|0|2|2|1"
      MaskTabNameString	      ",,,,,,,,,,,"
      System {
	Name			"vacc"
	Location		[27, 74, 1236, 1026]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 138, 45, 152]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [180, 478, 210, 492]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_len"
	  Position		  [235, 108, 265, 122]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AND"
	  Ports			  [2, 1]
	  Position		  [105, 204, 125, 246]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AccEnCompare"
	  Ports			  [2, 1]
	  Position		  [390, 188, 435, 232]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [195, 174, 230, 226]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "24"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Cram"
	  Ports			  [4, 1]
	  Position		  [850, 300, 900, 500]
	  AncestorBlock		  "gavrt_library/cram"
	  UserDataPersistent	  on
	  UserData		  "DataTag22"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cram"
	  MaskDescription	  "Concatenates inputs together after forcing "
"binary point to zero."
	  MaskPromptString	  "Number of slices"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_slice=@1;"
	  MaskInitialization	  "cram_init(gcb, ...\n    'num_slice', num_sl"
"ice);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "Cram"
	    Location		    [505, 470, 863, 835]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [100, 150, 130, 170]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [100, 250, 130, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [100, 350, 130, 370]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [100, 450, 130, 470]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [300, 52, 350, 553]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp3"
	      Ports		      [1, 1]
	      Position		      [200, 350, 250, 400]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp4"
	      Ports		      [1, 1]
	      Position		      [200, 450, 250, 500]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [400, 250, 430, 270]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterp4"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "Reinterp4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "Reinterp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay"
	  Ports			  [1, 1]
	  Position		  [270, 470, 295, 500]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "FromCount"
	  Position		  [30, 288, 70, 302]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "count"
	}
	Block {
	  BlockType		  From
	  Name			  "FromValid"
	  Position		  [30, 201, 65, 219]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoCount"
	  Position		  [250, 238, 290, 252]
	  GotoTag		  "count"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoValid"
	  Position		  [415, 152, 455, 168]
	  GotoTag		  "valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR"
	  Ports			  [2, 1]
	  Position		  [150, 179, 170, 226]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [255, 192, 285, 208]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceLow"
	  Ports			  [1, 1]
	  Position		  [100, 287, 130, 303]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncCompare"
	  Ports			  [2, 1]
	  Position		  [165, 284, 200, 331]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncConst"
	  Ports			  [0, 1]
	  Position		  [60, 326, 105, 344]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "254"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncDelay"
	  Ports			  [1, 1]
	  Position		  [80, 130, 105, 160]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Uncram"
	  Ports			  [1, 4]
	  Position		  [350, 300, 400, 500]
	  AttributesFormatString  "UFix_32_31"
	  AncestorBlock		  "gavrt_library/uncram"
	  UserDataPersistent	  on
	  UserData		  "DataTag23"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "uncram"
	  MaskDescription	  "Takes a concatenated input and slices it up"
" into even pieces and reinterprets them as signed fixed point numbers with a "
"given binary point."
	  MaskPromptString	  "Number of slices|Slice Width|Output Binary "
"Point|Output Arithmetic Type (0=Unsigned, 1=Signed, 2=Boolean)"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_slice=@1;slice_width=@2;bin_pt=@3;arith"
"_type=@4;"
	  MaskInitialization	  "uncram_init(gcb, ...\n    'num_slice', num_"
"slice, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n "
"   'arith_type', arith_type);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|32|31|0"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "Uncram"
	    Location		    [505, 470, 1108, 834]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [100, 50, 130, 70]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [300, 150, 350, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "31"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [300, 250, 350, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "31"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp3"
	      Ports		      [1, 1]
	      Position		      [300, 350, 350, 400]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "31"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp4"
	      Ports		      [1, 1]
	      Position		      [300, 450, 350, 500]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "31"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "32"
	      bit1		      "-32"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [200, 350, 250, 400]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "32"
	      bit1		      "-64"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [200, 450, 250, 500]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "32"
	      bit1		      "-96"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [400, 150, 430, 170]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [400, 250, 430, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [400, 350, 430, 370]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [400, 450, 430, 470]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterp4"
	      SrcPort		      1
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterp4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp3"
	      SrcPort		      1
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Reinterp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ValidCompare"
	  Ports			  [2, 1]
	  Position		  [305, 103, 350, 147]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ValidDelay"
	  Ports			  [1, 1]
	  Position		  [690, 116, 705, 134]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Zero"
	  Ports			  [0, 1]
	  Position		  [335, 213, 355, 227]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core1"
	  Ports			  [2, 1]
	  Position		  [500, 350, 600, 450]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag24"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux L"
"atency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "256|0|48|31|2|2|1"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "vacc_core1"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [340, 80, 440, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "13"
	      bin_pt		      "31"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "16"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "4"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "10"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [-280, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, 75]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [295, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 215]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core2"
	  Ports			  [2, 1]
	  Position		  [500, 550, 600, 650]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag25"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux L"
"atency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "256|0|48|31|2|2|1"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "vacc_core2"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [340, 80, 440, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "31"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "16"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "4"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "10"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [-280, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, 75]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [295, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 215]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core3"
	  Ports			  [2, 1]
	  Position		  [500, 750, 600, 850]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag26"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux L"
"atency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "256|0|48|31|2|2|1"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "vacc_core3"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [340, 80, 440, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "31"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "16"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "4"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "10"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [-280, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, 75]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [295, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 215]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core4"
	  Ports			  [2, 1]
	  Position		  [500, 950, 600, 1050]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag27"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux L"
"atency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "256|0|48|31|2|2|1"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "vacc_core4"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [340, 80, 440, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "31"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "16"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "4"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "10"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [-280, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, 75]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [295, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 215]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [750, 118, 780, 132]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [980, 218, 1010, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "vacc_core4"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  4
	  DstBlock		  "vacc_core4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core3"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  3
	  DstBlock		  "vacc_core3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core2"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  2
	  DstBlock		  "vacc_core2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core1"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AccEnCompare"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "vacc_core4"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "vacc_core3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "vacc_core2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "vacc_core1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  1
	  DstBlock		  "vacc_core1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cram"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DinDelay"
	  SrcPort		  1
	  DstBlock		  "Uncram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "DinDelay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ValidDelay"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Zero"
	  SrcPort		  1
	  DstBlock		  "AccEnCompare"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "AccEnCompare"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ValidCompare"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "acc_len"
	  SrcPort		  1
	  DstBlock		  "ValidCompare"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ValidCompare"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "ValidDelay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "GotoValid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "SyncCompare"
	  SrcPort		  1
	  DstBlock		  "AND"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SyncConst"
	  SrcPort		  1
	  DstBlock		  "SyncCompare"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SliceLow"
	  SrcPort		  1
	  DstBlock		  "SyncCompare"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FromCount"
	  SrcPort		  1
	  DstBlock		  "SliceLow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "GotoCount"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "OR"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AND"
	  SrcPort		  1
	  DstBlock		  "OR"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FromValid"
	  SrcPort		  1
	  DstBlock		  "AND"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SyncDelay"
	  SrcPort		  1
	  DstBlock		  "OR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "SyncDelay"
	  DstPort		  1
	}
	Annotation {
	  Name			  "We want to generate a sync pulse that\nwill"
" reset the counter right when the low bits\nwould roll over from veclen-1 to "
"0 so we need\nto compare to veclen-2 to take into account \nthe latency in th"
"e comparator"
	  Position		  [113, 400]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "ValidDelay should be equal to\nAdd Latency "
"+ Mux Latency to align the valid pulse with the output data."
	  Position		  [723, 80]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Valid goes high when dout \nrepresents a va"
"lid accumulation"
	  Position		  [818, 180]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Acc Len is the total number of vectors accu"
"mulated minus one\nThus acc_len = 0 causes no accumulation, the data is passe"
"d through"
	  Position		  [328, 70]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "The slice selects the upper bits of the\nco"
"unter which represent the vector number."
	  Position		  [608, 215]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vacc_core"
      Ports		      [2, 1]
      Position		      [325, 64, 365, 166]
      UserDataPersistent      on
      UserData		      "DataTag28"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "vacc_core"
      MaskDescription	      "Currently only Signed arithmetic supported\nacc"
"_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Accumula"
"te"
      MaskPromptString	      "Vector Length|Arithmetic Type (0=Unsigned, 1=Si"
"gned)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux Laten"
"cy"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "veclen=@1;arith_type=@2;out_bit_width=@3;out_bi"
"n_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
      MaskInitialization      "vacc_core_init(gcb, ...\n    'veclen', veclen, "
"...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_width, ."
"..\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, ...\n "
"   'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "16|0|14|0|2|2|1"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"vacc_core"
	Location		[141, 420, 886, 890]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [80, 93, 110, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_en"
	  Position		  [80, 143, 110, 157]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Adder"
	  Ports			  [2, 1]
	  Position		  [340, 80, 440, 180]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "on"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BRAM"
	  Ports			  [3, 1]
	  Position		  [525, 243, 590, 297]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "16"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "2"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [140, 180, 185, 210]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [470, 298, 505, 322]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [0, 1]
	  Position		  [465, 205, 505, 245]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "4"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "10"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [500, 350, 600, 450]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  mux_type		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [580, 158, 610, 172]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "BRAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "BRAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Adder"
	  SrcPort		  1
	  Points		  [10, 0; 0, 35]
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "BRAM"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "dout"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [-280, 0]
	  DstBlock		  "Adder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [130, 0; 0, 5]
	  DstBlock		  "Adder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BRAM"
	  SrcPort		  1
	  Points		  [20, 0; 0, 90; -380, 0; 0, 75]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [295, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "acc_en"
	  SrcPort		  1
	  Points		  [65, 0; 0, 215]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Annotation {
	  Name			  "This BRAM and counter is exactly what is in"
"side the green\nDelay BRAM block. The functionality was extracted to avoid\nl"
"ibrary issues."
	  Position		  [515, 396]
	  DropShadow		  on
	}
      }
    }
  }
}
MatData {
  NumRecords		  29
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    ( ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !&"
"&E@4.    D (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)I"
"=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T9"
"6YC>0    X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" ,$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"              #@   #@    &    \"     8         !0    @    !     0    $       "
"  \"0    @            L0 X    X    !@    @    &          4    (     0    $   "
" !          D    (               .    .     8    (    !@         %    \"     "
"$    !     0         )    \"             ! #@   #     &    \"     0         !"
"0    @    !     0    $         $  ! #(    .    .     8    (    !@         %  "
"  \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    ( ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !&"
"&E@4.    D (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)I"
"=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T9"
"6YC>0    X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" ,$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"              #@   #@    &    \"     8         !0    @    !     0    $       "
"  \"0    @            L0 X    X    !@    @    &          4    (     0    $   "
" !          D    (               .    .     8    (    !@         %    \"     "
"$    !     0         )    \"             ! #@   #     &    \"     0         !"
"0    @    !     0    $         $  ! #(    .    .     8    (    !@         %  "
"  \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    ( ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !&"
"&E@4.    D (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)I"
"=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T9"
"6YC>0    X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" ,$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"              #@   #@    &    \"     8         !0    @    !     0    $       "
"  \"0    @            L0 X    X    !@    @    &          4    (     0    $   "
" !          D    (               .    .     8    (    !@         %    \"     "
"$    !     0         )    \"             ! #@   #     &    \"     0         !"
"0    @    !     0    $         $  ! #(    .    .     8    (    !@         %  "
"  \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    ( ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !&"
"&E@4.    D (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)I"
"=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T9"
"6YC>0    X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" ,$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"              #@   #@    &    \"     8         !0    @    !     0    $       "
"  \"0    @            L0 X    X    !@    @    &          4    (     0    $   "
" !          D    (               .    .     8    (    !@         %    \"     "
"$    !     0         )    \"             ! #@   #     &    \"     0         !"
"0    @    !     0    $         $  ! #(    .    .     8    (    !@         %  "
"  \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !#"
"L# 8.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)I"
"=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T9"
"6YC>0    X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" ,$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"              #@   #@    &    \"     8         !0    @    !     0    $       "
"  \"0    @            J0 X    X    !@    @    &          4    (     0    $   "
" !          D    (               .    .     8    (    !@         %    \"     "
"$    !     0         )    \"             ! #@   #@    &    \"     8         !"
"0    @    !     0    $         \"0    @             0 X    X    !@    @    & "
"         4    (     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ! "
"EZ08.    J $   8    (     @         %    \"     $    !     0         %  0 #  "
"   $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T       "
" 87)I=&A?='EP90        X    H    !@    @    !          4    (               !"
"          X    X    !@    @    &          4    (     0    $    !          D  "
"  (            $$ .    .     8    (    !@         %    \"     $    !     0   "
"      )    \"            $! #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @            _0 X    X    !@    @    &          4    ("
"     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -_"
"+\\@$.    P     8    (     @         %    \"     $    !     0         %  0 \""
"@    $    4    9&5F875L=',  &YU;5]S;&EC90      #@   \"@    &    \"     $     "
"    !0    @               $         #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @            00 "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    L 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .L"
"HQ (.    ( 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"V    9&5F875L=',       !V96-L96X          &YI;G!U=',         ;6%X7V%"
"C8W5M      !A<FET:%]T>7!E     &EN7V)I=%]W:61T:   :6Y?8FEN7W!T      !O=71?8FET"
"7W=I9'1H &]U=%]B:6Y?<'0     <F5G:7-T97)?9&EN  !A9&1?;&%T96YC>0   &)R86U?;&%T9"
"6YC>0  ;75X7VQA=&5N8WD       X    H    !@    @    !          4    (          "
"     !          X    X    !@    @    &          4    (     0    $    !       "
"   D    (            ($ .    .     8    (    !@         %    \"     $    !   "
"  0         )    \"            !! #@   #@    &    \"     8         !0    @   "
" !     0    $         \"0    @            P0 X    X    !@    @    &          "
"4    (     0    $    !          D    (               .    .     8    (    !@ "
"        %    \"     $    !     0         )    \"            $! #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @            _0 X  "
"  X    !@    @    &          4    (     0    $    !          D    (          "
"  2$ .    .     8    (    !@         %    \"     $    !     0         )    \""
"            #] #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @               X    X    !@    @    &          4    (     0    $  "
"  !          D    (             $ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"             ! #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '^"
";]@ .    J $   8    (     @         %    \"     $    !     0         %  0 #  "
"   $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T       "
" 87)I=&A?='EP90        X    H    !@    @    !          4    (               !"
"          X    X    !@    @    &          4    (     0    $    !          D  "
"  (             $ .    .     8    (    !@         %    \"     $    !     0   "
"      )    \"            #) #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @            Q0 X    X    !@    @    &          4    ("
"     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 KEG9!@"
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    0 (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \""
"L;OP<.    L $   8    (     @         %    \"     $    !     0         %  0 #0"
"    $   !!    9&5F875L=',      &Y?:6YP=71S      !I;E]W:61T:       861D7VQA=&5"
"N8WD  &UU;'1?;&%T96YC>0          #@   \"@    &    \"     $         !0    @   "
"            $         #@   #@    &    \"     8         !0    @    !     0    "
"$         \"0    @             0 X    X    !@    @    &          4    (     0"
"    $    !          D    (            ,D .    .     8    (    !@         %   "
" \"     $    !     0         )    \"             ! #@   #@    &    \"     8  "
"       !0    @    !     0    $         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ?@( !@"
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 W\\OR 0"
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Q(>E P"
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ,T)@!@"
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 RMZX!0"
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 N>3:!@"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 RJAY 0"
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 OG_:  "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Z_SC!0"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 70HW!@"
  }
}
