# 4-Bit Number Crunching Machine

## Project Overview

This project implements a 4-bit number crunching machine using Verilog. It demonstrates fundamental concepts in digital design and computer architecture, including arithmetic operations, memory access, and control flow.

## Components

The project consists of several Verilog modules:

| File Name | Description |
|-----------|-------------|
| `eeprom.v` | Simulates an EEPROM for instruction storage |
| `fourbit.v` | Implements a 4-bit full adder |
| `fulladder.v` | Implements a 1-bit full adder |
| `initialmux.v` | Multiplexer for selecting between ALU output and immediate values |
| `main.v` | Top-level module that connects all components |
| `operation_alu.v` | Handles ALU operations |
| `register_out.v` | Manages the output register |

## Features

- âœ… 4-bit arithmetic operations
- ğŸ§  Instruction memory (EEPROM) simulation
- ğŸ§© Modular design for easy understanding and modification
- ğŸ”„ Supports basic control flow

## Getting Started

### Prerequisites

- Quartus Prime (or another Verilog-compatible IDE)
- FPGA board (optional, for hardware implementation)

### Installation

1. Clone this repository or download the Verilog files.
2. Open the project in Quartus Prime or your preferred Verilog IDE.
3. Compile the project to check for any errors.

### Usage

1. Set `main.v` as the top-level entity in your project.
2. Modify `instructions.txt` to change the program executed by the machine.
3. Simulate the design using a testbench (not provided) or synthesize it for FPGA implementation.

## Project Structure

```
.
â”œâ”€â”€ eeprom.v
â”œâ”€â”€ fourbit.v
â”œâ”€â”€ fulladder.v
â”œâ”€â”€ initialmux.v
â”œâ”€â”€ main.v
â”œâ”€â”€ operation_alu.v
â”œâ”€â”€ register_out.v
â””â”€â”€ instructions.txt
```

## Customization

- ğŸ“ Modify `instructions.txt` to change the program.
- âš™ï¸ Adjust the `DATA_WIDTH` and `ADDR_WIDTH` parameters in `eeprom.v` to change the instruction format.

## Contributing

Contributions to improve the design or extend its functionality are welcome. Please fork the repository and submit a pull request with your changes.

## License

This project is open-source and available under the MIT License.

## Acknowledgments

- ğŸ“ Created as an educational tool for learning Verilog and digital design principles.
- ğŸ’¡ Inspired by basic computer architecture and ALU designs.

## Contact

For questions or feedback, please open an issue in the GitHub repository.

---
