// Seed: 672876536
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    input uwire id_4,
    output uwire id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    output supply0 id_9,
    input wand id_10,
    input wor id_11,
    output tri1 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input wire id_15,
    output wire id_16
);
  tri id_18 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd7
) (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output uwire id_5,
    input tri1 id_6
    , id_25,
    output wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output wire id_11,
    input wire id_12,
    output tri id_13,
    input wire id_14,
    input wand _id_15,
    output tri0 id_16,
    input supply0 id_17,
    output tri id_18,
    input tri id_19,
    output tri0 id_20,
    input supply1 id_21,
    input wor id_22
    , id_26,
    output tri id_23
);
  logic [-1 : id_15] id_27;
  module_0 modCall_1 (
      id_20,
      id_6,
      id_8,
      id_5,
      id_8,
      id_20,
      id_21,
      id_8,
      id_14,
      id_23,
      id_19,
      id_19,
      id_10,
      id_4,
      id_6,
      id_3,
      id_5
  );
  assign modCall_1.id_15 = 0;
endmodule
