// Seed: 2428129347
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    output supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10
    , id_12
);
  uwire id_13;
  assign id_13 = id_3 - 1'b0;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output tri id_2,
    input wand id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wand id_7,
    input wor id_8,
    input tri id_9,
    output wor id_10,
    output uwire id_11,
    input uwire id_12,
    input wand id_13,
    input tri0 id_14,
    output logic id_15,
    input wor id_16,
    output supply1 id_17,
    input wand id_18,
    output wand id_19
);
  wire id_21;
  always @(id_1 or negedge 1) begin
    id_15 <= 1;
  end
  module_0(
      id_18, id_13, id_7, id_8, id_3, id_3, id_6, id_18, id_14, id_2, id_12
  );
endmodule
