
Example5_7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002b0  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000444  08000444  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000444  08000444  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000444  08000444  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000444  08000444  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000444  08000444  00010444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000448  08000448  00010448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800044c  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000004  08000450  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08000450  00020028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000016e9  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000554  00000000  00000000  0002171d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001c0  00000000  00000000  00021c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000178  00000000  00000000  00021e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013ada  00000000  00000000  00021fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001eff  00000000  00000000  00035a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007da6b  00000000  00000000  00037989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b53f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000524  00000000  00000000  000b5448  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800042c 	.word	0x0800042c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	0800042c 	.word	0x0800042c

080001d4 <main>:

int timestamp = 0;
int hold = 1;

int main(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
    // configure PA5 as output of TIM2 CH1
    RCC->AHB1ENR |=  1;             /* enable GPIOA clock */
 80001d8:	4b41      	ldr	r3, [pc, #260]	; (80002e0 <main+0x10c>)
 80001da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001dc:	4a40      	ldr	r2, [pc, #256]	; (80002e0 <main+0x10c>)
 80001de:	f043 0301 	orr.w	r3, r3, #1
 80001e2:	6313      	str	r3, [r2, #48]	; 0x30
    GPIOA->MODER &= ~0x00000C00;    /* clear pin mode */
 80001e4:	4b3f      	ldr	r3, [pc, #252]	; (80002e4 <main+0x110>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a3e      	ldr	r2, [pc, #248]	; (80002e4 <main+0x110>)
 80001ea:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80001ee:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  0x00000800;    /* set pin to alternate function */
 80001f0:	4b3c      	ldr	r3, [pc, #240]	; (80002e4 <main+0x110>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a3b      	ldr	r2, [pc, #236]	; (80002e4 <main+0x110>)
 80001f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80001fa:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~0x00F00000;    /* clear pin AF bits */
 80001fc:	4b39      	ldr	r3, [pc, #228]	; (80002e4 <main+0x110>)
 80001fe:	6a1b      	ldr	r3, [r3, #32]
 8000200:	4a38      	ldr	r2, [pc, #224]	; (80002e4 <main+0x110>)
 8000202:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000206:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= 0x00100000;    /* set pin to AF1 for TIM2 CH1 */
 8000208:	4b36      	ldr	r3, [pc, #216]	; (80002e4 <main+0x110>)
 800020a:	6a1b      	ldr	r3, [r3, #32]
 800020c:	4a35      	ldr	r2, [pc, #212]	; (80002e4 <main+0x110>)
 800020e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000212:	6213      	str	r3, [r2, #32]

    // configure TIM2 to wrap around at 1 Hz
	// and toggle CH1 output when the counter value is 0
    RCC->APB1ENR |= 1;              /* enable TIM2 clock */
 8000214:	4b32      	ldr	r3, [pc, #200]	; (80002e0 <main+0x10c>)
 8000216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000218:	4a31      	ldr	r2, [pc, #196]	; (80002e0 <main+0x10c>)
 800021a:	f043 0301 	orr.w	r3, r3, #1
 800021e:	6413      	str	r3, [r2, #64]	; 0x40
    TIM2->PSC = 1600 - 1;           /* divided by 1600 */
 8000220:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000224:	f240 623f 	movw	r2, #1599	; 0x63f
 8000228:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = 10000 - 1;          /* divided by 10000 */
 800022a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800022e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000232:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->CCMR1 = 0x30;             /* set output to toggle on match */
 8000234:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000238:	2230      	movs	r2, #48	; 0x30
 800023a:	619a      	str	r2, [r3, #24]
    TIM2->CCR1 = 0;                 /* set match value */
 800023c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000240:	2200      	movs	r2, #0
 8000242:	635a      	str	r2, [r3, #52]	; 0x34
    TIM2->CCER |= 1;                /* enable ch 1 compare mode */
 8000244:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000248:	6a1b      	ldr	r3, [r3, #32]
 800024a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800024e:	f043 0301 	orr.w	r3, r3, #1
 8000252:	6213      	str	r3, [r2, #32]
    TIM2->CNT = 0;                  /* clear counter */
 8000254:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000258:	2200      	movs	r2, #0
 800025a:	625a      	str	r2, [r3, #36]	; 0x24
    TIM2->CR1 = 1;                  /* enable TIM2 */
 800025c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000260:	2201      	movs	r2, #1
 8000262:	601a      	str	r2, [r3, #0]

    // configure PA6 as input of TIM3 CH1
    RCC->AHB1ENR |=  1;             /* enable GPIOA clock */
 8000264:	4b1e      	ldr	r3, [pc, #120]	; (80002e0 <main+0x10c>)
 8000266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000268:	4a1d      	ldr	r2, [pc, #116]	; (80002e0 <main+0x10c>)
 800026a:	f043 0301 	orr.w	r3, r3, #1
 800026e:	6313      	str	r3, [r2, #48]	; 0x30
    GPIOA->MODER &= ~0x00003000;    /* clear pin mode */
 8000270:	4b1c      	ldr	r3, [pc, #112]	; (80002e4 <main+0x110>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a1b      	ldr	r2, [pc, #108]	; (80002e4 <main+0x110>)
 8000276:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800027a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  0x00002000;    /* set pin to alternate function */
 800027c:	4b19      	ldr	r3, [pc, #100]	; (80002e4 <main+0x110>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a18      	ldr	r2, [pc, #96]	; (80002e4 <main+0x110>)
 8000282:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000286:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~0x0F000000;   /* clear pin AF bits */
 8000288:	4b16      	ldr	r3, [pc, #88]	; (80002e4 <main+0x110>)
 800028a:	6a1b      	ldr	r3, [r3, #32]
 800028c:	4a15      	ldr	r2, [pc, #84]	; (80002e4 <main+0x110>)
 800028e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000292:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= 0x02000000;    /* set pin to AF2 for TIM3 CH1 */
 8000294:	4b13      	ldr	r3, [pc, #76]	; (80002e4 <main+0x110>)
 8000296:	6a1b      	ldr	r3, [r3, #32]
 8000298:	4a12      	ldr	r2, [pc, #72]	; (80002e4 <main+0x110>)
 800029a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800029e:	6213      	str	r3, [r2, #32]

    // configure TIM3 to do input capture with prescaler ...
    RCC->APB1ENR |= 2;              /* enable TIM3 clock */
 80002a0:	4b0f      	ldr	r3, [pc, #60]	; (80002e0 <main+0x10c>)
 80002a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002a4:	4a0e      	ldr	r2, [pc, #56]	; (80002e0 <main+0x10c>)
 80002a6:	f043 0302 	orr.w	r3, r3, #2
 80002aa:	6413      	str	r3, [r2, #64]	; 0x40
    TIM3->PSC = 16000 - 1;          /* divided by 16000 */
 80002ac:	4b0e      	ldr	r3, [pc, #56]	; (80002e8 <main+0x114>)
 80002ae:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80002b2:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->CCMR1 = 0x41;             /* set CH1 to capture at every edge */
 80002b4:	4b0c      	ldr	r3, [pc, #48]	; (80002e8 <main+0x114>)
 80002b6:	2241      	movs	r2, #65	; 0x41
 80002b8:	619a      	str	r2, [r3, #24]
    TIM3->CCER = 1;                 /* enable CH 1 capture rising edge */
 80002ba:	4b0b      	ldr	r3, [pc, #44]	; (80002e8 <main+0x114>)
 80002bc:	2201      	movs	r2, #1
 80002be:	621a      	str	r2, [r3, #32]
    TIM3->CR1 = 1;                  /* enable TIM3 */
 80002c0:	4b09      	ldr	r3, [pc, #36]	; (80002e8 <main+0x114>)
 80002c2:	2201      	movs	r2, #1
 80002c4:	601a      	str	r2, [r3, #0]

    while (1)
    {
        while (!(TIM3->SR & 2)) {}  /* wait until input edge is captured */
 80002c6:	bf00      	nop
 80002c8:	4b07      	ldr	r3, [pc, #28]	; (80002e8 <main+0x114>)
 80002ca:	691b      	ldr	r3, [r3, #16]
 80002cc:	f003 0302 	and.w	r3, r3, #2
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d0f9      	beq.n	80002c8 <main+0xf4>
        timestamp = TIM3->CCR1;     /* read captured counter value */
 80002d4:	4b04      	ldr	r3, [pc, #16]	; (80002e8 <main+0x114>)
 80002d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80002d8:	461a      	mov	r2, r3
 80002da:	4b04      	ldr	r3, [pc, #16]	; (80002ec <main+0x118>)
 80002dc:	601a      	str	r2, [r3, #0]
        while (!(TIM3->SR & 2)) {}  /* wait until input edge is captured */
 80002de:	e7f2      	b.n	80002c6 <main+0xf2>
 80002e0:	40023800 	.word	0x40023800
 80002e4:	40020000 	.word	0x40020000
 80002e8:	40000400 	.word	0x40000400
 80002ec:	20000020 	.word	0x20000020

080002f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002f4:	e7fe      	b.n	80002f4 <NMI_Handler+0x4>

080002f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002f6:	b480      	push	{r7}
 80002f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002fa:	e7fe      	b.n	80002fa <HardFault_Handler+0x4>

080002fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000300:	e7fe      	b.n	8000300 <MemManage_Handler+0x4>

08000302 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000302:	b480      	push	{r7}
 8000304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000306:	e7fe      	b.n	8000306 <BusFault_Handler+0x4>

08000308 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800030c:	e7fe      	b.n	800030c <UsageFault_Handler+0x4>

0800030e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800030e:	b480      	push	{r7}
 8000310:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000312:	bf00      	nop
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr

0800031c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000320:	bf00      	nop
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr

0800032a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800032a:	b480      	push	{r7}
 800032c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800032e:	bf00      	nop
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr

08000338 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800033c:	f000 f83e 	bl	80003bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000340:	bf00      	nop
 8000342:	bd80      	pop	{r7, pc}

08000344 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000348:	4b06      	ldr	r3, [pc, #24]	; (8000364 <SystemInit+0x20>)
 800034a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800034e:	4a05      	ldr	r2, [pc, #20]	; (8000364 <SystemInit+0x20>)
 8000350:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000354:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000358:	bf00      	nop
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	e000ed00 	.word	0xe000ed00

08000368 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000368:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800036c:	480d      	ldr	r0, [pc, #52]	; (80003a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800036e:	490e      	ldr	r1, [pc, #56]	; (80003a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000370:	4a0e      	ldr	r2, [pc, #56]	; (80003ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000374:	e002      	b.n	800037c <LoopCopyDataInit>

08000376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800037a:	3304      	adds	r3, #4

0800037c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800037c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800037e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000380:	d3f9      	bcc.n	8000376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000382:	4a0b      	ldr	r2, [pc, #44]	; (80003b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000384:	4c0b      	ldr	r4, [pc, #44]	; (80003b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000388:	e001      	b.n	800038e <LoopFillZerobss>

0800038a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800038a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800038c:	3204      	adds	r2, #4

0800038e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800038e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000390:	d3fb      	bcc.n	800038a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000392:	f7ff ffd7 	bl	8000344 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000396:	f000 f825 	bl	80003e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800039a:	f7ff ff1b 	bl	80001d4 <main>
  bx  lr    
 800039e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80003a0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80003a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003a8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003ac:	0800044c 	.word	0x0800044c
  ldr r2, =_sbss
 80003b0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003b4:	20000028 	.word	0x20000028

080003b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003b8:	e7fe      	b.n	80003b8 <ADC_IRQHandler>
	...

080003bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003c0:	4b06      	ldr	r3, [pc, #24]	; (80003dc <HAL_IncTick+0x20>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	461a      	mov	r2, r3
 80003c6:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <HAL_IncTick+0x24>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4413      	add	r3, r2
 80003cc:	4a04      	ldr	r2, [pc, #16]	; (80003e0 <HAL_IncTick+0x24>)
 80003ce:	6013      	str	r3, [r2, #0]
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	20000000 	.word	0x20000000
 80003e0:	20000024 	.word	0x20000024

080003e4 <__libc_init_array>:
 80003e4:	b570      	push	{r4, r5, r6, lr}
 80003e6:	4d0d      	ldr	r5, [pc, #52]	; (800041c <__libc_init_array+0x38>)
 80003e8:	4c0d      	ldr	r4, [pc, #52]	; (8000420 <__libc_init_array+0x3c>)
 80003ea:	1b64      	subs	r4, r4, r5
 80003ec:	10a4      	asrs	r4, r4, #2
 80003ee:	2600      	movs	r6, #0
 80003f0:	42a6      	cmp	r6, r4
 80003f2:	d109      	bne.n	8000408 <__libc_init_array+0x24>
 80003f4:	4d0b      	ldr	r5, [pc, #44]	; (8000424 <__libc_init_array+0x40>)
 80003f6:	4c0c      	ldr	r4, [pc, #48]	; (8000428 <__libc_init_array+0x44>)
 80003f8:	f000 f818 	bl	800042c <_init>
 80003fc:	1b64      	subs	r4, r4, r5
 80003fe:	10a4      	asrs	r4, r4, #2
 8000400:	2600      	movs	r6, #0
 8000402:	42a6      	cmp	r6, r4
 8000404:	d105      	bne.n	8000412 <__libc_init_array+0x2e>
 8000406:	bd70      	pop	{r4, r5, r6, pc}
 8000408:	f855 3b04 	ldr.w	r3, [r5], #4
 800040c:	4798      	blx	r3
 800040e:	3601      	adds	r6, #1
 8000410:	e7ee      	b.n	80003f0 <__libc_init_array+0xc>
 8000412:	f855 3b04 	ldr.w	r3, [r5], #4
 8000416:	4798      	blx	r3
 8000418:	3601      	adds	r6, #1
 800041a:	e7f2      	b.n	8000402 <__libc_init_array+0x1e>
 800041c:	08000444 	.word	0x08000444
 8000420:	08000444 	.word	0x08000444
 8000424:	08000444 	.word	0x08000444
 8000428:	08000448 	.word	0x08000448

0800042c <_init>:
 800042c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800042e:	bf00      	nop
 8000430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000432:	bc08      	pop	{r3}
 8000434:	469e      	mov	lr, r3
 8000436:	4770      	bx	lr

08000438 <_fini>:
 8000438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800043a:	bf00      	nop
 800043c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800043e:	bc08      	pop	{r3}
 8000440:	469e      	mov	lr, r3
 8000442:	4770      	bx	lr
