{"vcs1":{"timestamp_begin":1770155507.755837025, "rt":0.57, "ut":0.25, "st":0.21}}
{"vcselab":{"timestamp_begin":1770155508.500886124, "rt":0.62, "ut":0.45, "st":0.10}}
{"link":{"timestamp_begin":1770155509.264428841, "rt":0.79, "ut":0.36, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770155507.142165935}
{"VCS_COMP_START_TIME": 1770155507.142165935}
{"VCS_COMP_END_TIME": 1770155510.232796326}
{"VCS_USER_OPTIONS": "-sverilog lab1SOP.sv"}
{"vcs1": {"peak_mem": 1229877}}
{"stitch_vcselab": {"peak_mem": 1229924}}
