@ARTICLE{gnd_level, 
author={Normand, E.}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={Single event upset at ground level}, 
year={1996}, 
volume={43}, 
number={6}, 
pages={2742-2750}, 
keywords={DRAM chips;integrated circuit reliability;integrated circuit testing;neutron effects;DRAM chips;Weapons Neutron Research;atmospheric neutrons;computer systems;ground level;neutron beam;random access memory;single event upset;Aerospace electronics;Alpha particles;Biomedical measurements;Computer errors;Neutrons;Packaging;Particle beams;Random access memory;Read-write memory;Single event upset}, 
doi={10.1109/23.556861}, 
ISSN={0018-9499},}


@INPROCEEDINGS{single_bit1, 
author={Mukherjee, S.S. and Emer, J. and Reinhardt, S.K.}, 
booktitle={High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on}, 
title={The soft error problem: an architectural perspective}, 
year={2005}, 
pages={243-247}, 
keywords={computer architecture;microprocessor chips;system recovery;computer architecture;computer system design;double-bit errors;radiation-induced soft errors;soft error problem;soft error rate;Additives;Alpha particles;Computer architecture;Computer errors;Error analysis;Error correction;Particle measurements;Pollution measurement;Semiconductor device measurement;Testing}, 
doi={10.1109/HPCA.2005.37}, 
ISSN={1530-0897},}

@INPROCEEDINGS{single_bit2, 
author={Sha Li and Xiaoming Li}, 
booktitle={Performance Computing and Communications Conference (IPCCC), 2010 IEEE 29th International}, 
title={Soft error propagation in floating-point programs}, 
year={2010}, 
pages={239-246}, 
keywords={error correction codes;floating point arithmetic;software engineering;VLSI performance;circuit reliability;error correcting codes;floating-point arithmetic operation;floating-point representations;redundant execution technique;soft error propagation;Analytical models;Computational modeling;Computers;Error correction codes;Error probability;Fuses;Predictive models}, 
doi={10.1109/PCCC.2010.5682305}, 
ISSN={1097-2641},}


@article{single_bit3,
  title={Soft error resilience of probabilistic inference applications},
  author={Wong, Vicky and Horowitz, Mark},
  journal={SELSE II},
  year={2006}
}

@INPROCEEDINGS{single_bit_accurate_enuf, 
author={Liden, P. and Dahlgren, P. and Johansson, R. and Karlsson, J.}, 
booktitle={Fault-Tolerant Computing, 1994. FTCS-24. Digest of Papers., Twenty-Fourth International Symposium on}, 
title={On latching probability of particle induced transients in combinational networks}, 
year={1994}, 
pages={340-349}, 
keywords={CMOS integrated circuits;circuit reliability;combinatorial circuits;flip-flops;logic testing;probability;CMOS circuit;bit flips;combinational logic;combinational networks;heavy-ion hits;high-level simulations;latching probability;memory elements;particle induced transients;transistor stages;voltage pulse;CMOS logic circuits;Circuit faults;Circuit simulation;Combinational circuits;Intelligent networks;Latches;Pulse generation;Semiconductor device modeling;Single event transient;Voltage}, 
doi={10.1109/FTCS.1994.315626},}



@INPROCEEDINGS{1bit_flip_expt_no_multflips, 
author={Liden, P. and Dahlgren, P. and Johansson, R. and Karlsson, J.}, 
booktitle={Fault-Tolerant Computing, 1994. FTCS-24. Digest of Papers., Twenty-Fourth International Symposium on}, 
title={On latching probability of particle induced transients in combinational networks}, 
year={1994}, 
pages={340-349}, 
keywords={CMOS integrated circuits;circuit reliability;combinatorial circuits;flip-flops;logic testing;probability;CMOS circuit;bit flips;combinational logic;combinational networks;heavy-ion hits;high-level simulations;latching probability;memory elements;particle induced transients;transistor stages;voltage pulse;CMOS logic circuits;Circuit faults;Circuit simulation;Combinational circuits;Intelligent networks;Latches;Pulse generation;Semiconductor device modeling;Single event transient;Voltage}, 
doi={10.1109/FTCS.1994.315626},}



@inproceedings{SER_trends1,
  title={Soft error trends and mitigation techniques in memory devices},
  author={Slayman, Charles},
  booktitle={Reliability and Maintainability Symposium (RAMS), 2011 Proceedings-Annual},
  pages={1--5},
  year={2011},
  organization={IEEE}
}


@INPROCEEDINGS{SER_trends2, 
author={Seifert, N. and Slankard, P. and Kirsch, M. and Narasimham, B. and Zia, V. and Brookreson, C. and Vo, A. and Mitra, S and Gill, B. and Maiz, J.}, 
booktitle={Reliability Physics Symposium Proceedings, 2006. 44th Annual., IEEE International}, 
title={Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices}, 
year={2006}, 
pages={217-225}, 
keywords={CMOS integrated circuits;SRAM chips;alpha-particle effects;combinational circuits;logic devices;sequential circuits;CMOS bulk devices;SRAM;alpha particles;charge distributions;logic devices;radiation-induced soft error rates;sequentials logic;static combinational logic;Alpha particles;CMOS logic circuits;CMOS technology;Error analysis;Interleaved codes;Logic devices;Microprocessors;Neutrons;Random access memory;Testing;MBU;SER;SEU;SRAM;charge collection;logic;radiation;sequential;soft error}, 
doi={10.1109/RELPHY.2006.251220},}

@INPROCEEDINGS{SER_trends3_combn, 
author={Shivakumar, P. and Kistler, M. and Keckler, S.W. and Burger, D. and Alvisi, L.}, 
booktitle={Dependable Systems and Networks, 2002. DSN 2002. Proceedings. International Conference on}, 
title={Modeling the effect of technology trends on the soft error rate of combinational logic}, 
year={2002}, 
pages={389-398}, 
keywords={CMOS logic circuits;CMOS memory circuits;SRAM chips;combinational circuits;integrated circuit reliability;microprocessor chips;neutron effects;50 to 600 nm;CMOS memory circuits;SRAM cells;clock periods;combinational logic;computer system design;electrical masking;end-to-end model;high-energy neutrons;inverter delays;latching-window masking;logic circuits;microarchitectural trends;microprocessor style designs;soft error rate;technology scaling;technology trend effect modeling;unprotected memory elements;CMOS logic circuits;CMOS memory circuits;CMOS technology;Error analysis;Latches;Logic circuits;Microarchitecture;Neutrons;Random access memory;Semiconductor device modeling}, 
doi={10.1109/DSN.2002.1028924},}

@ARTICLE{mult_bit_mem1, 
author={Martin, R. C. and Ghoniem, N.M. and Song, Y. and Cable, J.S.}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={The Size Effect of Ion Charge Tracks on Single Event Multiple-Bit Upset}, 
year={1987}, 
volume={34}, 
number={6}, 
pages={1305-1309}, 
keywords={Algorithms;Computational modeling;Electrons;Energy exchange;Energy loss;Equations;Ionization;Kinetic energy;Particle scattering;Solids}, 
doi={10.1109/TNS.1987.4337470}, 
ISSN={0018-9499},}

@ARTICLE{mult_bit_mem2, 
author={Merelle, T. and Saigne, F. and Sagnes, B. and Gasiot, G. and Roche, Ph and Carriere, T. and Palau, M-C and Wrobel, F. and Palau, J. -M}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={Monte-Carlo simulations to quantify neutron-induced multiple bit upsets in advanced SRAMs}, 
year={2005}, 
volume={52}, 
number={5}, 
pages={1538-1544}, 
keywords={Monte Carlo methods;SRAM chips;neutron effects;Los Alamos neutron facility;Monte-Carlo simulations;SEU;SRAM;diffusion;neutron-induced multiple bit upsets;single event upsets;Alpha particles;Atmospheric modeling;CMOS technology;Computational modeling;Error correction;Error correction codes;Neutrons;Random access memory;Research and development;Single event upset;Bulk;Monte-Carlo;SEU;SRAM;diffusion;multiple bit upsets (MBU);neutron}, 
doi={10.1109/TNS.2005.855823}, 
ISSN={0018-9499},}


@INPROCEEDINGS{MBU_combn, 
author={Fazeli, M. and Ahmadian, S.N. and Miremadi, S.G. and Asadi, H. and Tahoori, M.B.}, 
booktitle={Design, Automation Test in Europe Conference Exhibition (DATE), 2011}, 
title={Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs)}, 
year={2011}, 
pages={1-6}, 
keywords={digital circuits;probability;MEPP;digital circuits;multiple event probability propagation;multiple event transients;probability set;soft error rate estimation;Circuit faults;Equations;Integrated circuit modeling;Logic gates;Mathematical model;Timing;Transient analysis}, 
doi={10.1109/DATE.2011.5763020}, 
ISSN={1530-1591},}


@INPROCEEDINGS{Mult_glitch_sing_strike1, 
author={Rossi, D. and Omana, M. and Toma, F. and Metra, C.}, 
booktitle={Defect and Fault Tolerance in VLSI Systems, 2005. DFT 2005. 20th IEEE International Symposium on}, 
title={Multiple transient faults in logic: an issue for next generation ICs?}, 
year={2005}, 
pages={352-360}, 
keywords={built-in self test;fault diagnosis;integrated circuit testing;logic testing;neutron effects;benchmark circuits;bidirectional errors;electrical level simulations;error occurrence likelihood;multiple transient faults;neutron effects;self-checking circuits;single cosmic ray neutrons;software tools;very deep submicron IC;Capacitance;Circuit faults;Circuit simulation;Error correction codes;Logic circuits;Neutrons;Protection;Sampling methods;Software tools;Voltage}, 
doi={10.1109/DFTVS.2005.47}, 
ISSN={1550-5774},}

@INPROCEEDINGS{Mult_glitch_sing_strike2, 
author={Rusu, C. and Bougerol, A. and Anghel, L. and Weulerse, C. and Buard, N. and Benhammadi, S. and Renaud, N. and Hubert, G. and Wrobel, F. and Carriere, T. and Gaillard, R.}, 
booktitle={On-Line Testing Symposium, 2007. IOLTS 07. 13th IEEE International}, 
title={Multiple Event Transient Induced by Nuclear Reactions in CMOS Logic Cells}, 
year={2007}, 
pages={137-145}, 
keywords={CMOS logic circuits;NAND circuits;logic simulation;nanoelectronics;radiation hardening (electronics);ASIC cell;CMOS logic cells;NAND gate;SPICE;atmospheric neutrons;multiple event transient;nanometer technologies;nuclear reactions;occurrence probability;output transient duration;single event transients;CMOS logic circuits;Circuit simulation;Databases;Discrete event simulation;Libraries;Neutrons;Nuclear power generation;Protons;Silicon;Single event upset}, 
doi={10.1109/IOLTS.2007.46},}

@ARTICLE{combn_masking, 
author={Baze, M.P. and Buchner, S.P.}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={Attenuation of single event induced pulses in CMOS combinational logic}, 
year={1997}, 
volume={44}, 
number={6}, 
pages={2217-2223}, 
keywords={CMOS logic circuits;SPICE;VLSI;circuit analysis computing;combinational circuits;ion beam effects;laser beam effects;logic testing;transient analysis;CMOS combinational logic;SPICE circuit analysis;VLSI;circuit bit error rates;digital CMOS design;focused laser simulations;heavy ion tests;pulsed lasers;response characteristics;single event induced pulses;transient pulse attenuation;transient pulse behavior;Attenuation;CMOS logic circuits;Circuit testing;Logic design;Logic testing;Optical attenuators;Optical pulse generation;Optical pulses;Pulse circuits;Single event upset}, 
doi={10.1109/23.659038}, 
ISSN={0018-9499},}

@ARTICLE{combn1_glitch_ht, 
author={Ramanarayanan, R. and Degalahal, V. and Krishnan, R. and Jungsub Kim and Narayanan, V. and Yuan Xie and Irwin, M.J. and Unlu, K.}, 
journal={Dependable and Secure Computing, IEEE Transactions on}, 
title={Modeling Soft Errors at the Device and Logic Levels for Combinational Circuits}, 
year={2009}, 
volume={6}, 
number={3}, 
pages={202-216}, 
keywords={combinational circuits;transient response;ISCAS-85 benchmark;circuit-level simulation;circuit-level soft-error estimation;combinational circuit;combinational logic;latch window masking;logic circuit;neutron-induced soft error model;radiation-induced soft error rate;transient current response;Combinational logic;Hardware reliability;Modeling techniques;Reliability;Soft errors;Soft-Error Analysis toolset;device.;logic;modeling}, 
doi={10.1109/TDSC.2007.70231}, 
ISSN={1545-5971},}

@ARTICLE{combn2_SEUTool, 
author={Massengill, L.W. and Baranski, A. E. and Van Nort, D. O. and Meng, J. and Bhuva, B.L.}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processor}, 
year={2000}, 
volume={47}, 
number={6}, 
pages={2609-2615}, 
keywords={bit-slice computers;circuit simulation;fault simulation;hardware description languages;logic simulation;microprocessor chips;radiation effects;4 bit;AM2901 bitslice processor;SEUTool;VHDL based simulator;combinational circuitry;combinational logic;custom design;fault propagation;sequential circuits;single-event effects;upset effects;CMOS logic circuits;Circuit faults;Circuit simulation;Clocks;Combinational circuits;Latches;Microprocessors;Registers;Semiconductor device modeling;Sequential circuits}, 
doi={10.1109/23.903816}, 
ISSN={0018-9499},}


@INPROCEEDINGS{combn3_algo, 
author={Rao, R.R. and Chopra, K. and Blaauw, D and Sylvester, D}, 
booktitle={Design, Automation and Test in Europe, 2006. DATE '06. Proceedings}, 
title={An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits}, 
year={2006}, 
volume={1}, 
pages={1-6}, 
keywords={VLSI;Weibull distribution;combinational circuits;integrated circuit reliability;integrated circuit testing;integrated logic circuits;radiation effects;Weibull function;combinational circuits;nanoscale VLSI design;rate distribution functions;soft error rate;transient waveforms;Combinational circuits;Error analysis;Integrated circuit technology;Latches;Logic arrays;Logic devices;P-n junctions;Runtime;Single event upset;Voltage}, 
doi={10.1109/DATE.2006.244060},}

@INPROCEEDINGS{combn_seq, 
author={Hayes, J.P. and Polian, I. and Becker, B.}, 
booktitle={VLSI Test Symposium, 2007. 25th IEEE}, 
title={An Analysis Framework for Transient-Error Tolerance}, 
year={2007}, 
pages={249-255}, 
keywords={adders;combinational circuits;fault simulation;logic testing;probability;sequential circuits;adders;circuit behavior;combinational circuits;critical soft-error rate;logic circuits;sequential circuits;single transient fault model;soft errors;temporary stuck-at fault;transient error probability;transient-error tolerance;Circuit faults;Circuit synthesis;Circuit testing;Costs;Delay;Error correction;Flip-flops;Logic circuits;Protection;Transient analysis}, 
doi={10.1109/VTS.2007.13}, 
ISSN={1093-0167},}



@INPROCEEDINGS{seq1_algo, 
author={Asadi, H. and Tahoori, M.B.}, 
booktitle={Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on}, 
title={Soft Error Derating Computation in Sequential Circuits}, 
year={2006}, 
pages={497-501}, 
keywords={Monte Carlo methods;estimation theory;logic design;probability;sequential circuits;Monte-Carlo simulation;computer systems;latching probability estimation;sequential circuits;signal probabilities;soft error rate;soft error tolerant design;static timing analysis;CMOS technology;Circuit faults;Computer errors;Error analysis;Flip-flops;Logic;Sequential circuits;Signal analysis;Single event transient;Timing}, 
doi={10.1109/ICCAD.2006.320164}, 
ISSN={1092-3152},}

@INPROCEEDINGS{observ_algo, 
author={Choudhury, M.R. and Mohanram, K.}, 
booktitle={Design, Automation Test in Europe Conference Exhibition, 2007. DATE '07}, 
title={Accurate and scalable reliability analysis of logic circuits}, 
year={2007}, 
pages={1-6}, 
keywords={circuit reliability;logic circuits;probability;NP-hard;benchmark circuits;coupling probability theory;logic circuits;reliability analysis;Algorithm design and analysis;Analytical models;Circuit analysis;Circuit synthesis;Circuit testing;Coupling circuits;Failure analysis;Logic circuits;Logic testing;Reliability theory}, 
doi={10.1109/DATE.2007.364503},}

@INPROCEEDINGS{ASERTA_tool_algo, 
author={Dhillon, Y.S. and Diril, A.U. and Chatterjee, A.}, 
booktitle={Design, Automation and Test in Europe, 2005. Proceedings}, 
title={Soft-error tolerance analysis and optimization of nanometer circuits}, 
year={2005}, 
pages={288-293 Vol. 1}, 
keywords={circuit optimisation;combinational circuits;fault tolerance;integrated circuit design;integrated circuit reliability;logic design;ASERTA;CMOS combinational logic circuits;SERTOPT;alpha-particle strikes;atmospheric neutron strikes;channel length optimization;circuit unreliability estimation;device scaling;electrical masking;glitch tolerance;latching-window masking;logical masking;nanometer circuit optimization;node capacitance reduction;noise margin reduction;soft-error rate;soft-error tolerance analysis;supply voltage optimization;supply/threshold voltage scaling;timing constraints;Capacitance;Circuit analysis;Circuit noise;Design optimization;Nanoscale devices;Neutrons;Noise reduction;SPICE;Threshold voltage;Tolerance analysis}, 
doi={10.1109/DATE.2005.274}, 
ISSN={1530-1591},}

@INPROCEEDINGS{masking_systemFIT_algo, 
author={Holcomb, D. and Wenchao Li and Seshia, S.A.}, 
booktitle={Design, Automation Test in Europe Conference Exhibition, 2009. DATE '09.}, 
title={Design as you see FIT: System-level soft error analysis of sequential circuits}, 
year={2009}, 
pages={785-790}, 
keywords={combinational circuits;hardening;logic design;sequential circuits;Pareto-optimal hardening;combinational circuits;digital circuits;failures in time rate;gate hardening;latch hardening;low-FIT sequential circuit;system-level failures;system-level soft error analysis;Circuit simulation;Circuit synthesis;Combinational circuits;Computer errors;Digital circuits;Error analysis;Latches;Logic;Sequential circuits;Timing}, 
doi={10.1109/DATE.2009.5090770}, 
ISSN={1530-1591},}


@INPROCEEDINGS{mars_SER_algo_hardng, 
author={Miskov-Zivanov, N. and Marculescu, D.}, 
booktitle={Design Automation Conference, 2006 43rd ACM/IEEE}, 
title={MARS-C: modeling and reduction of soft errors in combinational circuits}, 
year={2006}, 
pages={767-772}, 
keywords={Boolean functions;binary decision diagrams;circuit reliability;combinational circuits;logic design;radiation hardening (electronics);ADD;BDD;HSPICE;circuit analysis;circuit reliability;circuit simulation;combinational circuits;feature size shrinking;nanoscale circuits;radiation effect;radiation hardening;selective gate sizing;soft errors modeling;soft errors reduction;supply voltages reduction;transient faults;Boolean functions;Circuit analysis;Circuit faults;Circuit simulation;Combinational circuits;Data structures;Error analysis;Pattern analysis;Radiation hardening;Voltage;Reliability;SER;reliability symbolic techniques}, 
doi={10.1109/DAC.2006.229323}, 
ISSN={0738-100X},}



@ARTICLE{masking_scaling_trends_phy, 
author={Karnik, T. and Hazucha, P.}, 
journal={Dependable and Secure Computing, IEEE Transactions on}, 
title={Characterization of soft errors caused by single event upsets in CMOS processes}, 
year={2004}, 
volume={1}, 
number={2}, 
pages={128-143}, 
keywords={CMOS integrated circuits;VLSI;alpha-particle effects;errors;fault tolerance;integrated circuit design;memory architecture;microprocessor chips;sequential circuits;CMOS processes;Si;VLSI circuits;accelerated measurement;charge collection effects;design parameter;error tolerance;high-intensity neutron beam;high-performance microprocessors;logic circuits;memory circuits;power-performance-area trade offs;radiation particle interactions;radiation-induced single event upsets;sequential logic cells;silicon;soft error characterization;soft error rate;system reliability;technology scaling trends;CMOS process;CMOS technology;Error analysis;Logic circuits;Microprocessors;Reliability;Silicon;Single event transient;Single event upset;Very large scale integration;65;Index Terms- High performance;error tolerance;reliability;single event upset.;soft error}, 
doi={10.1109/TDSC.2004.14}, 
ISSN={1545-5971},}


@ARTICLE{seq_SER1, 
author={Miskov-Zivanov, N. and Marculescu, D.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Modeling and Optimization for Soft-Error Reliability of Sequential Circuits}, 
year={2008}, 
volume={27}, 
number={5}, 
pages={803-816}, 
keywords={Markov processes;binary decision diagrams;electronic engineering computing;logic design;sequential circuits;Markov chain theory;algebraic decision diagram;binary decision diagram;sequential circuit;soft-error rate evaluation;soft-error reliability;symbolic modeling;Boolean functions;Circuit faults;Circuit simulation;Clocks;Data structures;Digital systems;Radiation hardening;Sequential circuits;Steady-state;Voltage;Combinational logic circuits;reliability;sequential logic circuits;symbolic manipulation}, 
doi={10.1109/TCAD.2008.917591}, 
ISSN={0278-0070},}

@INPROCEEDINGS{single_bit_flip_element, 
author={Wang, N.J. and Quek, J. and Rafacz, T.M. and Patel, S.J.}, 
booktitle={Dependable Systems and Networks, 2004 International Conference on}, 
title={Characterizing the effects of transient faults on a high-performance processor pipeline}, 
year={2004}, 
pages={61-70}, 
keywords={fault simulation;fault tolerant computing;logic testing;microprocessor chips;digital systems;fault injection;high performance microprocessors;microarchitectures;nanometer lithographies;processor pipeline;register transfer level model;transient faults;Digital systems;Failure analysis;Lithography;Microarchitecture;Microprocessors;Out of order;Pipelines;Protection;Registers;Software performance}, 
doi={10.1109/DSN.2004.1311877},}

@article{correlations1,
year={2013},
issn={0923-8174},
journal={Journal of Electronic Testing},
volume={29},
number={2},
doi={10.1007/s10836-013-5365-0},
title={CEP: Correlated Error Propagation for Hierarchical Soft Error Analysis},
url={http://dx.doi.org/10.1007/s10836-013-5365-0},
publisher={Springer US},
keywords={Soft error; Error probability; Logic masking; Signal correlation},
author={Chen, Liang and Ebrahimi, Mojtaba and Tahoori, MehdiB.},
pages={143-158},
language={English}
}


@ARTICLE{correlations2, 
author={Miskov-Zivanov, Natasa and Marculescu, D.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach}, 
year={2010}, 
volume={29}, 
number={10}, 
pages={1614-1627}, 
keywords={circuit optimisation;circuit reliability;combinational circuits;error statistics;flip-flops;sequential circuits;transients;circuit optimization;combinational circuits;error rates;logic circuits;masking factors;multiple transient faults;multiple-bit upsets;output error probabilities;radiation-induced faults;reconvergent fanout-induced glitches;reliability concern;sequential circuits;state flip-flops;Analytical models;Circuit faults;Computational modeling;Integrated circuit modeling;Logic circuits;Logic gates;Transient analysis;Logic circuits;reliability;symbolic manipulation;transient faults}, 
doi={10.1109/TCAD.2010.2061131}, 
ISSN={0278-0070},}


@ARTICLE{correlations3_mult_upsets, 
author={Hungse Cha and Rudnick, E.M. and Patel, J.H. and Iyer, R.K. and Choi, G.S.}, 
journal={Computers, IEEE Transactions on}, 
title={A gate-level simulation environment for alpha-particle-induced transient faults}, 
year={1996}, 
volume={45}, 
number={11}, 
pages={1248-1256}, 
keywords={alpha-particle effects;circuit analysis computing;mixed analogue-digital integrated circuits;sequential circuits;ISCAS-89 sequential benchmark circuits;alpha-particle-induced transient faults;digital mode simulators;gate-level simulation environment;latch operation;latch outputs;realistic fault models;transient fault phenomenon;transient pulse;zero-delay parallel fault simulator;Application software;Circuit faults;Circuit simulation;Computational modeling;Computer errors;Fault tolerance;Hardware;Latches;Single event upset;Timing}, 
doi={10.1109/12.544481}, 
ISSN={0018-9340},}


@ARTICLE{SEU_physics1, 
author={Dodd, P.E. and Massengill, L.W.}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={Basic mechanisms and modeling of single-event upset in digital microelectronics}, 
year={2003}, 
volume={50}, 
number={3}, 
pages={583-602}, 
keywords={MOS digital integrated circuits;combinational circuits;integrated circuits;nuclear electronics;radiation effects;random-access storage;charge collection;combinational logic;digital microelectronics;heavy ion irradiation;integrated circuits;random access memories;silicon MOS;single-event upset;terrestrial cosmic rays;Circuits;DRAM chips;Laboratories;Logic devices;MOS devices;Microelectronics;SRAM chips;Silicon;Single event upset;Space technology}, 
doi={10.1109/TNS.2003.813129}, 
ISSN={0018-9499},}


@INPROCEEDINGS{SEU_physics2, 
author={May, Timothy C. and Woods, Murray H.}, 
booktitle={Reliability Physics Symposium, 1978. 16th Annual}, 
title={A New Physical Mechanism for Soft Errors in Dynamic Memories}, 
year={1978}, 
pages={33-40}, 
keywords={Alpha particles;DRAM chips;Electrons;Error analysis;Ionizing radiation;MOS capacitors;Packaging;Radioactive decay;Radioactive materials;Random access memory}, 
doi={10.1109/IRPS.1978.362815}, 
ISSN={0735-0791},}

@ARTICLE{SEU_phy3, 
author={Dodd, P.E. and Sexton, F.W. and Winokur, P.S.}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={Three-dimensional simulation of charge collection and multiple-bit upset in Si devices}, 
year={1994}, 
volume={41}, 
number={6}, 
pages={2005-2017}, 
keywords={CMOS memory circuits;SRAM chips;alpha-particle effects;elemental semiconductors;ion beam effects;semiconductor diodes;semiconductor epitaxial layers;silicon;space vehicle electronics;/spl alpha/-particle strikes;100 MeV;5 MeV;CMOS SRAM cells;Fe;Fe ion;Si;Si devices;carrier-carrier scattering models;charge-collection transient;concentration gradients;current response;drift collection;epitaxial structures;funneling effect;lightly-doped substrates;low-density charge tracks;mixed-mode simulation;multiple-bit upset;n/sup +//p diodes;passive external loads;resistive loads;three-dimensional numerical simulation;upset mechanisms;CMOS technology;Diodes;Doping;Iron;Light scattering;Numerical simulation;Random access memory;Silicon;Substrates}, 
doi={10.1109/23.340536}, 
ISSN={0018-9499},}


@ARTICLE{SEU_expts_satellite, 
author={Binder, D. and Smith, E.C. and Holman, A. B.}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={Satellite Anomalies from Galactic Cosmic Rays}, 
year={1975}, 
volume={22}, 
number={6}, 
pages={2675-2680}, 
keywords={Artificial satellites;Capacitance;Cosmic rays;Digital circuits;Electron beams;Flip-flops;Ionization;Plasma temperature;Scanning electron microscopy;Voltage}, 
doi={10.1109/TNS.1975.4328188}, 
ISSN={0018-9499},}

@ARTICLE{SEU_expts_IBM, 
author={Ziegler, J.F. and Curtis, H. W. and Muhlfeld, H.P. and Montrose, C.J. and Chin, B. and Nicewicz, M. and Russell, C. A. and Wang, W. Y. and Freeman, L. B. and Hosier, P. and LaFave, L. E. and Walsh, J.L. and Orro, J. M. and Unger, G. J. and Ross, J. M. and O'Gorman, T.J. and Messina, B. and Sullivan, T.D. and Sykes, A. J. and Yourke, H. and Enger, T. A. and Tolat, V. and Scott, T. S. and Taber, A. H. and Sussman, R. J. and Klein, W. A. and Wahaus, C. W.}, 
journal={IBM Journal of Research and Development}, 
title={IBM experiments in soft fails in computer electronics }, 
year={1996}, 
volume={40}, 
number={1}, 
pages={3-18}, 
doi={10.1147/rd.401.0003}, 
ISSN={0018-8646},}


@inproceedings{fanout_multiple_paths1,
 author = {Rao, Rajeev R. and Blaauw, David and Sylvester, Dennis},
 title = {Soft error reduction in combinational logic using gate resizing and flipflop selection},
 booktitle = {Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design},
 series = {ICCAD '06},
 year = {2006},
 isbn = {1-59593-389-1},
 location = {San Jose, California},
 pages = {502--509},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/1233501.1233603},
 doi = {10.1145/1233501.1233603},
 acmid = {1233603},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@INPROCEEDINGS{fanout_multiple_paths2, 
author={Prasanth, V. and Singh, V. and Parekhji, R.}, 
booktitle={On-Line Testing Symposium (IOLTS), 2011 IEEE 17th International}, 
title={Reduced overhead soft error mitigation using error control coding techniques}, 
year={2011}, 
pages={163-168}, 
keywords={error correction codes;error detection codes;flip-flops;integrated circuit reliability;optimisation;device failure;electronic devices;error control coding techniques;error correction code;error detection code;flip-flops;optimization techniques;reduced overhead soft error mitigation;reliability challenges;reliability failure mechanism;soft error correction;soft error detection;Circuit faults;Clocks;Error correction;Flip-flops;Logic gates;Redundancy;Timing;Error Control Coding;Fault space reduction;Soft errors}, 
doi={10.1109/IOLTS.2011.5993831},}


@ARTICLE{double_exp_drain_cur1, 
author={Quming Zhou and Mohanram, K.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Gate sizing to radiation harden combinational logic}, 
year={2006}, 
volume={25}, 
number={1}, 
pages={155-166}, 
keywords={combinational circuits;integrated circuit reliability;logic circuits;logic design;radiation hardening (electronics);70 to 180 nm;combinational logic circuits;gate level radiation hardening;gate sizing;logical masking probability;single event upsets;soft error failure rate;Application software;Circuit faults;Combinational circuits;Computer errors;Costs;Delay;Electrical fault detection;Logic;Radiation hardening;Single event transient;Gate sizing;radiation hardening;soft errors}, 
doi={10.1109/TCAD.2005.853696}, 
ISSN={0278-0070},}


@INPROCEEDINGS{double_exp2, 
author={Chong Zhao and Dey, S.}, 
booktitle={Computer Design, 2007. ICCD 2007. 25th International Conference on}, 
title={Modeling soft error effects considering process variations}, 
year={2007}, 
pages={376-381}, 
keywords={CMOS integrated circuits;combinational circuits;integrated circuit modelling;integrated circuit reliability;statistical analysis;CMOS digital circuits;combinational circuits;inter-die channel length variation;modeling soft error effects;radiation-induced soft error;reliability degradation;statistical approach;transient soft error;CMOS digital integrated circuits;Combinational circuits;Degradation;Digital circuits;Logic devices;Logic gates;Random variables;Semiconductor device modeling;Single event upset;Very large scale integration}, 
doi={10.1109/ICCD.2007.4601927}, 
ISSN={1063-6404},}

@ARTICLE{drain_cur2, 
author={Neto, E.H. and Ribeiro, I. and Vieira, M. and Wirth, G. and Kastensmidt, F.L.}, 
journal={Micro, IEEE}, 
title={Using Bulk Built-in Current Sensors to Detect Soft Errors}, 
year={2006}, 
volume={26}, 
number={5}, 
pages={10-18}, 
keywords={SPICE;built-in self test;circuit simulation;combinational circuits;integrated circuit design;integrated circuit testing;logic testing;sequential circuits;SPICE simulations;built-in current sensors;combinational logic;digital system design;integrated circuits;power consumption;sequential logic;soft error detection;Circuit faults;Logic devices;Monitoring;Neutrons;Protons;Pulse generation;Registers;SPICE;Signal generators;Silicon;Built-in tests;Error-checking;Reliability;Testing;and Fault-Tolerance}, 
doi={10.1109/MM.2006.103}, 
ISSN={0272-1732},}


@INPROCEEDINGS{multiple_errors_archlevel,
    author = {Jason Blome and Scott Mahlke and Daryl Bradley and Krisztián Flautner},
    title = {A microarchitectural analysis of soft error propagation in a production-level embedded microprocessor},
    booktitle = {In Proceedings of the First Workshop on Architecture Reliability},
    year = {2005}
}


@INPROCEEDINGS{SEAT_LA_SER_estimation,
author={Rajaramant, R. and Kim, J.S. and Vijaykrishnan, N. and Xie, Y. and Irwin, M.J.},
booktitle={VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design., 19th International Conference on},
title={SEAT-LA: a soft error analysis tool for combinational logic},
year={2006},
pages={4 pp.-},
keywords={combinational circuits;logic analysers;logic testing;radiation hardening (electronics);cell libraries;combinational logic;logic analysers;logic circuits;soft error analysis tool;soft error rates;state elements;voltage pulse;Charge carrier processes;Circuit simulation;Combinational circuits;Engineering profession;Error analysis;Laboratories;Latches;Libraries;Logic circuits;Voltage},
doi={10.1109/VLSID.2006.143},
ISSN={1063-9667},}


@INPROCEEDINGS{FASER_SER_estimation,
author={Bin Zhang and Wei-Shen Wang and Orshansky, M.},
booktitle={Quality Electronic Design, 2006. ISQED '06. 7th International Symposium on},
title={FASER: fast analysis of soft error susceptibility for cell-based designs},
year={2006},
pages={6 pp.-760},
keywords={SPICE;benchmark testing;binary decision diagrams;combinational circuits;error analysis;integrated circuit reliability;network analysis;100 nm;CMOS technology;FASER;SPICE-based simulation;arbitrary combinational circuits;benchmark circuits;binary decision diagrams;bit error rate;cell-based designs;circuit partitioning;commercial electronics reliability;error rates;fast analysis of soft error susceptibility;logical masking;single event upsets;static analysis;vector less analysis;Bit error rate;Boolean functions;CMOS technology;Circuit simulation;Combinational circuits;Computational modeling;Data structures;Error analysis;Libraries;Single event upset},
doi={10.1109/ISQED.2006.64},}

@INPROCEEDINGS{static_algo_SER_estimation,
author={Rao, R.R. and Chopra, K. and Blaauw, D and Sylvester, D},
booktitle={Design, Automation and Test in Europe, 2006. DATE '06. Proceedings},
title={An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits},
year={2006},
volume={1},
pages={1-6},
keywords={VLSI;Weibull distribution;combinational circuits;integrated circuit reliability;integrated circuit testing;integrated logic circuits;radiation effects;Weibull function;combinational circuits;nanoscale VLSI design;rate distribution functions;soft error rate;transient waveforms;Combinational circuits;Error analysis;Integrated circuit technology;Latches;Logic arrays;Logic devices;P-n junctions;Runtime;Single event upset;Voltage},
doi={10.1109/DATE.2006.244060},}


@inproceedings{symbolic_BDD_SER_estimation,
  title={Symbolic simulation of the propagation and filtering of transient faulty pulses},
  author={Zhang, Bin and Orshansky, Michael},
  booktitle={Workshop on system effects of logic efforts},
  year={2005}
}


@ARTICLE{BDD_SER_Miskov-Zivanov,
author={Miskov-Zivanov, N. and Marculescu, D.},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={Circuit Reliability Analysis Using Symbolic Techniques},
year={2006},
volume={25},
number={12},
pages={2638-2649},
keywords={binary decision diagrams;circuit reliability;combinational circuits;symbol manipulation;algebraic decision diagrams;binary decision diagrams;circuit reliability analysis;combinational circuit reliability;combinational logic;logic circuits;mean output error susceptibility;soft errors;symbolic techniques;unified symbolic analysis;Boolean functions;Circuit analysis;Circuit faults;Circuit noise;Combinational circuits;Data structures;Interference;Logic circuits;Manufacturing;Noise reduction;Combinational logic circuits;reliability;symbolic manipulation},
doi={10.1109/TCAD.2006.882592},
ISSN={0278-0070},}


@INPROCEEDINGS{mult_combn_scaling,
    author = {Smita Krishnaswamy and Igor L. Markov and John P. Hayes},
    title = {When are multiple gate errors significant in logic circuits},
    booktitle = {In Proceedings of the 2nd Workshop on System effects of Logic Soft Errors (SESLE-2},
    year = {2006}
}


@article{prob_matrix_ADD_SER,
 author = {Krishnaswamy, Smita and Viamontes, George F. and Markov, Igor L. and Hayes, John P.},
 title = {Probabilistic transfer matrices in symbolic reliability analysis of logic circuits},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {January 2008},
 volume = {13},
 number = {1},
 month = feb,
 year = {2008},
 issn = {1084-4309},
 pages = {8:1--8:35},
 articleno = {8},
 numpages = {35},
 url = {http://doi.acm.org/10.1145/1297666.1297674},
 doi = {10.1145/1297666.1297674},
 acmid = {1297674},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Symbolic analysis, fault tolerance},
} 



@INPROCEEDINGS{reliability_issues_scaling,
author={McPherson, J.W.},
booktitle={Design Automation Conference, 2006 43rd ACM/IEEE},
title={Reliability challenges for 45nm and beyond},
year={2006},
pages={176-181},
keywords={CMOS integrated circuits;copper;current density;integrated circuit interconnections;integrated circuit reliability;low-k dielectric thin films;nanotechnology;CMOS materials;RC time-delay;current density;grain boundary scattering;high duty-cycle applications;high thermal-resistance packaging;interconnect time delay;intrinsic reliability limits;localized hot spots;low-k dielectric;surface scattering;very narrow interconnects;voltage overshoots;Boundary conditions;CMOS technology;Costs;Dielectrics;Instruments;MOSFET circuits;Materials reliability;Silicides;Thermal resistance;Voltage;CMOS;Design;Performance;Reliability;design;materials;reliability;scaling},
doi={10.1109/DAC.2006.229181},
ISSN={0738-100X},}

@INPROCEEDINGS{reliability_permanent_transient,
author={Constantinescu, C.},
booktitle={Dependable Systems and Networks, 2002. DSN 2002. Proceedings. International Conference on},
title={Impact of deep submicron technology on dependability of VLSI circuits},
year={2002},
pages={205-209},
keywords={VLSI;data integrity;fault tolerant computing;integrated circuit design;integrated circuit manufacture;integrated circuit reliability;microprocessor chips;timing;COTS;VLSI circuit dependability;VLSI circuit design;case studies;commercial-off-the-shelf systems;data integrity;deep submicron technology;interconnect dimensions;intermittent faults;manufacturing residuals;microprocessors;permanent faults;power voltages;semiconductor industry;semiconductor technology;timing violations;transient faults;transistor;Circuit faults;Frequency;Integrated circuit interconnections;Microprocessors;Performance gain;Semiconductor device manufacture;Timing;Transistors;Very large scale integration;Voltage},
doi={10.1109/DSN.2002.1028901},}


@online{ngspice,
 title = {NGSPICE},
 howpublished = {\url{http://ngspice.sourceforge.net/}},
year = {2013},
 
}

@article{single_flip_arch,
 author = {Wang, Nicholas J. and Mahesri, Aqeel and Patel, Sanjay J.},
 title = {Examining ACE analysis reliability estimates using fault-injection},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2007},
 volume = {35},
 number = {2},
 month = jun,
 year = {2007},
 issn = {0163-5964},
 pages = {460--469},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1273440.1250719},
 doi = {10.1145/1273440.1250719},
 acmid = {1250719},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {fault tolerance, measurement techniques, microprocessors, soft errors},
} 


@article{Tange2011a,
 title = {GNU Parallel - The Command-Line Power Tool},
 author = {O. Tange},
 address = {Frederiksberg, Denmark},
 journal = {;login: The USENIX Magazine},
 month = {Feb},
 number = {1},
 volume = {36},
 year = {2011},
 pages = {42-47},
 note = {\url{http://www.gnu.org/s/parallel}},
}



@online{synopsys,
 title = {Synopsys},
 howpublished = {\url{http://www.synopsys.com/}},
 }



@online{modelsim,
 title = {ModelSim},
 howpublished = {\url{http://model.com/}},
year = {2010},
 }



@online{cadence,
 title = {Cadence tools},
 howpublished = {\url{http://www.cadence.com/}},
year = {2010},
}


@online{osu,
 title = {OSU models},
 howpublished = {\url{ http://vcag.ecen.okstate.edu/projects/scells/download/MOSIS_SCMOS/}},
year = {2005},
}


@online{stm,
 title = {S.T Microelectronics models},
 howpublished = {\url{http://www.st.com/}},
year = {2008},
}


@ARTICLE{multibit_gatemodel, 
author={Saggese, G.P. and Wang, N.J. and Kalbarczyk, Z.T. and Patel, S.J. and Iyer, R.K.}, 
journal={Micro, IEEE}, 
title={An experimental study of soft errors in microprocessors}, 
year={2005}, 
volume={25}, 
number={6}, 
pages={30-39}, 
keywords={computer architecture;embedded systems;error detection;logic design;microprocessor chips;DLX processor;combinational logic;embedded applications;high-performance alpha processor;microarchitectures;microprocessors;sequential logic;soft errors;Application software;Computer crashes;Computer errors;Electromagnetic interference;Flip-flops;Logic devices;Microprocessors;Pins;Registers;Voltage;Assessment and Protection Techniques;Fault Injection;Microprocessor Architecture;Soft error sensitivity;Soft errors}, 
doi={10.1109/MM.2005.104}, 
ISSN={0272-1732},}

@ARTICLE{ReStore_single-bitflip, 
author={Wang, N.J. and Patel, S.J.}, 
journal={Dependable and Secure Computing, IEEE Transactions on}, 
title={ReStore: Symptom-Based Soft Error Detection in Microprocessors}, 
year={2006}, 
month={July}, 
volume={3}, 
number={3}, 
pages={188-201}, 
keywords={checkpointing;error correction codes;error detection;logic testing;microprocessor chips;software fault tolerance;ReStore architecture;ReStore framework;buffer miss;cache miss;checkpointing hardware;control flow misspeculation;mean time between failures;microprocessor soft error;soft error event recovery;symptom-based soft error detection;Checkpointing;Costs;Error correction codes;Hardware;Large scale integration;Microprocessors;Pipelines;Protection;Random access memory;Tides;Simulation;fault injection;fault tolerance;redundant design.}, 
doi={10.1109/TDSC.2006.40}, 
ISSN={1545-5971},}


@INPROCEEDINGS{single-cycle-prop1, 
author={Seongwoo Kim and Somani, A.K.}, 
booktitle={Dependable Systems and Networks, 2002. DSN 2002. Proceedings. International Conference on}, 
title={Soft error sensitivity characterization for microprocessor dependability enhancement strategy}, 
year={2002}, 
month={}, 
pages={416-425}, 
keywords={circuit reliability;fault tolerant computing;microprocessor chips;RTL model;computation integrity;error-sensitive blocks;functional block level;microprocessor dependability enhancement strategy;picoJava-II;processor logic block;program run-time;realistic fault model;redundancy;soft error sensitivity;software simulated fault injections;Circuit faults;Computational modeling;Computer errors;Computer simulation;Error analysis;Fault tolerance;Hardware;Logic;Manufacturing;Microprocessors}, 
doi={10.1109/DSN.2002.1028927},}


@INPROCEEDINGS{single-cycle-prop2,
    author = {Jason Blome and Scott Mahlke and Daryl Bradley and Krisztián Flautner},
    title = {A microarchitectural analysis of soft error propagation in a production-level embedded microprocessor},
    booktitle = {In Proceedings of the First Workshop on Architecture Reliability},
    year = {2005}
}

@INPROCEEDINGS{multi-cycle-prop1_FFs, 
author={Asadi, H. and Tahoori, M.B.}, 
booktitle={Defect and Fault Tolerance in VLSI Systems, 2005. DFT 2005. 20th IEEE International Symposium on}, 
title={Soft error modeling and protection for sequential elements}, 
year={2005}, 
month={Oct}, 
pages={463-471}, 
keywords={fault tolerance;flip-flops;integrated circuit reliability;network analysis;radiation effects;sequential circuits;clock cycles;fault injection;flip flops;memory cells;multicycle error propagation behavior;sequential elements;soft error modeling;system bistables;system vulnerability;system-level soft error rate;Analytical models;Circuit faults;Clocks;Error analysis;Error correction codes;Flip-flops;Latches;Performance analysis;Power system protection;Single event upset}, 
doi={10.1109/DFTVS.2005.61}, 
ISSN={1550-5774},}

@INPROCEEDINGS{multi-cycle-prop2, 
author={Miskov-Zivanov, N. and Marculescu, D.}, 
booktitle={Design, Automation Test in Europe Conference Exhibition, 2007. DATE '07}, 
title={Soft Error Rate Analysis for Sequential Circuits}, 
year={2007}, 
month={April}, 
pages={1-6}, 
keywords={combinational circuits;error analysis;network analysis;sequential circuits;combinational circuit susceptibility;probabilistic sequential circuit analysis;sequential circuits;soft error rate analysis;symbolic modeling;Boolean functions;Circuit analysis;Circuit faults;Clocks;Combinational circuits;Data structures;Digital systems;Error analysis;Sequential circuits;Voltage}, 
doi={10.1109/DATE.2007.364500},}

@INPROCEEDINGS{strike_on_FFs, 
author={Krautz, U. and Pflanz, M. and Jacobi, C. and Tast, H. -W and Weber, K. and Vierhaus, H.T.}, 
booktitle={Design, Automation and Test in Europe, 2006. DATE '06. Proceedings}, 
title={Evaluating Coverage of Error Detection Logic for Soft Errors using Formal Methods}, 
year={2006}, 
month={March}, 
volume={1}, 
pages={1-6}, 
keywords={binary decision diagrams;error correction;error detection;fault tolerance;formal verification;high level synthesis;binary decision diagrams;error correction logic;error detection logic;fault-tolerant designs;formal methods;formal verification;high level design descriptions;soft error injection;Binary decision diagrams;Circuit faults;Circuit simulation;Computer errors;Electrical fault detection;Error correction;Fault detection;Hardware;Logic;Radiation detectors;Error Detection and Correction;Fault/Error Coverage;Formal Verification;Soft Error Injection}, 
doi={10.1109/DATE.2006.244062},}

@ARTICLE{dodd_prod_prop, 
author={Dodd, P.E. and Shaneyfelt, M.R. and Felix, J.A and Schwank, J.R.}, 
journal={Nuclear Science, IEEE Transactions on}, 
title={Production and propagation of single-event transients in high-speed digital logic ICs}, 
year={2004}, 
month={Dec}, 
volume={51}, 
number={6}, 
pages={3278-3284}, 
keywords={CMOS logic circuits;radiation hardening (electronics);reliability;silicon-on-insulator;testing;transient analysis;1 ns;100-nm technology node;SOI;Si-SiO2;body-tied SOI circuits;bulk CMOS;deep submicron circuits;high-speed digital logic IC;integrated circuit reliability;integrated circuit scaling;integrated circuit testing;linear energy transfer;particle strikes;radiation effects;radiation hardening (electronics);radiation response;scaled metal oxide semiconductor digital logic circuits;silicon-on-insulator;single event upset;single-event transient production;temporal redundancy;three-dimensional mixed-level simulations;transient filtering schemes;unattenuated propagation;CMOS digital integrated circuits;CMOS logic circuits;CMOS technology;Circuit simulation;Clocks;Latches;Logic circuits;Production;Silicon on insulator technology;Single event upset}, 
doi={10.1109/TNS.2004.839172}, 
ISSN={0018-9499},}

@ARTICLE{IBM_terrestrial, 
author={Ziegler, J.F.}, 
journal={IBM Journal of Research and Development}, 
title={Terrestrial cosmic ray intensities}, 
year={1998}, 
month={Jan}, 
volume={42}, 
number={1}, 
pages={117-140}, 
doi={10.1147/rd.421.0117}, 
ISSN={0018-8646},}


