# Logic Design Laboratory<br/>
***Fall 2022, EE231001 Logic Design Laboratory, 李濬屹(LEE, CHUN-YI)***<br/>
Introduction to the basic concepts in logic design that form the basis of computation and communication circuits. Verilog and FPGA implementations. Logic gates and memory elements. Timing methodologies. Finite state systems. Programmable logic. Basic computer organization.

# Labs
## LAB 1-92/100 <br/>
Dmux_1x4_4bit: PASS<br/>
Crossbar_2x2_4bit: PASS<br/>
Crossbar_4x4_4bit: PASS<br/>
Toggle_Flip_Flop: PASS<br/>
## LAB 2-81.4/100 <br/>
Ripple_Carry_Adder: PASS<br/>
Decode_And_Execute: FAIL<br/>
Carry_Look_Ahead_Adder_8bit: PASS<br/>
Multiplier_4bit: PASS<br/>
Exhausted_Testing: FAIL<br/>
## LAB 3- 47/100 <br/>
Ping_Pong_Counter: PASS<br/>
FIFO_8: FAIL<br/>
Multi_Bank_Memory: SYN_ERROR<br/>
Round_Robin_FIFO_Arbiter: SYN_ERROR<br/>
Parameterized_Ping_Pong_Counter: PASS<br/>
## LAB 4-86/100 <br/>
Content_Addressable_Memory: PASS<br/>
Scan_Chain_Design: PASS<br/>
Built_In_Self_Test: PASS<br/>
Mealy_Sequence_Detector: PASS<br/>
## LAB 5-47/100 <br/>
Sliding_Window_Sequence_Detector: PASS<br/>
Traffic_Light_Controller: FAIL<br/>
Greatest_Common_Divisor: TIMEOUT<br/>
Booth_Multiplier_4bit: FILE_DNE<br/>
## LAB 6-59/100 <br/>
## Final Project: Plinko Game using FPG: 87/100A<br/>

# Syllabus
Lab 1: Gate-level modeling<br/>
Lab 2: Data-flow modeling and Behavioral modeling<br/>
Lab 3: Sequential circuits & FPGA board<br/>
Lab 4: Finite State Machines & FPGA board<br/>
Lab 5: Advanced circuit implementation, Finite State Machine, and FPGA board<br/>
Lab 6: Short-term project<br/>
Final Project: The students will submit a proposal, then exercise their creativity to build a small course project.<br/>

# Refrence
There is no required textbook
