$date
	Mon Jan 10 11:41:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_dff_en $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_dff_en $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_dff_en $end
$scope module U0 $end
$var wire 1 # en $end
$upscope $end
$upscope $end
$scope module tb_dff_en $end
$scope module U0 $end
$var wire 1 $ D $end
$upscope $end
$upscope $end
$scope module tb_dff_en $end
$scope module U0 $end
$var reg 1 % Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
0!
$end
#5
0%
1!
#10
0!
#15
1!
#20
1"
0!
#25
1$
1!
#30
0!
#35
1!
#40
1#
0!
#45
1%
0$
1!
#50
0!
#55
0%
1!
#60
0!
#65
1!
#70
0!
#75
1$
1!
#80
0!
#85
1%
1!
#90
0!
#95
0#
1!
#100
0!
#105
1!
#110
0!
#115
1!
