
---------- Begin Simulation Statistics ----------
simSeconds                                   1.988435                       # Number of seconds simulated (Second)
simTicks                                 1988434643000                       # Number of ticks simulated (Tick)
finalTick                                1988434643000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    207.91                       # Real time elapsed on the host (Second)
hostTickRate                               9563970554                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682712                       # Number of bytes of host memory used (Byte)
simInsts                                    338594450                       # Number of instructions simulated (Count)
simOps                                      338594450                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1628571                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1628571                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1988434643                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      121873654                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         121873654                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     121873654                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        121873654                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1169935                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1169935                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1169935                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1169935                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 146276398000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 146276398000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 146276398000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 146276398000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009508                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009508                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009508                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009508                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 125029.508477                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 125029.508477                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 125029.508477                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 125029.508477                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       684515                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            684515                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1169935                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1169935                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1169935                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1169935                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 141596658000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 141596658000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 141596658000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 141596658000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009508                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009508                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009508                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009508                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 121029.508477                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 121029.508477                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 121029.508477                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 121029.508477                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                1167654                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     92964724                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        92964724                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       562576                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        562576                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  78764922000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  78764922000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 140007.611416                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 140007.611416                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       562576                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       562576                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  76514618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  76514618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 136007.611416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 136007.611416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     28908930                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       28908930                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       607359                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       607359                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  67511476000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  67511476000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.020577                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.020577                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 111155.800770                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 111155.800770                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       607359                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       607359                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  65082040000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  65082040000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.020577                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.020577                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 107155.800770                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 107155.800770                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999831                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            123043589                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1167686                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             105.373867                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              358000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999831                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          247254864                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         247254864                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    338594450                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     338594450                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    337591617                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1500244                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     16494644                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    337591617                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    493586797                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    323578361                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    123044099                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     93527300                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     29516799                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 1988434642.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     17998143                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    215550870     63.66%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     93527300     27.62%     91.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     29516781      8.72%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    338594969                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      338593184                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         338593184                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     338593184                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        338593184                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1785                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1785                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1785                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1785                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    290893000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    290893000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    290893000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    290893000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 162965.266106                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 162965.266106                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 162965.266106                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 162965.266106                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1785                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1785                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1785                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1785                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    283753000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    283753000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    283753000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    283753000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 158965.266106                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 158965.266106                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 158965.266106                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 158965.266106                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   1769                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    338593184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       338593184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1785                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1785                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    290893000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    290893000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 162965.266106                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 162965.266106                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1785                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1785                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    283753000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    283753000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 158965.266106                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 158965.266106                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            15.999962                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            338594969                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1785                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           189689.058263                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              171000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    15.999962                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          677191723                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         677191723                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               564361                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1166604                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1087274                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq               2249                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp              2249                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              605110                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             605110                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          564361                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5339                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3507524                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  3512863                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       114240                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    118540864                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 118655104                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1084455                       # Total snoops (Count)
system.l2bus.snoopTraffic                    30853696                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             2256175                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.016257                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.126461                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2219497     98.37%     98.37% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     36678      1.63%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               2256175                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           3710173000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5355000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          3505307000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2341143                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1171672                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             36676                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        36676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               139                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            318096                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               318235                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              139                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           318096                       # number of overall hits (Count)
system.l2cache.overallHits::total              318235                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1646                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          849590                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             851236                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1646                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         849590                       # number of overall misses (Count)
system.l2cache.overallMisses::total            851236                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    272465000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 130282230000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  130554695000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    272465000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 130282230000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 130554695000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1785                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1167686                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1169471                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1785                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1167686                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1169471                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.922129                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.727584                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.727881                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.922129                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.727584                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.727881                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 165531.591738                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 153347.179228                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 153370.739724                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 165531.591738                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 153347.179228                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 153370.739724                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          482087                       # number of writebacks (Count)
system.l2cache.writebacks::total               482087                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1646                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       849590                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         851236                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1646                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       849590                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        851236                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    246129000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 116688790000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 116934919000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    246129000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 116688790000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 116934919000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.922129                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.727584                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.727881                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.922129                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.727584                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.727881                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 149531.591738                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 137347.179228                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 137370.739724                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 149531.591738                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 137347.179228                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 137370.739724                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                    869915                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         5086                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         5086                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data        244494                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           244494                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       360616                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         360616                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  57850614000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  57850614000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       605110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       605110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.595951                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.595951                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 160421.650731                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 160421.650731                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       360616                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       360616                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  52080758000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  52080758000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.595951                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.595951                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 144421.650731                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 144421.650731                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          139                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        73602                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        73741                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1646                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       488974                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       490620                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    272465000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  72431616000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  72704081000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1785                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       562576                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       564361                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.922129                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.869170                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.869337                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 165531.591738                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 148129.790132                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 148188.172109                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1646                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       488974                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       490620                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    246129000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  64608032000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  64854161000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.922129                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.869170                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.869337                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 149531.591738                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 132129.790132                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 132188.172109                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data         2249                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            2249                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data         2249                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total         2249                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       684515                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       684515                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       684515                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       684515                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              255.994138                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2336055                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                870171                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.684593                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 154000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     2.404767                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.414473                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   253.174899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.009394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.001619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.988964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999977                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              42                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              78                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             136                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               5552453                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              5552453                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp               490620                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty         888794                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             815241                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              360616                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             360616                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq          490620                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      2553803                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     85332672                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            852704                       # Total snoops (Count)
system.l3bus.snoopTraffic                    26029248                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             1703940                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.125908                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.331746                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1489400     87.41%     87.41% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                    214540     12.59%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               1703940                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           2666741000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          2553708000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         1702567                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       851331                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops            214540                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops       214540                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                21                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data            117282                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total               117303                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst               21                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data           117282                       # number of overall hits (Count)
system.l3cache.overallHits::total              117303                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1625                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          732308                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             733933                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1625                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         732308                       # number of overall misses (Count)
system.l3cache.overallMisses::total            733933                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    215703000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  96939454000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   97155157000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    215703000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  96939454000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  97155157000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1646                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        849590                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           851236                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1646                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       849590                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          851236                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.987242                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.861955                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.862197                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.987242                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.861955                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.862197                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 132740.307692                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 132375.249212                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 132376.057488                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 132740.307692                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 132375.249212                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 132376.057488                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          406707                       # number of writebacks (Count)
system.l3cache.writebacks::total               406707                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1625                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       732308                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         733933                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1625                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       732308                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        733933                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    155578000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  69844058000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  69999636000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    155578000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  69844058000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  69999636000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.987242                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.861955                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.862197                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.987242                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.861955                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.862197                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 95740.307692                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 95375.249212                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 95376.057488                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 95740.307692                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 95375.249212                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 95376.057488                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                    852704                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks        95216                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total        95216                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data         23309                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total            23309                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       337307                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         337307                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  44703928000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  44703928000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       360616                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       360616                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.935363                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.935363                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 132531.871559                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 132531.871559                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       337307                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       337307                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  32223569000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  32223569000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.935363                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.935363                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 95531.871559                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 95531.871559                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst           21                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data        93973                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        93994                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1625                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data       395001                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total       396626                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    215703000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data  52235526000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  52451229000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1646                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       488974                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       490620                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.987242                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.807816                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.808418                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 132740.307692                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 132241.503186                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 132243.546817                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1625                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data       395001                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       396626                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    155578000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data  37620489000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  37776067000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.987242                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.807816                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.808418                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 95740.307692                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 95241.503186                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 95243.546817                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       482087                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       482087                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       482087                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       482087                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse              511.908124                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1607350                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                853216                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.883872                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 116000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks    78.256978                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     0.933361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data   432.717785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.152846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.001823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.845152                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.999821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              49                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             143                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2             263                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3              57                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               4258350                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              4258350                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    813412.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3250.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1462206.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000023300                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005148444500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         45226                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         45226                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              4642283                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              770256                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       733933                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      406707                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1467866                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    813414                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2410                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        9.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                1467866                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                813414                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   732728                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   732728                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                    44563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                    44806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                    45393                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                    45225                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                    45294                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                    45240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                    45296                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                    45294                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                    45236                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                    45239                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                   45240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                   45232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                   45230                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                   45231                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                   45228                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   45227                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   45226                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   45212                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        45226                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       32.401981                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      25.331026                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      59.546439                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63           43839     96.93%     96.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127           666      1.47%     98.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191          100      0.22%     98.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255          202      0.45%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319          116      0.26%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383           20      0.04%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447           21      0.05%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511           52      0.11%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575           39      0.09%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639           61      0.13%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703           40      0.09%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-767           22      0.05%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-831            4      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-895            3      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::960-1023            7      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1216-1279           34      0.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          45226                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        45226                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.985186                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.982717                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.293737                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               646      1.43%      1.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                28      0.06%      1.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             44227     97.79%     99.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               325      0.72%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          45226                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    77120                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 46971712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              26029248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               23622457.07464271                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               13090321.11848999                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1988434428000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1743262.05                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       104000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     46790592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     26028736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 52302.448242951883                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 23531370.349394984543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 13090063.629514023662                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3250                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1464616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       813414                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     83316400                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  37047438600                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 16018789092700                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25635.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25294.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  19693279.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       104000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     46867712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        46971712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       104000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       104000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     26029248                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     26029248                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1625                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        732308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           733933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       406707                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          406707                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           52302                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        23570155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           23622457                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        52302                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          52302                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     13090321                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          13090321                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     13090321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          52302                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       23570155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          36712778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1465456                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               813398                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        182278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        182278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        183623                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        183623                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        184313                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        184313                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        182514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        182514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        100989                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        100989                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        101490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        101490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        102994                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        102994                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        101226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        101226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              17933281400                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4689459200                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         37130755000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12237.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3200.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25337.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              222367                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            27.34                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2056487                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    35.460145                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    34.349199                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    11.314100                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-47      1863464     90.61%     90.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-79       163713      7.96%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-111        29276      1.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143           34      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2056487                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               46894592                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            26028736                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                23.583673                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                13.090064                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  10000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                 9.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     281541970.799518                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        141077676                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    208234387.200606                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   84346012.800011                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8936832976.884693                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1920681712.808540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 93827446694.415100                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   105400161430.908127                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower     53.006601                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1948893839500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  30140917000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   9399886500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     283061077.199536                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        141838884                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    209770915.200612                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   84764448.000012                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 8936832976.884693                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1922927968.808513                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 93825555110.415665                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   105404751380.505768                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower     53.008909                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1948846676700                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  30140917000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   9447049300                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.actEnergy     285947269.199576                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preEnergy        143285124                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.readEnergy    210559171.200614                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.writeEnergy   86020588.800014                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.refreshEnergy 8936832976.884693                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actBackEnergy 1927960430.408633                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preBackEnergy 93821317248.016754                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.totalEnergy   105411922808.507782                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.averagePower     53.012516                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank2.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::IDLE 1948744722000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::REF  30140917000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT   9549004000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.actEnergy     282162722.399526                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preEnergy        141388728                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.readEnergy    208503993.600607                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.writeEnergy   84543955.200013                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.refreshEnergy 8936832976.884693                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actBackEnergy 1922427600.008582                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preBackEnergy 93825976473.615616                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.totalEnergy   105401836449.705093                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.averagePower     53.007443                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank3.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::IDLE 1948861383100                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::REF  30140917000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT   9432342900                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              396626                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        406707                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            326675                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             337307                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            337307                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         396626                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      2201248                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2201248                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     73000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 73000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             733933                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   733933    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               733933                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1988434643000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3094143000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         4035550500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1467315                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       733382                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
