{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395647432455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395647432458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 13:20:32 2014 " "Processing started: Mon Mar 24 13:20:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395647432458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395647432458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stepper -c Stepper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stepper -c Stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395647432459 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395647432760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Stepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stepper-main " "Found design unit 1: Stepper-main" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647433426 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stepper " "Found entity 1: Stepper" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647433426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647433426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stepper " "Elaborating entity \"Stepper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1395647433570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISTANCE Stepper.vhd(98) " "VHDL Process Statement warning at Stepper.vhd(98): signal \"DISTANCE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395647433576 "|Stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "req_steps Stepper.vhd(94) " "VHDL Process Statement warning at Stepper.vhd(94): inferring latch(es) for signal or variable \"req_steps\", which holds its previous value in one or more paths through the process" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1395647433576 "|Stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[0\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[0\]\" at Stepper.vhd(94)" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395647433577 "|Stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[1\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[1\]\" at Stepper.vhd(94)" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395647433578 "|Stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[2\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[2\]\" at Stepper.vhd(94)" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395647433578 "|Stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[3\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[3\]\" at Stepper.vhd(94)" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395647433578 "|Stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[4\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[4\]\" at Stepper.vhd(94)" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395647433578 "|Stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[5\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[5\]\" at Stepper.vhd(94)" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395647433578 "|Stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[6\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[6\]\" at Stepper.vhd(94)" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395647433578 "|Stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[7\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[7\]\" at Stepper.vhd(94)" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395647433578 "|Stepper"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Stepper.vhd" "Mult0" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395647433848 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Stepper.vhd" "Div0" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395647433848 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1395647433848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433966 ""}  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1395647433966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647433995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434044 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/usr/src/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395647434078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395647434078 ""}  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1395647434078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dul " "Found entity 1: lpm_divide_dul" {  } { { "db/lpm_divide_dul.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/lpm_divide_dul.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_jie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_jie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_jie " "Found entity 1: alt_u_div_jie" {  } { { "db/alt_u_div_jie.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/alt_u_div_jie.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/add_sub_i4c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/add_sub_j4c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o4c " "Found entity 1: add_sub_o4c" {  } { { "db/add_sub_o4c.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/add_sub_o4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/add_sub_k4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/add_sub_l4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/add_sub_m4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n4c " "Found entity 1: add_sub_n4c" {  } { { "db/add_sub_n4c.tdf" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/db/add_sub_n4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395647434675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395647434675 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[0\] GND " "Pin \"STATUS\[0\]\" is stuck at GND" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395647435099 "|Stepper|STATUS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[1\] GND " "Pin \"STATUS\[1\]\" is stuck at GND" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395647435099 "|Stepper|STATUS[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1395647435099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DISTANCE\[1\] " "No output dependent on input pin \"DISTANCE\[1\]\"" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395647435197 "|Stepper|DISTANCE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DISTANCE\[0\] " "No output dependent on input pin \"DISTANCE\[0\]\"" {  } { { "Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395647435197 "|Stepper|DISTANCE[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1395647435197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1395647435197 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1395647435197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1395647435197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1395647435197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395647435356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 13:20:35 2014 " "Processing ended: Mon Mar 24 13:20:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395647435356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395647435356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395647435356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395647435356 ""}
