-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Fri Jan  3 11:21:42 2025
-- Host        : LAPTOP-SEGSJK94 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ SOC_microblaze_riscv_0_0_stub.vhdl
-- Design      : SOC_microblaze_riscv_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC
  );

  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "SOC_microblaze_riscv_0_0,riscv,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "SOC_microblaze_riscv_0_0,riscv,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=microblaze_riscv,x_ipVersion=1.0,x_ipCoreRevision=3,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FREQ=100000000,C_USE_CONFIG_RESET=0,C_NUM_SYNC_FF_CLK=2,C_NUM_SYNC_FF_CLK_IRQ=1,C_NUM_SYNC_FF_CLK_DEBUG=2,C_NUM_SYNC_FF_DBG_CLK=1,C_NUM_SYNC_FF_DBG_TRACE_CLK=2,C_FAULT_TOLERANT=0,C_ECC_USE_CE_EXCEPTION=0,C_LOCKSTEP_SLAVE=0,C_LOCKSTEP_MASTER=0,C_TEMPORAL_DEPTH=0,C_FAMILY=virtex7,C_PART=xc7vx485tffg1761-2,C_DATA_SIZE=32,C_LMB_DATA_SIZE=32,C_INSTR_SIZE=32,C_IADDR_SIZE=32,C_PIADDR_SIZE=32,C_DADDR_SIZE=32,C_PDADDR_SIZE=32,C_INSTANCE=SOC_microblaze_riscv_0_0,C_AVOID_PRIMITIVES=0,C_OPTIMIZATION=0,C_INTERCONNECT=2,C_BASE_VECTORS=0x0000000080000000,C_ARCHID=0x0000000000000001,C_IMPID=0x0000000000000001,C_HARTID=0x0000000000000000,C_M_AXI_DP_THREAD_ID_WIDTH=1,C_M_AXI_DP_DATA_WIDTH=32,C_M_AXI_DP_ADDR_WIDTH=32,C_M_AXI_DP_EXCLUSIVE_ACCESS=0,C_M_AXI_D_BUS_EXCEPTION=1,C_M_AXI_IP_THREAD_ID_WIDTH=1,C_M_AXI_IP_DATA_WIDTH=32,C_M_AXI_IP_ADDR_WIDTH=32,C_M_AXI_I_BUS_EXCEPTION=1,C_D_LMB=0,C_D_LMB_PROTOCOL=0,C_D_AXI=1,C_I_LMB=0,C_I_LMB_PROTOCOL=0,C_I_AXI=0,C_S_AXI=0,C_USE_MULDIV=0,C_USE_ATOMIC=0,C_USE_FPU=0,C_USE_COMPRESSION=0,C_USE_BITMAN=0,C_FSL_LINKS=0,C_USE_EXTENDED_FSL_INSTR=0,C_MMU_PRIVILEGED_INSTR=0,C_FSL_EXCEPTION=0,C_IMPRECISE_EXCEPTIONS=0,C_MISALIGNED_EXCEPTIONS=1,C_ILL_INSTR_EXCEPTION=2,C_PMP_ENTRIES=0,C_PMP_GRANULARITY=2,C_USE_INTERRUPT=2,C_USE_NON_SECURE=0,C_USE_EXT_BRK=0,C_USE_EXT_NM_BRK=0,C_USE_SLEEP=0,C_USE_MMU=0,C_USE_BARREL=1,C_USE_COUNTERS=1,C_USE_BRANCH_TARGET_CACHE=0,C_BRANCH_TARGET_CACHE_SIZE=0,C_PC_WIDTH=29,C_DEBUG_ENABLED=1,C_DEBUG_INTERFACE=0,C_NUMBER_OF_PC_BRK=1,C_NUMBER_OF_RD_ADDR_BRK=0,C_NUMBER_OF_WR_ADDR_BRK=0,C_DEBUG_EVENT_COUNTERS=0,C_DEBUG_LATENCY_COUNTERS=0,C_DEBUG_COUNTER_WIDTH=64,C_DEBUG_TRACE_SIZE=0,C_DEBUG_EXTERNAL_TRACE=0,C_DEBUG_TRACE_ASYNC_RESET=0,C_DEBUG_PROFILE_SIZE=0,C_INTERRUPT_IS_EDGE=0,C_EDGE_IS_POSITIVE=1,C_ASYNC_INTERRUPT=1,C_ASYNC_WAKEUP=3,C_M0_AXIS_DATA_WIDTH=32,C_S0_AXIS_DATA_WIDTH=32,C_M1_AXIS_DATA_WIDTH=32,C_S1_AXIS_DATA_WIDTH=32,C_M2_AXIS_DATA_WIDTH=32,C_S2_AXIS_DATA_WIDTH=32,C_M3_AXIS_DATA_WIDTH=32,C_S3_AXIS_DATA_WIDTH=32,C_M4_AXIS_DATA_WIDTH=32,C_S4_AXIS_DATA_WIDTH=32,C_M5_AXIS_DATA_WIDTH=32,C_S5_AXIS_DATA_WIDTH=32,C_M6_AXIS_DATA_WIDTH=32,C_S6_AXIS_DATA_WIDTH=32,C_M7_AXIS_DATA_WIDTH=32,C_S7_AXIS_DATA_WIDTH=32,C_M8_AXIS_DATA_WIDTH=32,C_S8_AXIS_DATA_WIDTH=32,C_M9_AXIS_DATA_WIDTH=32,C_S9_AXIS_DATA_WIDTH=32,C_M10_AXIS_DATA_WIDTH=32,C_S10_AXIS_DATA_WIDTH=32,C_M11_AXIS_DATA_WIDTH=32,C_S11_AXIS_DATA_WIDTH=32,C_M12_AXIS_DATA_WIDTH=32,C_S12_AXIS_DATA_WIDTH=32,C_M13_AXIS_DATA_WIDTH=32,C_S13_AXIS_DATA_WIDTH=32,C_M14_AXIS_DATA_WIDTH=32,C_S14_AXIS_DATA_WIDTH=32,C_M15_AXIS_DATA_WIDTH=32,C_S15_AXIS_DATA_WIDTH=32,C_ICACHE_BASEADDR=0x0000000080000000,C_ICACHE_HIGHADDR=0x000000009fffffff,C_USE_ICACHE=1,C_ICACHE_BYTE_SIZE=32768,C_ICACHE_LINE_LEN=4,C_ICACHE_STREAMS=0,C_ICACHE_VICTIMS=0,C_ICACHE_FORCE_TAG_LUTRAM=0,C_ICACHE_DATA_WIDTH=0,C_M_AXI_IC_THREAD_ID_WIDTH=1,C_M_AXI_IC_DATA_WIDTH=32,C_M_AXI_IC_ADDR_WIDTH=32,C_M_AXI_IC_USER_VALUE=31,C_M_AXI_IC_AWUSER_WIDTH=5,C_M_AXI_IC_ARUSER_WIDTH=5,C_M_AXI_IC_WUSER_WIDTH=1,C_M_AXI_IC_RUSER_WIDTH=1,C_M_AXI_IC_BUSER_WIDTH=1,C_DCACHE_BASEADDR=0x0000000080000000,C_DCACHE_HIGHADDR=0x000000009fffffff,C_USE_DCACHE=1,C_DCACHE_BYTE_SIZE=32768,C_DCACHE_LINE_LEN=4,C_DCACHE_USE_WRITEBACK=0,C_DCACHE_VICTIMS=0,C_DCACHE_FORCE_TAG_LUTRAM=0,C_DCACHE_DATA_WIDTH=0,C_M_AXI_DC_THREAD_ID_WIDTH=1,C_M_AXI_DC_DATA_WIDTH=32,C_M_AXI_DC_ADDR_WIDTH=32,C_M_AXI_DC_EXCLUSIVE_ACCESS=0,C_M_AXI_DC_USER_VALUE=31,C_M_AXI_DC_AWUSER_WIDTH=5,C_M_AXI_DC_ARUSER_WIDTH=5,C_M_AXI_DC_WUSER_WIDTH=1,C_M_AXI_DC_RUSER_WIDTH=1,C_M_AXI_DC_BUSER_WIDTH=1}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "Clk,Reset,Interrupt,Interrupt_Address[0:31],Interrupt_Ack[0:1],M_AXI_DP_AWADDR[31:0],M_AXI_DP_AWPROT[2:0],M_AXI_DP_AWVALID,M_AXI_DP_AWREADY,M_AXI_DP_WDATA[31:0],M_AXI_DP_WSTRB[3:0],M_AXI_DP_WVALID,M_AXI_DP_WREADY,M_AXI_DP_BRESP[1:0],M_AXI_DP_BVALID,M_AXI_DP_BREADY,M_AXI_DP_ARADDR[31:0],M_AXI_DP_ARPROT[2:0],M_AXI_DP_ARVALID,M_AXI_DP_ARREADY,M_AXI_DP_RDATA[31:0],M_AXI_DP_RRESP[1:0],M_AXI_DP_RVALID,M_AXI_DP_RREADY,Dbg_Clk,Dbg_TDI,Dbg_TDO,Dbg_Reg_En[0:7],Dbg_Shift,Dbg_Capture,Dbg_Update,Debug_Rst,Dbg_Disable,M_AXI_IC_AWID[0:0],M_AXI_IC_AWADDR[31:0],M_AXI_IC_AWLEN[7:0],M_AXI_IC_AWSIZE[2:0],M_AXI_IC_AWBURST[1:0],M_AXI_IC_AWLOCK,M_AXI_IC_AWCACHE[3:0],M_AXI_IC_AWPROT[2:0],M_AXI_IC_AWQOS[3:0],M_AXI_IC_AWVALID,M_AXI_IC_AWREADY,M_AXI_IC_WDATA[31:0],M_AXI_IC_WSTRB[3:0],M_AXI_IC_WLAST,M_AXI_IC_WVALID,M_AXI_IC_WREADY,M_AXI_IC_BID[0:0],M_AXI_IC_BRESP[1:0],M_AXI_IC_BVALID,M_AXI_IC_BREADY,M_AXI_IC_ARID[0:0],M_AXI_IC_ARADDR[31:0],M_AXI_IC_ARLEN[7:0],M_AXI_IC_ARSIZE[2:0],M_AXI_IC_ARBURST[1:0],M_AXI_IC_ARLOCK,M_AXI_IC_ARCACHE[3:0],M_AXI_IC_ARPROT[2:0],M_AXI_IC_ARQOS[3:0],M_AXI_IC_ARVALID,M_AXI_IC_ARREADY,M_AXI_IC_RID[0:0],M_AXI_IC_RDATA[31:0],M_AXI_IC_RRESP[1:0],M_AXI_IC_RLAST,M_AXI_IC_RVALID,M_AXI_IC_RREADY,M_AXI_DC_AWID[0:0],M_AXI_DC_AWADDR[31:0],M_AXI_DC_AWLEN[7:0],M_AXI_DC_AWSIZE[2:0],M_AXI_DC_AWBURST[1:0],M_AXI_DC_AWLOCK,M_AXI_DC_AWCACHE[3:0],M_AXI_DC_AWPROT[2:0],M_AXI_DC_AWQOS[3:0],M_AXI_DC_AWVALID,M_AXI_DC_AWREADY,M_AXI_DC_WDATA[31:0],M_AXI_DC_WSTRB[3:0],M_AXI_DC_WLAST,M_AXI_DC_WVALID,M_AXI_DC_WREADY,M_AXI_DC_BRESP[1:0],M_AXI_DC_BID[0:0],M_AXI_DC_BVALID,M_AXI_DC_BREADY,M_AXI_DC_ARID[0:0],M_AXI_DC_ARADDR[31:0],M_AXI_DC_ARLEN[7:0],M_AXI_DC_ARSIZE[2:0],M_AXI_DC_ARBURST[1:0],M_AXI_DC_ARLOCK,M_AXI_DC_ARCACHE[3:0],M_AXI_DC_ARPROT[2:0],M_AXI_DC_ARQOS[3:0],M_AXI_DC_ARVALID,M_AXI_DC_ARREADY,M_AXI_DC_RID[0:0],M_AXI_DC_RDATA[31:0],M_AXI_DC_RRESP[1:0],M_AXI_DC_RLAST,M_AXI_DC_RVALID,M_AXI_DC_RREADY";
  attribute x_interface_info : string;
  attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_mode : string;
  attribute x_interface_mode of Clk : signal is "slave CLK.CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME CLK.CLK, ASSOCIATED_BUSIF M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC:S_AXI, ASSOCIATED_RESET Reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN SOC_mig_7series_0_0_ui_clk, INSERT_VIP 0";
  attribute x_interface_info of Reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute x_interface_mode of Reset : signal is "slave RST.RESET";
  attribute x_interface_parameter of Reset : signal is "XIL_INTERFACENAME RST.RESET, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0";
  attribute x_interface_info of Interrupt : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT INTERRUPT";
  attribute x_interface_mode of Interrupt : signal is "slave INTERRUPT";
  attribute x_interface_parameter of Interrupt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, LOW_LATENCY 1";
  attribute x_interface_info of Interrupt_Address : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ADDRESS";
  attribute x_interface_info of Interrupt_Ack : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ACK";
  attribute x_interface_info of M_AXI_DP_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWADDR";
  attribute x_interface_mode of M_AXI_DP_AWADDR : signal is "master M_AXI_DP";
  attribute x_interface_parameter of M_AXI_DP_AWADDR : signal is "XIL_INTERFACENAME M_AXI_DP, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, HAS_BURST 0, DATA_WIDTH 32, ADDR_WIDTH 32, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, MAX_BURST_LENGTH 1, PROTOCOL AXI4LITE, FREQ_HZ 100000000, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN SOC_mig_7series_0_0_ui_clk, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of M_AXI_DP_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWPROT";
  attribute x_interface_info of M_AXI_DP_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWVALID";
  attribute x_interface_info of M_AXI_DP_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWREADY";
  attribute x_interface_info of M_AXI_DP_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WDATA";
  attribute x_interface_info of M_AXI_DP_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WSTRB";
  attribute x_interface_info of M_AXI_DP_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WVALID";
  attribute x_interface_info of M_AXI_DP_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WREADY";
  attribute x_interface_info of M_AXI_DP_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BRESP";
  attribute x_interface_info of M_AXI_DP_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BVALID";
  attribute x_interface_info of M_AXI_DP_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BREADY";
  attribute x_interface_info of M_AXI_DP_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARADDR";
  attribute x_interface_info of M_AXI_DP_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARPROT";
  attribute x_interface_info of M_AXI_DP_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARVALID";
  attribute x_interface_info of M_AXI_DP_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARREADY";
  attribute x_interface_info of M_AXI_DP_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RDATA";
  attribute x_interface_info of M_AXI_DP_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RRESP";
  attribute x_interface_info of M_AXI_DP_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RVALID";
  attribute x_interface_info of M_AXI_DP_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RREADY";
  attribute x_interface_info of Dbg_Clk : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG CLK";
  attribute x_interface_mode of Dbg_Clk : signal is "slave DEBUG";
  attribute x_interface_info of Dbg_TDI : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG TDI";
  attribute x_interface_info of Dbg_TDO : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG TDO";
  attribute x_interface_info of Dbg_Reg_En : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG REG_EN";
  attribute x_interface_info of Dbg_Shift : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG SHIFT";
  attribute x_interface_info of Dbg_Capture : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG CAPTURE";
  attribute x_interface_info of Dbg_Update : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG UPDATE";
  attribute x_interface_info of Debug_Rst : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG RST";
  attribute x_interface_info of Dbg_Disable : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG DISABLE";
  attribute x_interface_info of M_AXI_IC_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWID";
  attribute x_interface_mode of M_AXI_IC_AWID : signal is "master M_AXI_IC";
  attribute x_interface_parameter of M_AXI_IC_AWID : signal is "XIL_INTERFACENAME M_AXI_IC, ID_WIDTH 0, READ_WRITE_MODE READ_ONLY, SUPPORTS_NARROW_BURST 0, HAS_BURST 1, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, MAX_BURST_LENGTH 4, HAS_WSTRB 0, HAS_BRESP 0, FREQ_HZ 100000000, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, PHASE 0, CLK_DOMAIN SOC_mig_7series_0_0_ui_clk, NUM_WRITE_THREADS 1, INSERT_VIP 0";
  attribute x_interface_info of M_AXI_IC_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWADDR";
  attribute x_interface_info of M_AXI_IC_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWLEN";
  attribute x_interface_info of M_AXI_IC_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWSIZE";
  attribute x_interface_info of M_AXI_IC_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWBURST";
  attribute x_interface_info of M_AXI_IC_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWLOCK";
  attribute x_interface_info of M_AXI_IC_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWCACHE";
  attribute x_interface_info of M_AXI_IC_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWPROT";
  attribute x_interface_info of M_AXI_IC_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWQOS";
  attribute x_interface_info of M_AXI_IC_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWVALID";
  attribute x_interface_info of M_AXI_IC_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWREADY";
  attribute x_interface_info of M_AXI_IC_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WDATA";
  attribute x_interface_info of M_AXI_IC_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WSTRB";
  attribute x_interface_info of M_AXI_IC_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WLAST";
  attribute x_interface_info of M_AXI_IC_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WVALID";
  attribute x_interface_info of M_AXI_IC_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WREADY";
  attribute x_interface_info of M_AXI_IC_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BID";
  attribute x_interface_info of M_AXI_IC_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BRESP";
  attribute x_interface_info of M_AXI_IC_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BVALID";
  attribute x_interface_info of M_AXI_IC_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BREADY";
  attribute x_interface_info of M_AXI_IC_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARID";
  attribute x_interface_info of M_AXI_IC_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARADDR";
  attribute x_interface_info of M_AXI_IC_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARLEN";
  attribute x_interface_info of M_AXI_IC_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARSIZE";
  attribute x_interface_info of M_AXI_IC_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARBURST";
  attribute x_interface_info of M_AXI_IC_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARLOCK";
  attribute x_interface_info of M_AXI_IC_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARCACHE";
  attribute x_interface_info of M_AXI_IC_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARPROT";
  attribute x_interface_info of M_AXI_IC_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARQOS";
  attribute x_interface_info of M_AXI_IC_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARVALID";
  attribute x_interface_info of M_AXI_IC_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARREADY";
  attribute x_interface_info of M_AXI_IC_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RID";
  attribute x_interface_info of M_AXI_IC_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RDATA";
  attribute x_interface_info of M_AXI_IC_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RRESP";
  attribute x_interface_info of M_AXI_IC_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RLAST";
  attribute x_interface_info of M_AXI_IC_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RVALID";
  attribute x_interface_info of M_AXI_IC_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RREADY";
  attribute x_interface_info of M_AXI_DC_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWID";
  attribute x_interface_mode of M_AXI_DC_AWID : signal is "master M_AXI_DC";
  attribute x_interface_parameter of M_AXI_DC_AWID : signal is "XIL_INTERFACENAME M_AXI_DC, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, HAS_BURST 1, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 32, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, DATA_WIDTH 32, MAX_BURST_LENGTH 4, FREQ_HZ 100000000, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN SOC_mig_7series_0_0_ui_clk, INSERT_VIP 0";
  attribute x_interface_info of M_AXI_DC_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWADDR";
  attribute x_interface_info of M_AXI_DC_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWLEN";
  attribute x_interface_info of M_AXI_DC_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWSIZE";
  attribute x_interface_info of M_AXI_DC_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWBURST";
  attribute x_interface_info of M_AXI_DC_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWLOCK";
  attribute x_interface_info of M_AXI_DC_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWCACHE";
  attribute x_interface_info of M_AXI_DC_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWPROT";
  attribute x_interface_info of M_AXI_DC_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWQOS";
  attribute x_interface_info of M_AXI_DC_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWVALID";
  attribute x_interface_info of M_AXI_DC_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWREADY";
  attribute x_interface_info of M_AXI_DC_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WDATA";
  attribute x_interface_info of M_AXI_DC_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WSTRB";
  attribute x_interface_info of M_AXI_DC_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WLAST";
  attribute x_interface_info of M_AXI_DC_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WVALID";
  attribute x_interface_info of M_AXI_DC_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WREADY";
  attribute x_interface_info of M_AXI_DC_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BRESP";
  attribute x_interface_info of M_AXI_DC_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BID";
  attribute x_interface_info of M_AXI_DC_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BVALID";
  attribute x_interface_info of M_AXI_DC_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BREADY";
  attribute x_interface_info of M_AXI_DC_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARID";
  attribute x_interface_info of M_AXI_DC_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARADDR";
  attribute x_interface_info of M_AXI_DC_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARLEN";
  attribute x_interface_info of M_AXI_DC_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARSIZE";
  attribute x_interface_info of M_AXI_DC_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARBURST";
  attribute x_interface_info of M_AXI_DC_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARLOCK";
  attribute x_interface_info of M_AXI_DC_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARCACHE";
  attribute x_interface_info of M_AXI_DC_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARPROT";
  attribute x_interface_info of M_AXI_DC_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARQOS";
  attribute x_interface_info of M_AXI_DC_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARVALID";
  attribute x_interface_info of M_AXI_DC_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARREADY";
  attribute x_interface_info of M_AXI_DC_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RID";
  attribute x_interface_info of M_AXI_DC_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RDATA";
  attribute x_interface_info of M_AXI_DC_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RRESP";
  attribute x_interface_info of M_AXI_DC_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RLAST";
  attribute x_interface_info of M_AXI_DC_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RVALID";
  attribute x_interface_info of M_AXI_DC_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RREADY";
  attribute x_core_info : string;
  attribute x_core_info of stub : architecture is "riscv,Vivado 2024.2";
begin
end;
