0.7
2020.1
May 27 2020
20:09:33
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1713601995,verilog,,,,glbl,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_pipeline.v,1713691527,verilog,,,,tb_pipeline,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU64bit.v,1713693928,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU_Control.v,,ALU64bit,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU_Control.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Adder.v,,ALU_Control,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Adder.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Control_Unit.v,,Adder,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Branch_unit.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Control_Unit.v,,Branch_unit,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Control_Unit.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Data_Memory.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/EX_MEM.v,,Data_Memory,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/EX_MEM.v,1713693212,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v,,EX_MEM,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v,1713625402,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ID_EX.v,,Forwarding_Unit,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ID_EX.v,1713626612,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/IF_ID.v,1713626596,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Imm_Gen.v,,IF_ID,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Imm_Gen.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v,,Imm_Gen,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v,,Instruction_Memory,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/MEM_WB.v,,Instruction_Parser,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/MEM_WB.v,1713626617,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_2x1.v,,MEM_WB,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_2x1.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v,,Mux_2x1,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v,1713615959,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Program_Counter.v,,Mux_3x1,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Program_Counter.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RegisterFile.v,,Program_Counter,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v,1713602151,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RegisterFile.v,,RISCV_Processor,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RegisterFile.v,1713601995,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v,,RegisterFile,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v,1713693545,verilog,,C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_pipeline.v,,pipelinedProcessor,,,,,,,,
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/testbench_RISCV.v,1713601995,verilog,,,,testbench_RISCV,,,,,,,,
