read -sv run_verilog_mid/adder_32b_8_88_4072c8cc3e3cade1c276892cbd693da9.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_88_4072c8cc3e3cade1c276892cbd693da9_yosys.v
