// Seed: 2871111818
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  bit id_13 = (1);
  assign id_4 = 1;
  tri1 id_14 = id_3 & 1 & ((-1'b0));
  always id_13 <= 1;
  logic id_15[1 'd0 : -1  -  -1 'h0];
  always @(posedge (1'b0) or posedge -1) begin : LABEL_0
    assert (id_4);
  end
  wire [-1  -  1 'b0 : -1] id_16 = id_13;
  wire id_17 = id_8;
  initial begin : LABEL_1
    disable id_18;
  end
  if (-1'h0) begin : LABEL_2
    genvar id_19;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5,
      id_4,
      id_5,
      id_3,
      id_5
  );
endmodule
