Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan  9 16:06:45 2023
| Host         : DESKTOP-M25C6O1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MB_DESIGN_wrapper_control_sets_placed.rpt
| Design       : MB_DESIGN_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   348 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             327 |          107 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             444 |          164 |
| Yes          | No                    | No                     |             237 |           63 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             936 |          289 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                Enable Signal                                                                                                |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
| ~MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                             | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                       | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              1 |         1.00 |
| ~MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                         |                                                                                                                                                 |                1 |              2 |         2.00 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                             |                                                                                                                                                 |                2 |              3 |         1.50 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                2 |              4 |         2.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                         |                1 |              4 |         4.00 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                     | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              4 |         4.00 |
| ~MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                             | MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                   | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                              | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | MB_DESIGN_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                 |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                          | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              4 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |         5.00 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                 |                1 |              5 |         5.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              5 |         5.00 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                 |                2 |              6 |         3.00 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                 |                2 |              6 |         3.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                    |                2 |              6 |         3.00 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                 |                2 |              6 |         3.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | MB_DESIGN_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                2 |              6 |         3.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |              7 |         2.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                              |                                                                                                                                                 |                1 |              8 |         8.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                    | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                1 |              8 |         8.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                  | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                           |                1 |              8 |         8.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                               |                                                                                                                                                 |                1 |              8 |         8.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                           | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                3 |              8 |         2.67 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                1 |              8 |         8.00 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                 |                7 |              8 |         1.14 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                 |                3 |              8 |         2.67 |
|  MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                 |                1 |              8 |         8.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                 |                1 |              8 |         8.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | MB_DESIGN_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |         2.67 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                 |                1 |              8 |         8.00 |
| ~MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                 |                2 |              8 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                2 |              8 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              9 |         4.50 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             10 |         2.50 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                     | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                3 |             10 |         3.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                5 |             10 |         2.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                4 |             10 |         2.50 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                     | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                6 |             10 |         1.67 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                  | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                2 |             10 |         5.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                 |                4 |             10 |         2.50 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                 | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                4 |             10 |         2.50 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             11 |         2.75 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |             11 |         2.75 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             11 |         2.75 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                6 |             13 |         2.17 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |             16 |         5.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                4 |             16 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             19 |         3.80 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             21 |         3.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                |                6 |             23 |         3.83 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                             | MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                6 |             23 |         3.83 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                8 |             24 |         3.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                    | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |                7 |             24 |         3.43 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | MB_DESIGN_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             25 |         6.25 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                6 |             28 |         4.67 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               10 |             31 |         3.10 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               13 |             32 |         2.46 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                9 |             32 |         3.56 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                 |                8 |             32 |         4.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             32 |         2.67 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |         6.40 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               12 |             32 |         2.67 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                 |                9 |             32 |         3.56 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               11 |             32 |         2.91 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |         5.33 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                 |               10 |             33 |         3.30 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                 |                6 |             34 |         5.67 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |               13 |             41 |         3.15 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |               14 |             42 |         3.00 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_DESIGN_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                 |               12 |             47 |         3.92 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                 |                8 |             64 |         8.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                 |               11 |             75 |         6.82 |
|  MB_DESIGN_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                             |                                                                                                                                                 |               26 |             80 |         3.08 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               33 |             82 |         2.48 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                 |               16 |            128 |         8.00 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               66 |            157 |         2.38 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | MB_DESIGN_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               78 |            221 |         2.83 |
|  MB_DESIGN_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             |                                                                                                                                                 |               83 |            261 |         3.14 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


