<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/window_1d_sliding.cpp:43:5" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb2.load.1" BundleName="gmem" VarName="din" LoopLoc="../../src/window_1d_sliding.cpp:43:5" LoopName="COMP" ParentFunc="window_avg(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/window_1d_sliding.cpp:43:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb4.store.14" BundleName="gmem" VarName="dout" LoopLoc="../../src/window_1d_sliding.cpp:43:5" LoopName="COMP" ParentFunc="window_avg(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*)"/>
</VitisHLS:BurstInfo>

