<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Trabalho1_PedroJaques_2046919_JoelFreitas_2031915.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoriaInstrucoes.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemoriaInstrucoes.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MemoriaInstrucoes.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PlacaMae.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PlacaMae.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PlacaMae.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PlacaMae.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PlacaMae.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PlacaMae.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PlacaMae.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PlacaMae.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PlacaMae.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PlacaMae.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PlacaMae.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PlacaMae.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PlacaMae.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PlacaMae.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PlacaMae.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PlacaMae.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PlacaMae.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PlacaMae.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PlacaMae.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PlacaMae.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PlacaMae_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PlacaMae_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PlacaMae_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PlacaMae_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PlacaMae_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PlacaMae_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PlacaMae_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PlacaMae_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PlacaMae_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PlacaMae_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PlacaMae_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PlacaMae_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PlacaMae_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PlacaMae_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PlacaMae_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PlacaMae_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="placamae.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="placamae.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="placamae.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_PlacaMae_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_PlacaMae_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_PlacaMae_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_PlacaMae_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1648560807" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1648560807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648560829" xil_pn:in_ck="5459511790716039026" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1648560828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="BancoRegistos.vhd"/>
      <outfile xil_pn:name="MUXPC.vhd"/>
      <outfile xil_pn:name="MemoriaDados.vhd"/>
      <outfile xil_pn:name="MemoriaInstrucoes.vhd"/>
      <outfile xil_pn:name="MuxComp.vhd"/>
      <outfile xil_pn:name="MuxR.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PerifericoEntrada.vhd"/>
      <outfile xil_pn:name="PerifericoSaida.vhd"/>
      <outfile xil_pn:name="PlacaMae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="RegistoComparacao.vhd"/>
      <outfile xil_pn:name="inv_port.vhd"/>
      <outfile xil_pn:name="nor_port.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_BancoRegistos.vhd"/>
      <outfile xil_pn:name="test_MUXPC.vhd"/>
      <outfile xil_pn:name="test_MemoriaDeInstrucoes.vhd"/>
      <outfile xil_pn:name="test_MuxComp.vhd"/>
      <outfile xil_pn:name="test_MuxR.vhd"/>
      <outfile xil_pn:name="test_PC.vhd"/>
      <outfile xil_pn:name="test_PerifericoEntrada.vhd"/>
      <outfile xil_pn:name="test_PerifericoSaida.vhd"/>
      <outfile xil_pn:name="test_PlacaMae.vhd"/>
      <outfile xil_pn:name="test_RegistoComparacao.vhd"/>
      <outfile xil_pn:name="test_inv_port.vhd"/>
      <outfile xil_pn:name="test_nor_port.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1648560807" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6995067519703741438" xil_pn:start_ts="1648560807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648560807" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6251049336595631044" xil_pn:start_ts="1648560807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648560807" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1743873495803414329" xil_pn:start_ts="1648560807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648560829" xil_pn:in_ck="5459511790716039026" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1648560829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="BancoRegistos.vhd"/>
      <outfile xil_pn:name="MUXPC.vhd"/>
      <outfile xil_pn:name="MemoriaDados.vhd"/>
      <outfile xil_pn:name="MemoriaInstrucoes.vhd"/>
      <outfile xil_pn:name="MuxComp.vhd"/>
      <outfile xil_pn:name="MuxR.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PerifericoEntrada.vhd"/>
      <outfile xil_pn:name="PerifericoSaida.vhd"/>
      <outfile xil_pn:name="PlacaMae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="RegistoComparacao.vhd"/>
      <outfile xil_pn:name="inv_port.vhd"/>
      <outfile xil_pn:name="nor_port.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_BancoRegistos.vhd"/>
      <outfile xil_pn:name="test_MUXPC.vhd"/>
      <outfile xil_pn:name="test_MemoriaDeInstrucoes.vhd"/>
      <outfile xil_pn:name="test_MuxComp.vhd"/>
      <outfile xil_pn:name="test_MuxR.vhd"/>
      <outfile xil_pn:name="test_PC.vhd"/>
      <outfile xil_pn:name="test_PerifericoEntrada.vhd"/>
      <outfile xil_pn:name="test_PerifericoSaida.vhd"/>
      <outfile xil_pn:name="test_PlacaMae.vhd"/>
      <outfile xil_pn:name="test_RegistoComparacao.vhd"/>
      <outfile xil_pn:name="test_inv_port.vhd"/>
      <outfile xil_pn:name="test_nor_port.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1648560836" xil_pn:in_ck="5459511790716039026" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2470708528369540083" xil_pn:start_ts="1648560829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_PlacaMae_beh.prj"/>
      <outfile xil_pn:name="test_PlacaMae_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1648560836" xil_pn:in_ck="-4596042737992250318" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1436598246851209914" xil_pn:start_ts="1648560836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_PlacaMae_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1648123804" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1648123804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648123804" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4530826790025518170" xil_pn:start_ts="1648123804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648123804" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1743873495803414329" xil_pn:start_ts="1648123804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648123804" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1648123804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648123804" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-803984370687262440" xil_pn:start_ts="1648123804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648123804" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1648123804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648123804" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="457073275597793873" xil_pn:start_ts="1648123804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648124288" xil_pn:in_ck="1238850185924500647" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2857558880654607759" xil_pn:start_ts="1648124253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PlacaMae.lso"/>
      <outfile xil_pn:name="PlacaMae.ngc"/>
      <outfile xil_pn:name="PlacaMae.ngr"/>
      <outfile xil_pn:name="PlacaMae.prj"/>
      <outfile xil_pn:name="PlacaMae.stx"/>
      <outfile xil_pn:name="PlacaMae.syr"/>
      <outfile xil_pn:name="PlacaMae.xst"/>
      <outfile xil_pn:name="PlacaMae_vhdl.prj"/>
      <outfile xil_pn:name="PlacaMae_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1648123836" xil_pn:in_ck="4213424437296598560" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1586309145789704908" xil_pn:start_ts="1648123836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648123843" xil_pn:in_ck="5071445917490288122" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7024879063107148244" xil_pn:start_ts="1648123836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PlacaMae.bld"/>
      <outfile xil_pn:name="PlacaMae.ngd"/>
      <outfile xil_pn:name="PlacaMae_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1648123852" xil_pn:in_ck="6739335432443273083" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1648123843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PlacaMae.pcf"/>
      <outfile xil_pn:name="PlacaMae_map.map"/>
      <outfile xil_pn:name="PlacaMae_map.mrp"/>
      <outfile xil_pn:name="PlacaMae_map.ncd"/>
      <outfile xil_pn:name="PlacaMae_map.ngm"/>
      <outfile xil_pn:name="PlacaMae_map.xrpt"/>
      <outfile xil_pn:name="PlacaMae_summary.xml"/>
      <outfile xil_pn:name="PlacaMae_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1648123906" xil_pn:in_ck="-6106335019940772972" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1648123852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PlacaMae.ncd"/>
      <outfile xil_pn:name="PlacaMae.pad"/>
      <outfile xil_pn:name="PlacaMae.par"/>
      <outfile xil_pn:name="PlacaMae.ptwx"/>
      <outfile xil_pn:name="PlacaMae.unroutes"/>
      <outfile xil_pn:name="PlacaMae.xpi"/>
      <outfile xil_pn:name="PlacaMae_pad.csv"/>
      <outfile xil_pn:name="PlacaMae_pad.txt"/>
      <outfile xil_pn:name="PlacaMae_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1648123917" xil_pn:in_ck="4213424437296590935" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1648123906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PlacaMae.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="placamae.bgn"/>
      <outfile xil_pn:name="placamae.bit"/>
      <outfile xil_pn:name="placamae.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1648123917" xil_pn:in_ck="5830771887062811233" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="820969946832651384" xil_pn:start_ts="1648123917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1648123906" xil_pn:in_ck="7938848343163877623" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1648123901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PlacaMae.twr"/>
      <outfile xil_pn:name="PlacaMae.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
