Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Jan 17 21:40:14 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |              58 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                        Enable Signal                       |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                            |                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr                    |                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs                    | bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[7]_i_1_n_0 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs                    |                                                    |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_done                  | bd_0_i/hls_inst/inst/ap_rst_n_inv                  |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2[7]_i_1_n_0 | bd_0_i/hls_inst/inst/ap_rst_n_inv                  |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1[7]_i_1_n_0 | bd_0_i/hls_inst/inst/ap_rst_n_inv                  |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_0[7]_i_1_n_0 | bd_0_i/hls_inst/inst/ap_rst_n_inv                  |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                      | bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0      |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                      |                                                    |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                      |                                                    |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/E[0]                     |                                                    |                4 |             17 |         4.25 |
|  ap_clk      |                                                            | bd_0_i/hls_inst/inst/ap_rst_n_inv                  |                9 |             22 |         2.44 |
+--------------+------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


