include $(TEST_DIR)/../Makefile.in
TOP_FILE := \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_reg_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_systems_ast_0.1/rtl/ast_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_0/prim_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_pulse_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_intr.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_core.sv

INCLUDE := -I$(OPENTITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/

TOP_MODULE := adc_ctrl_core
