<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:49.882-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_BREADY' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:47.332-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:47.270-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:47.220-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:47.170-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:47.119-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:47.066-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:47.015-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:46.966-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:46.911-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:46.856-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:46.807-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:46.763-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:58:46.717-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:52.144-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:52.122-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:52.088-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:52.048-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:52.013-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:51.979-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:51.941-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:51.915-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:51.884-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:51.857-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:51.828-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:56:51.801-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' (loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:845) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:55:41.343-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' (loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:845) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:55:41.220-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' (loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:845) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:55:41.195-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' (loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:845) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:55:41.131-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_61', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:54:31.896-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_53', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:54:31.247-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_37', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:54:30.667-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_7', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:54:30.318-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_5', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:54:29.928-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_3', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:54:29.861-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_1', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:54:29.797-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' (loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:750) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:52:11.915-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' (loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'): Unable to schedule 'load' operation ('exp_out_1_load_5', lane_seg_hls/lane_seg_support.cpp:750) on array 'exp_out_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:52:11.823-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' (loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'): Unable to schedule 'load' operation ('exp_out_1_load_3', lane_seg_hls/lane_seg_support.cpp:750) on array 'exp_out_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:52:11.779-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' (loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'): Unable to schedule 'load' operation ('exp_out_1_load_1', lane_seg_hls/lane_seg_support.cpp:750) on array 'exp_out_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:52:11.750-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_29', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:51:05.542-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_21', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:51:05.373-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_7', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:51:05.267-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_5', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:51:05.124-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_3', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:51:05.083-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_1', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:51:05.045-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_2_load_7', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:48:52.114-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_2_load_5', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:48:52.020-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_2_load_3', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:48:51.988-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_2_load_1', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:48:51.959-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_29', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:47:44.040-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_21', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:47:43.876-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_7', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:47:43.767-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_5', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:47:43.621-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_3', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:47:43.581-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_1', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:47:43.542-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_3_load_7', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:45:30.518-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_3_load_5', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:45:30.431-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_3_load_3', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:45:30.415-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_3_load_1', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:45:30.351-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_29', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:44:24.323-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_21', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:44:24.162-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_7', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:44:24.064-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_5', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:44:23.921-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_3', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:44:23.880-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_1', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:44:23.845-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_4_load_7', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:42:11.129-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_4_load_5', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:42:11.038-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_4_load_3', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:42:11.012-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_4_load_1', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:42:10.961-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_21', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:41:05.485-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_7', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:41:05.349-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_5', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:41:05.234-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_3', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:41:05.197-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_1', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:41:05.162-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_5_load_7', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:38:53.872-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_5_load_5', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_5' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:38:53.800-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_5_load_3', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_5' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:38:53.768-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_5_load_1', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_5' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:38:53.718-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_21', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:37:48.004-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_7', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:37:47.867-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_5', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:37:47.747-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_3', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:37:47.710-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_1', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:37:47.674-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_6_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:35:33.453-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_6_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:35:33.353-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_6_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:35:33.321-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_6_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:35:33.295-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:22:38.528-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_384_12' (lane_seg_hls/lane_seg_support.cpp:384:32) in function 'enc3_ir2' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:22:38.355-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_480_12' (lane_seg_hls/lane_seg_support.cpp:480:32) in function 'enc4_ir3' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:22:38.201-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_576_12' (lane_seg_hls/lane_seg_support.cpp:576:32) in function 'enc5_ir4' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:22:38.051-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_672_12' (lane_seg_hls/lane_seg_support.cpp:672:32) in function 'enc6_ir5' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:22:37.923-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_767_12' (lane_seg_hls/lane_seg_support.cpp:767:32) in function 'enc7_ir6' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:22:37.763-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_862_12' (lane_seg_hls/lane_seg_support.cpp:862:32) in function 'enc8_ir7' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-22T19:22:37.639-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
