// Seed: 3113601014
module module_0;
  always_latch #1 id_1 <= -1 < -1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply0 id_0,
    output tri id_1,
    input supply0 id_2
);
  id_4(
      .id_0(-1'b0), .id_1(-1'b0), .id_2(1)
  );
  assign id_1 = id_2#(
      .id_4(-1'b0),
      .id_2(~|id_2)
  );
  wire id_5 = id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
