Kernel Launches:
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 0 (1/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 1 (2/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 2 (3/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 3 (4/4): 0%....50%....100% - 8 passes
  nvkernel__Z8testcaseIiEvi_F1L53_2 (8, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L74_4 (8, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L83_6 (8, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L53_2 (8, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9

OPT Advice:
    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      
          waves across all SMs. Look at Launch Statistics for more details.

Metrics Table:
    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.82
    SM Frequency                    Ghz         1.52
    Elapsed Cycles                cycle         3752
    Memory Throughput                 %         0.84
    DRAM Throughput                   %         0.84
    Duration                         us         2.46
    L1/TEX Cache Throughput           %         3.12
    L2 Cache Throughput               %         0.60
    SM Active Cycles              cycle       598.21
    Compute (SM) Throughput           %         0.75
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.80
    SM Frequency                    Ghz         1.50
    Elapsed Cycles                cycle         3852
    Memory Throughput                 %         1.62
    DRAM Throughput                   %         1.62
    Duration                         us         2.56
    L1/TEX Cache Throughput           %         3.98
    L2 Cache Throughput               %         1.51
    SM Active Cycles              cycle       636.83
    Compute (SM) Throughput           %         0.74
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.87
    SM Frequency                    Ghz         1.49
    Elapsed Cycles                cycle         3777
    Memory Throughput                 %         0.86
    DRAM Throughput                   %         0.86
    Duration                         us         2.53
    L1/TEX Cache Throughput           %         4.09
    L2 Cache Throughput               %         0.55
    SM Active Cycles              cycle       619.62
    Compute (SM) Throughput           %         0.73
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.93
    SM Frequency                    Ghz         1.51
    Elapsed Cycles                cycle         3904
    Memory Throughput                 %         0.78
    DRAM Throughput                   %         0.78
    Duration                         us         2.59
    L1/TEX Cache Throughput           %         3.09
    L2 Cache Throughput               %         0.61
    SM Active Cycles              cycle       603.46
    Compute (SM) Throughput           %         0.78
    ----------------------- ----------- ------------