# clock_verilog
First Project for  STRUCTURED DESIGN OF INTEGRATED CIRCUITS discipline at UFPB. 24h clock with verilog

 - Funcionalidade: relógio digital
 - Entradas: sinal de clock de 50MHz, reset
 - Saídas: 6 x 7 saídas (6 displays de 7 segment
![image](https://github.com/michellavezzo/clock_verilog/assets/38358577/53c3c53b-6cde-4934-8a52-bc315dbcba2c)


https://sig-arq.ufpb.br/arquivos/20232200390b125557224d341662704c1/Metodologia_Top_Down_e_Projeto_01.pptx.pdf

- Apresentação: https://docs.google.com/presentation/d/1Oy-dsdT_-rm48v0Qt0V0dIrS-D5LyxBHKZlPAAGE0Gw/edit?usp=sharing
- Relatório: https://docs.google.com/document/d/1sfhE9NO7-pxY_WpgYsPGobKenIi9OQyMUHDMDFiJpFU/edit?usp=sharing
