{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616261479255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616261479255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 23:01:19 2021 " "Processing started: Sat Mar 20 23:01:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616261479255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616261479255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThreebitUpDownCount -c ThreebitUpDownCount " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThreebitUpDownCount -c ThreebitUpDownCount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616261479255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616261479501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616261479501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThreebitUpDownCount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ThreebitUpDownCount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThreebitUpDownCount-structure " "Found design unit 1: ThreebitUpDownCount-structure" {  } { { "ThreebitUpDownCount.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486062 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThreebitUpDownCount " "Found entity 1: ThreebitUpDownCount" {  } { { "ThreebitUpDownCount.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616261486062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "Testbench.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486062 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616261486062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DFlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-behave " "Found design unit 1: DFlipFlop-behave" {  } { { "DFlipFlop.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/DFlipFlop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/DFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616261486063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_gates.vhd 14 7 " "Found 14 design units, including 7 entities, in source file basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_behaviour " "Found design unit 1: and_gate-and_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and3_gate-and_behaviour " "Found design unit 2: and3_gate-and_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 and4_gate-and_behaviour " "Found design unit 3: and4_gate-and_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 or_gate-or_behaviour " "Found design unit 4: or_gate-or_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 or5_gate-or_behaviour " "Found design unit 5: or5_gate-or_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 not_gate-not_behaviour " "Found design unit 6: not_gate-not_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 xor_gate-xor_behaviour " "Found design unit 7: xor_gate-xor_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_ENTITY_NAME" "2 and3_gate " "Found entity 2: and3_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_ENTITY_NAME" "3 and4_gate " "Found entity 3: and4_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate " "Found entity 4: or_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_ENTITY_NAME" "5 or5_gate " "Found entity 5: or5_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_ENTITY_NAME" "6 not_gate " "Found entity 6: not_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""} { "Info" "ISGN_ENTITY_NAME" "7 xor_gate " "Found entity 7: xor_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616261486063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616261486063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ThreebitUpDownCount " "Elaborating entity \"ThreebitUpDownCount\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616261486110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate not_gate:notgate4 " "Elaborating entity \"not_gate\" for hierarchy \"not_gate:notgate4\"" {  } { { "ThreebitUpDownCount.vhd" "notgate4" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate xor_gate:xorgate0 " "Elaborating entity \"xor_gate\" for hierarchy \"xor_gate:xorgate0\"" {  } { { "ThreebitUpDownCount.vhd" "xorgate0" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:andgate0 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:andgate0\"" {  } { { "ThreebitUpDownCount.vhd" "andgate0" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:orgate1 " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:orgate1\"" {  } { { "ThreebitUpDownCount.vhd" "orgate1" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and3_gate and3_gate:andgate2 " "Elaborating entity \"and3_gate\" for hierarchy \"and3_gate:andgate2\"" {  } { { "ThreebitUpDownCount.vhd" "andgate2" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and4_gate and4_gate:andgate5 " "Elaborating entity \"and4_gate\" for hierarchy \"and4_gate:andgate5\"" {  } { { "ThreebitUpDownCount.vhd" "andgate5" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or5_gate or5_gate:orgate2 " "Elaborating entity \"or5_gate\" for hierarchy \"or5_gate:orgate2\"" {  } { { "ThreebitUpDownCount.vhd" "orgate2" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:ff1 " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:ff1\"" {  } { { "ThreebitUpDownCount.vhd" "ff1" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616261486640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616261486892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616261486892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616261486960 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616261486960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616261486960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616261486960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616261486965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 23:01:26 2021 " "Processing ended: Sat Mar 20 23:01:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616261486965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616261486965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616261486965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616261486965 ""}
