[INF:CM0023] Creating log file ../../build/regression/Wand/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1: No timescale set for "test_wand_wor".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@test_wand_wor".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@test_wand_wor".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Wand/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Wand/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Wand/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test_wand_wor)
|vpiElaborated:1
|vpiName:work@test_wand_wor
|uhdmallModules:
\_module: work@test_wand_wor (work@test_wand_wor) dut.sv:1:2: , endln:10:11, parent:work@test_wand_wor
  |vpiFullName:work@test_wand_wor
  |vpiDefName:work@test_wand_wor
  |vpiNet:
  \_logic_net: (work@test_wand_wor.a), line:3:9, endln:3:10, parent:work@test_wand_wor
    |vpiName:a
    |vpiFullName:work@test_wand_wor.a
    |vpiNetType:2
  |vpiNet:
  \_logic_net: (work@test_wand_wor.b), line:4:9, endln:4:10, parent:work@test_wand_wor
    |vpiName:b
    |vpiFullName:work@test_wand_wor.b
    |vpiNetType:3
  |vpiNet:
  \_logic_net: (work@test_wand_wor.c), line:5:8, endln:5:9, parent:work@test_wand_wor
    |vpiName:c
    |vpiFullName:work@test_wand_wor.c
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@test_wand_wor.d), line:5:11, endln:5:12, parent:work@test_wand_wor
    |vpiName:d
    |vpiFullName:work@test_wand_wor.d
    |vpiNetType:48
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:16, parent:work@test_wand_wor
    |vpiRhs:
    \_ref_obj: (work@test_wand_wor.c), line:7:15, endln:7:16
      |vpiName:c
      |vpiFullName:work@test_wand_wor.c
      |vpiActual:
      \_logic_net: (work@test_wand_wor.c), line:5:8, endln:5:9, parent:work@test_wand_wor
        |vpiTypespec:
        \_logic_typespec: , line:5:4, endln:5:7
        |vpiName:c
        |vpiFullName:work@test_wand_wor.c
        |vpiNetType:48
    |vpiLhs:
    \_ref_obj: (work@test_wand_wor.a), line:7:11, endln:7:12
      |vpiName:a
      |vpiFullName:work@test_wand_wor.a
      |vpiActual:
      \_logic_net: (work@test_wand_wor.a), line:3:9, endln:3:10, parent:work@test_wand_wor
        |vpiTypespec:
        \_logic_typespec: , line:3:4, endln:3:8
        |vpiName:a
        |vpiFullName:work@test_wand_wor.a
        |vpiNetType:2
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:16, parent:work@test_wand_wor
    |vpiRhs:
    \_ref_obj: (work@test_wand_wor.d), line:8:15, endln:8:16
      |vpiName:d
      |vpiFullName:work@test_wand_wor.d
      |vpiActual:
      \_logic_net: (work@test_wand_wor.d), line:5:11, endln:5:12, parent:work@test_wand_wor
        |vpiTypespec:
        \_logic_typespec: , line:5:4, endln:5:7
        |vpiName:d
        |vpiFullName:work@test_wand_wor.d
        |vpiNetType:48
    |vpiLhs:
    \_ref_obj: (work@test_wand_wor.b), line:8:11, endln:8:12
      |vpiName:b
      |vpiFullName:work@test_wand_wor.b
      |vpiActual:
      \_logic_net: (work@test_wand_wor.b), line:4:9, endln:4:10, parent:work@test_wand_wor
        |vpiTypespec:
        \_logic_typespec: , line:4:4, endln:4:7
        |vpiName:b
        |vpiFullName:work@test_wand_wor.b
        |vpiNetType:3
|uhdmtopModules:
\_module: work@test_wand_wor (work@test_wand_wor) dut.sv:1:2: , endln:10:11
  |vpiName:work@test_wand_wor
  |vpiDefName:work@test_wand_wor
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@test_wand_wor.a), line:3:9, endln:3:10, parent:work@test_wand_wor
  |vpiNet:
  \_logic_net: (work@test_wand_wor.b), line:4:9, endln:4:10, parent:work@test_wand_wor
  |vpiNet:
  \_logic_net: (work@test_wand_wor.c), line:5:8, endln:5:9, parent:work@test_wand_wor
  |vpiNet:
  \_logic_net: (work@test_wand_wor.d), line:5:11, endln:5:12, parent:work@test_wand_wor
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:16, parent:work@test_wand_wor
    |vpiRhs:
    \_ref_obj: (work@test_wand_wor.c), line:7:15, endln:7:16
      |vpiName:c
      |vpiFullName:work@test_wand_wor.c
      |vpiActual:
      \_logic_net: (work@test_wand_wor.c), line:5:8, endln:5:9, parent:work@test_wand_wor
    |vpiLhs:
    \_ref_obj: (work@test_wand_wor.a), line:7:11, endln:7:12
      |vpiName:a
      |vpiFullName:work@test_wand_wor.a
      |vpiActual:
      \_logic_net: (work@test_wand_wor.a), line:3:9, endln:3:10, parent:work@test_wand_wor
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:16, parent:work@test_wand_wor
    |vpiRhs:
    \_ref_obj: (work@test_wand_wor.d), line:8:15, endln:8:16
      |vpiName:d
      |vpiFullName:work@test_wand_wor.d
      |vpiActual:
      \_logic_net: (work@test_wand_wor.d), line:5:11, endln:5:12, parent:work@test_wand_wor
    |vpiLhs:
    \_ref_obj: (work@test_wand_wor.b), line:8:11, endln:8:12
      |vpiName:b
      |vpiFullName:work@test_wand_wor.b
      |vpiActual:
      \_logic_net: (work@test_wand_wor.b), line:4:9, endln:4:10, parent:work@test_wand_wor
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Wand/dut.sv | ${SURELOG_DIR}/build/regression/Wand/roundtrip/dut_000.sv | 3 | 10 | 

