// Seed: 2078565099
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input wand id_3,
    output supply0 id_4,
    input tri1 id_5,
    input tri id_6
    , id_27,
    input wor id_7,
    input tri0 id_8,
    output tri id_9,
    output wand id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri0 id_13,
    output wor id_14,
    input tri0 id_15,
    input uwire id_16,
    output tri1 id_17,
    input tri1 id_18,
    input supply1 id_19,
    output tri1 id_20,
    input uwire id_21,
    input supply1 id_22,
    output tri1 id_23,
    output tri1 id_24,
    output tri id_25
);
endmodule
module module_1 (
    input wor id_0
    , id_17,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    input wand id_10,
    output wire id_11,
    output wor id_12,
    output supply0 id_13,
    input supply1 id_14,
    input wand id_15
);
  wire id_18;
  module_0(
      id_12,
      id_2,
      id_11,
      id_2,
      id_13,
      id_3,
      id_4,
      id_10,
      id_6,
      id_13,
      id_11,
      id_11,
      id_11,
      id_2,
      id_11,
      id_8,
      id_3,
      id_13,
      id_8,
      id_4,
      id_13,
      id_8,
      id_0,
      id_12,
      id_11,
      id_12
  );
  initial @(id_7 && !1'b0 && 1 && 1);
  xnor (id_12, id_9, id_3, id_6, id_4, id_8, id_10);
endmodule
