$date
	Wed Nov 17 08:17:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sram_tb $end
$var wire 128 ! Q [127:0] $end
$var reg 11 " A [10:0] $end
$var reg 1 # CEN_EXT $end
$var reg 1 $ CEN_Q $end
$var reg 1 % CLK $end
$var reg 128 & D [127:0] $end
$var reg 1 ' WEN_EXT $end
$var reg 1 ( WEN_Q $end
$scope module sram_instance $end
$var wire 11 ) A [10:0] $end
$var wire 1 $ CEN $end
$var wire 1 % CLK $end
$var wire 128 * D [127:0] $end
$var wire 128 + Q [127:0] $end
$var wire 1 ( WEN $end
$var reg 11 , add_q [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
b0 *
b0 )
x(
1'
b0 &
0%
x$
0#
b0 "
bx !
$end
#20000
0$
1(
1%
#40000
0'
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 &
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 *
0%
#60000
0(
b0 ,
1%
#80000
1'
b11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110 &
b11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110 *
b10 "
b10 )
0%
#100000
1(
1%
#120000
b1 "
b1 )
0%
#140000
b1 ,
1%
#160000
b10 "
b10 )
0%
#180000
b11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110 !
b11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110 +
b10 ,
1%
#200000
1#
0%
#220000
1$
1%
#240000
0%
#250000
