#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat May 14 15:28:59 2016
# Process ID: 6468
# Current directory: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1
# Command line: vivado.exe -log base_block_design_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source base_block_design_wrapper.tcl -notrace
# Log file: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper.vdi
# Journal file: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source base_block_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_4/base_block_design_axi_timer_0_4.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_0/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_4/base_block_design_axi_timer_0_4.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_0/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_5/base_block_design_axi_timer_0_5.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_1/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_5/base_block_design_axi_timer_0_5.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_1/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_6/base_block_design_axi_timer_0_6.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_2/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_6/base_block_design_axi_timer_0_6.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_2/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_7/base_block_design_axi_timer_0_7.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_3/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_7/base_block_design_axi_timer_0_7.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_3/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_8/base_block_design_axi_timer_0_8.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_4/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_8/base_block_design_axi_timer_0_8.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_4/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_9/base_block_design_axi_timer_0_9.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_5/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_9/base_block_design_axi_timer_0_9.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_5/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_10/base_block_design_axi_timer_0_10.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_6/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_10/base_block_design_axi_timer_0_10.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_6/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_11/base_block_design_axi_timer_0_11.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_7/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_11/base_block_design_axi_timer_0_11.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_7/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_12/base_block_design_axi_timer_0_12.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_8/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_12/base_block_design_axi_timer_0_12.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_8/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_13/base_block_design_axi_timer_0_13.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_9/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_13/base_block_design_axi_timer_0_13.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_9/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_14/base_block_design_axi_timer_0_14.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_10/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_14/base_block_design_axi_timer_0_14.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_10/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_15/base_block_design_axi_timer_0_15.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_11/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_15/base_block_design_axi_timer_0_15.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_11/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_16/base_block_design_axi_timer_0_16.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_12/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_16/base_block_design_axi_timer_0_16.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_12/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_17/base_block_design_axi_timer_0_17.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_13/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_17/base_block_design_axi_timer_0_17.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_13/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_18/base_block_design_axi_timer_0_18.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_14/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_18/base_block_design_axi_timer_0_18.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_14/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_19/base_block_design_axi_timer_0_19.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_15/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_19/base_block_design_axi_timer_0_19.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_15/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_20/base_block_design_axi_timer_0_20.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_16/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_20/base_block_design_axi_timer_0_20.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_16/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_21/base_block_design_axi_timer_0_21.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_17/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_21/base_block_design_axi_timer_0_21.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_17/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_22/base_block_design_axi_timer_0_22.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_18/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_22/base_block_design_axi_timer_0_22.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_18/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_23/base_block_design_axi_timer_0_23.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_19/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_23/base_block_design_axi_timer_0_23.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_19/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_24/base_block_design_axi_timer_0_24.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_20/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_24/base_block_design_axi_timer_0_24.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_20/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_25/base_block_design_axi_timer_0_25.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_21/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_25/base_block_design_axi_timer_0_25.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_21/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_26/base_block_design_axi_timer_0_26.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_22/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_26/base_block_design_axi_timer_0_26.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_22/U0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_27/base_block_design_axi_timer_0_27.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_23/U0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_27/base_block_design_axi_timer_0_27.xdc] for cell 'base_block_design_i/axi_pwm/axi_timer_23/U0'
Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 559.855 ; gain = 353.137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.426 . Memory (MB): peak = 559.855 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: b18b94db

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1337d09b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.727 ; gain = 0.012

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 1035 cells.
Phase 2 Constant Propagation | Checksum: 205bd0b91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.727 ; gain = 0.012

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5590 unconnected nets.
INFO: [Opt 31-11] Eliminated 1845 unconnected cells.
Phase 3 Sweep | Checksum: 17ce07f2d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1029.727 ; gain = 0.012

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1029.727 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17ce07f2d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1029.727 ; gain = 0.012

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17ce07f2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1029.727 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.727 ; gain = 469.871
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1029.727 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.727 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1029.727 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1029.727 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 3cc11f37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1029.727 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 3cc11f37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.883 ; gain = 20.156

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 3cc11f37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.883 ; gain = 20.156

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c15f623f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.883 ; gain = 20.156
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce7d0b27

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.883 ; gain = 20.156

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 2415058c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1049.883 ; gain = 20.156
Phase 1.2.1 Place Init Design | Checksum: 209f54374

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1060.695 ; gain = 30.969
Phase 1.2 Build Placer Netlist Model | Checksum: 209f54374

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 209f54374

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1060.695 ; gain = 30.969
Phase 1 Placer Initialization | Checksum: 209f54374

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c569b0f4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c569b0f4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ce08d003

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1737d45c6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1737d45c6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11d161ca0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11d161ca0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1494c651d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18762792f

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18762792f

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 18762792f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.695 ; gain = 30.969
Phase 3 Detail Placement | Checksum: 18762792f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.695 ; gain = 30.969

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1ca228b60

Time (s): cpu = 00:01:38 ; elapsed = 00:01:15 . Memory (MB): peak = 1092.273 ; gain = 62.547

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.336. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 8d34490a

Time (s): cpu = 00:01:39 ; elapsed = 00:01:15 . Memory (MB): peak = 1092.273 ; gain = 62.547
Phase 4.1 Post Commit Optimization | Checksum: 8d34490a

Time (s): cpu = 00:01:39 ; elapsed = 00:01:16 . Memory (MB): peak = 1092.273 ; gain = 62.547

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 8d34490a

Time (s): cpu = 00:01:39 ; elapsed = 00:01:16 . Memory (MB): peak = 1092.273 ; gain = 62.547

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 8d34490a

Time (s): cpu = 00:01:39 ; elapsed = 00:01:16 . Memory (MB): peak = 1092.273 ; gain = 62.547

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 8d34490a

Time (s): cpu = 00:01:39 ; elapsed = 00:01:16 . Memory (MB): peak = 1092.273 ; gain = 62.547

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: f1860991

Time (s): cpu = 00:01:40 ; elapsed = 00:01:16 . Memory (MB): peak = 1092.273 ; gain = 62.547
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f1860991

Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1092.273 ; gain = 62.547
Ending Placer Task | Checksum: ceaa116f

Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1092.273 ; gain = 62.547
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:19 . Memory (MB): peak = 1092.273 ; gain = 62.547
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.273 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1092.273 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1092.273 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1092.273 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1092.273 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4e7b6ac5 ConstDB: 0 ShapeSum: 802ea6aa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ecb55240

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1209.945 ; gain = 107.461

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ecb55240

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1209.945 ; gain = 107.461

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ecb55240

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1209.945 ; gain = 107.461

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ecb55240

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1209.945 ; gain = 107.461
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1758613ba

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1224.895 ; gain = 122.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.412 | TNS=0.000  | WHS=-0.233 | THS=-425.373|

Phase 2 Router Initialization | Checksum: 23f40ce83

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12bf55176

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1381
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 193a9d4d0

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1228.055 ; gain = 125.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17a59f8fa

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1228.055 ; gain = 125.570
Phase 4 Rip-up And Reroute | Checksum: 17a59f8fa

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1becd75ee

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1228.055 ; gain = 125.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.025  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1becd75ee

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1becd75ee

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1228.055 ; gain = 125.570
Phase 5 Delay and Skew Optimization | Checksum: 1becd75ee

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 216afdf6c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.055 ; gain = 125.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.025  | TNS=0.000  | WHS=0.069  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 216afdf6c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.055 ; gain = 125.570
Phase 6 Post Hold Fix | Checksum: 216afdf6c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.35021 %
  Global Horizontal Routing Utilization  = 3.86545 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1db236497

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1db236497

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d6e4bc8c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 1228.055 ; gain = 125.570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.025  | TNS=0.000  | WHS=0.069  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d6e4bc8c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 1228.055 ; gain = 125.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 1228.055 ; gain = 125.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1228.055 ; gain = 135.781
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.055 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.055 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.227 ; gain = 6.172
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.227 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.379 ; gain = 34.152
INFO: [Common 17-206] Exiting Vivado at Sat May 14 15:33:07 2016...
