Reading timing models for corner max_ss_100C_1v60…
Reading cell library for the 'max_ss_100C_1v60' corner at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading top-level netlist at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.nl.v'…
Linking design 'systolic_top_uart_4parallel_q8_24' from netlist…
Warning: /foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.nl.v line 91, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_0_3.
Warning: /foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.nl.v line 810, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_TAPCELL_ROW_0_718.
Warning: /foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.nl.v line 14722, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_0_27.
Warning: /foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.nl.v line 14832, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_0_1062.
Reading design constraints file at '/usr/local/lib/python3.10/dist-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'max_ss_100C_1v60' corner at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/max/systolic_top_uart_4parallel_q8_24.max.spef'…
Warning: corner.tcl line 49, virtual clock clk can not be propagated.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.

%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.

%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: start_in (input port clocked by clk)
Endpoint: _10_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  4.000000    4.000000 ^ input external delay
     1    0.003853    0.039316    0.021400    4.021400 ^ start_in (in)
                                                         start_in (net)
                      0.039316    0.000000    4.021400 ^ input3/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.007625    0.158161    0.199424    4.220825 ^ input3/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net3 (net)
                      0.158161    0.000526    4.221351 ^ _07_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.004686    0.081865    0.411261    4.632612 v _07_/X (sky130_fd_sc_hd__and2b_1)
                                                         _00_ (net)
                      0.081865    0.000306    4.632917 v _10_/D (sky130_fd_sc_hd__dfstp_1)
                                              4.632917   data arrival time
---------------------------------------------------------------------------------------------
(Path is unconstrained)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 12 unannotated drivers.
 opcode_in0
 opcode_in1
 opcode_in2
 opcode_in3
 tx_in
 _13__4/HI
 _14__5/HI
 _15__6/HI
 _16__7/HI
 _17__8/HI
 _18__9/HI
 _19__10/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ss_100C_1v60 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ss_100C_1v60 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ss_100C_1v60 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 3 unclocked register/latch pins.
  _10_/CLK
  _11_/CLK
  _12_/CLK
Warning: There are 11 unconstrained endpoints.
  busy_out
  done_out
  out4
  out5
  out6
  out7
  out8
  rx_out
  _10_/D
  _11_/D
  _12_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           2.392561e-07 0.000000e+00 5.886904e-08 2.981251e-07  29.5%
Combinational        2.505066e-07 3.134180e-07 1.012386e-07 6.651633e-07  65.8%
Clock                0.000000e+00 0.000000e+00 4.762490e-08 4.762490e-08   4.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                4.897627e-07 3.134180e-07 2.077324e-07 1.010913e-06 100.0%
                            48.4%        31.0%        20.5%
%OL_METRIC_F power__internal__total 4.897626695310464e-7
%OL_METRIC_F power__switching__total 3.1341804174189747e-7
%OL_METRIC_F power__leakage__total 2.0773244102656463e-7
%OL_METRIC_F power__total 1.0109131380886538e-6

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ss_100C_1v60 0.000000
======================= max_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ss_100C_1v60 0.000000
======================= max_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ss_100C_1v60 INF
max_ss_100C_1v60: INF
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ss_100C_1v60 INF
max_ss_100C_1v60: INF
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ss_100C_1v60 0.000000
max_ss_100C_1v60: 0.000000
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ss_100C_1v60 0.000000
max_ss_100C_1v60: 0.000000
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ss_100C_1v60 0
max_ss_100C_1v60: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ss_100C_1v60 0.0
max_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ss_100C_1v60 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ss_100C_1v60 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ss_100C_1v60 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ss_100C_1v60 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ss_100C_1v60 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ss_100C_1v60 0
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ss_100C_1v60 corner to /foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ss_100C_1v60/systolic_top_uart_4parallel_q8_24__max_ss_100C_1v60.lib…
