/* Generated by Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os) */

module \$paramod\dual_port_memory_Synth\DATA_WIDTH=6\ADDR_WIDTH=4\MEM_SIZE=3 (Clock, iWriteEnable, iReadEnable, iReadAddress, iWriteAddress, iDataIn, oDataOut);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  input Clock;
  wire [5:0] \Ram[0] ;
  wire [5:0] \Ram[1] ;
  wire [5:0] \Ram[2] ;
  wire [5:0] \Ram[3] ;
  input [5:0] iDataIn;
  input [3:0] iReadAddress;
  input iReadEnable;
  input [3:0] iWriteAddress;
  input iWriteEnable;
  output [5:0] oDataOut;
  NOT _161_ (
    .A(iWriteAddress[0]),
    .Y(_133_)
  );
  NAND _162_ (
    .A(iWriteAddress[1]),
    .B(iWriteEnable),
    .Y(_135_)
  );
  NOR _163_ (
    .A(_135_),
    .B(_133_),
    .Y(_137_)
  );
  NAND _164_ (
    .A(_137_),
    .B(iDataIn[0]),
    .Y(_139_)
  );
  NOT _165_ (
    .A(_137_),
    .Y(_140_)
  );
  NAND _166_ (
    .A(_140_),
    .B(\Ram[3] [0]),
    .Y(_141_)
  );
  NAND _167_ (
    .A(_141_),
    .B(_139_),
    .Y(_116_)
  );
  NAND _168_ (
    .A(_137_),
    .B(iDataIn[1]),
    .Y(_142_)
  );
  NAND _169_ (
    .A(_140_),
    .B(\Ram[3] [1]),
    .Y(_143_)
  );
  NAND _170_ (
    .A(_143_),
    .B(_142_),
    .Y(_125_)
  );
  NAND _171_ (
    .A(_137_),
    .B(iDataIn[2]),
    .Y(_144_)
  );
  NAND _172_ (
    .A(_140_),
    .B(\Ram[3] [2]),
    .Y(_145_)
  );
  NAND _173_ (
    .A(_145_),
    .B(_144_),
    .Y(_153_)
  );
  NAND _174_ (
    .A(_137_),
    .B(iDataIn[3]),
    .Y(_146_)
  );
  NAND _175_ (
    .A(_140_),
    .B(\Ram[3] [3]),
    .Y(_147_)
  );
  NAND _176_ (
    .A(_147_),
    .B(_146_),
    .Y(_016_)
  );
  NAND _177_ (
    .A(_137_),
    .B(iDataIn[4]),
    .Y(_148_)
  );
  NAND _178_ (
    .A(_140_),
    .B(\Ram[3] [4]),
    .Y(_149_)
  );
  NAND _179_ (
    .A(_149_),
    .B(_148_),
    .Y(_038_)
  );
  NAND _180_ (
    .A(_137_),
    .B(iDataIn[5]),
    .Y(_150_)
  );
  NAND _181_ (
    .A(_140_),
    .B(\Ram[3] [5]),
    .Y(_151_)
  );
  NAND _182_ (
    .A(_151_),
    .B(_150_),
    .Y(_066_)
  );
  NOR _183_ (
    .A(_135_),
    .B(iWriteAddress[0]),
    .Y(_152_)
  );
  NAND _184_ (
    .A(_152_),
    .B(iDataIn[0]),
    .Y(_154_)
  );
  NOT _185_ (
    .A(_152_),
    .Y(_155_)
  );
  NAND _186_ (
    .A(_155_),
    .B(\Ram[2] [0]),
    .Y(_156_)
  );
  NAND _187_ (
    .A(_156_),
    .B(_154_),
    .Y(_117_)
  );
  NAND _188_ (
    .A(_152_),
    .B(iDataIn[1]),
    .Y(_157_)
  );
  NAND _189_ (
    .A(_155_),
    .B(\Ram[2] [1]),
    .Y(_158_)
  );
  NAND _190_ (
    .A(_158_),
    .B(_157_),
    .Y(_118_)
  );
  NAND _191_ (
    .A(_152_),
    .B(iDataIn[2]),
    .Y(_159_)
  );
  NAND _192_ (
    .A(_155_),
    .B(\Ram[2] [2]),
    .Y(_160_)
  );
  NAND _193_ (
    .A(_160_),
    .B(_159_),
    .Y(_119_)
  );
  NAND _194_ (
    .A(_152_),
    .B(iDataIn[3]),
    .Y(_000_)
  );
  NAND _195_ (
    .A(_155_),
    .B(\Ram[2] [3]),
    .Y(_001_)
  );
  NAND _196_ (
    .A(_001_),
    .B(_000_),
    .Y(_120_)
  );
  NAND _197_ (
    .A(_152_),
    .B(iDataIn[4]),
    .Y(_002_)
  );
  NAND _198_ (
    .A(_155_),
    .B(\Ram[2] [4]),
    .Y(_003_)
  );
  NAND _199_ (
    .A(_003_),
    .B(_002_),
    .Y(_121_)
  );
  NAND _200_ (
    .A(_152_),
    .B(iDataIn[5]),
    .Y(_004_)
  );
  NAND _201_ (
    .A(_155_),
    .B(\Ram[2] [5]),
    .Y(_005_)
  );
  NAND _202_ (
    .A(_005_),
    .B(_004_),
    .Y(_122_)
  );
  NAND _203_ (
    .A(_133_),
    .B(iWriteEnable),
    .Y(_006_)
  );
  NOR _204_ (
    .A(_006_),
    .B(iWriteAddress[1]),
    .Y(_007_)
  );
  NAND _205_ (
    .A(_007_),
    .B(iDataIn[0]),
    .Y(_008_)
  );
  NOT _206_ (
    .A(iWriteAddress[1]),
    .Y(_009_)
  );
  NOT _207_ (
    .A(iWriteEnable),
    .Y(_010_)
  );
  NOR _208_ (
    .A(iWriteAddress[0]),
    .B(_010_),
    .Y(_011_)
  );
  NAND _209_ (
    .A(_011_),
    .B(_009_),
    .Y(_012_)
  );
  NAND _210_ (
    .A(_012_),
    .B(\Ram[0] [0]),
    .Y(_013_)
  );
  NAND _211_ (
    .A(_013_),
    .B(_008_),
    .Y(_123_)
  );
  NAND _212_ (
    .A(_007_),
    .B(iDataIn[1]),
    .Y(_014_)
  );
  NAND _213_ (
    .A(_012_),
    .B(\Ram[0] [1]),
    .Y(_015_)
  );
  NAND _214_ (
    .A(_015_),
    .B(_014_),
    .Y(_124_)
  );
  NAND _215_ (
    .A(_007_),
    .B(iDataIn[2]),
    .Y(_017_)
  );
  NAND _216_ (
    .A(_012_),
    .B(\Ram[0] [2]),
    .Y(_018_)
  );
  NAND _217_ (
    .A(_018_),
    .B(_017_),
    .Y(_126_)
  );
  NAND _218_ (
    .A(_007_),
    .B(iDataIn[3]),
    .Y(_019_)
  );
  NAND _219_ (
    .A(_012_),
    .B(\Ram[0] [3]),
    .Y(_020_)
  );
  NAND _220_ (
    .A(_020_),
    .B(_019_),
    .Y(_127_)
  );
  NAND _221_ (
    .A(_007_),
    .B(iDataIn[4]),
    .Y(_021_)
  );
  NAND _222_ (
    .A(_012_),
    .B(\Ram[0] [4]),
    .Y(_022_)
  );
  NAND _223_ (
    .A(_022_),
    .B(_021_),
    .Y(_128_)
  );
  NAND _224_ (
    .A(_007_),
    .B(iDataIn[5]),
    .Y(_023_)
  );
  NAND _225_ (
    .A(_012_),
    .B(\Ram[0] [5]),
    .Y(_024_)
  );
  NAND _226_ (
    .A(_024_),
    .B(_023_),
    .Y(_129_)
  );
  NAND _227_ (
    .A(iWriteAddress[0]),
    .B(iWriteEnable),
    .Y(_025_)
  );
  NOR _228_ (
    .A(_025_),
    .B(iWriteAddress[1]),
    .Y(_026_)
  );
  NAND _229_ (
    .A(_026_),
    .B(iDataIn[0]),
    .Y(_027_)
  );
  NOT _230_ (
    .A(_026_),
    .Y(_028_)
  );
  NAND _231_ (
    .A(_028_),
    .B(\Ram[1] [0]),
    .Y(_029_)
  );
  NAND _232_ (
    .A(_029_),
    .B(_027_),
    .Y(_130_)
  );
  NAND _233_ (
    .A(_026_),
    .B(iDataIn[1]),
    .Y(_030_)
  );
  NAND _234_ (
    .A(_028_),
    .B(\Ram[1] [1]),
    .Y(_031_)
  );
  NAND _235_ (
    .A(_031_),
    .B(_030_),
    .Y(_131_)
  );
  NAND _236_ (
    .A(_026_),
    .B(iDataIn[2]),
    .Y(_032_)
  );
  NAND _237_ (
    .A(_028_),
    .B(\Ram[1] [2]),
    .Y(_033_)
  );
  NAND _238_ (
    .A(_033_),
    .B(_032_),
    .Y(_132_)
  );
  NAND _239_ (
    .A(_026_),
    .B(iDataIn[3]),
    .Y(_034_)
  );
  NAND _240_ (
    .A(_028_),
    .B(\Ram[1] [3]),
    .Y(_035_)
  );
  NAND _241_ (
    .A(_035_),
    .B(_034_),
    .Y(_134_)
  );
  NAND _242_ (
    .A(_026_),
    .B(iDataIn[4]),
    .Y(_036_)
  );
  NAND _243_ (
    .A(_028_),
    .B(\Ram[1] [4]),
    .Y(_037_)
  );
  NAND _244_ (
    .A(_037_),
    .B(_036_),
    .Y(_136_)
  );
  NAND _245_ (
    .A(_026_),
    .B(iDataIn[5]),
    .Y(_039_)
  );
  NAND _246_ (
    .A(_028_),
    .B(\Ram[1] [5]),
    .Y(_040_)
  );
  NAND _247_ (
    .A(_040_),
    .B(_039_),
    .Y(_138_)
  );
  NOT _248_ (
    .A(iReadEnable),
    .Y(_041_)
  );
  NOR _249_ (
    .A(iReadAddress[0]),
    .B(\Ram[2] [0]),
    .Y(_042_)
  );
  NOT _250_ (
    .A(\Ram[3] [0]),
    .Y(_043_)
  );
  NAND _251_ (
    .A(iReadAddress[0]),
    .B(_043_),
    .Y(_044_)
  );
  NAND _252_ (
    .A(_044_),
    .B(iReadAddress[1]),
    .Y(_045_)
  );
  NOR _253_ (
    .A(_045_),
    .B(_042_),
    .Y(_046_)
  );
  NOT _254_ (
    .A(iReadAddress[0]),
    .Y(_047_)
  );
  NOT _255_ (
    .A(\Ram[1] [0]),
    .Y(_048_)
  );
  NOR _256_ (
    .A(_048_),
    .B(_047_),
    .Y(_049_)
  );
  NOT _257_ (
    .A(\Ram[0] [0]),
    .Y(_050_)
  );
  NOR _258_ (
    .A(_050_),
    .B(iReadAddress[0]),
    .Y(_051_)
  );
  NOR _259_ (
    .A(_051_),
    .B(_049_),
    .Y(_052_)
  );
  NOR _260_ (
    .A(_052_),
    .B(iReadAddress[1]),
    .Y(_053_)
  );
  NOR _261_ (
    .A(_053_),
    .B(_046_),
    .Y(_054_)
  );
  NOR _262_ (
    .A(_054_),
    .B(_041_),
    .Y(oDataOut[0])
  );
  NOR _263_ (
    .A(\Ram[2] [1]),
    .B(iReadAddress[0]),
    .Y(_055_)
  );
  NOT _264_ (
    .A(\Ram[3] [1]),
    .Y(_056_)
  );
  NAND _265_ (
    .A(iReadAddress[0]),
    .B(_056_),
    .Y(_057_)
  );
  NAND _266_ (
    .A(_057_),
    .B(iReadAddress[1]),
    .Y(_058_)
  );
  NOR _267_ (
    .A(_058_),
    .B(_055_),
    .Y(_059_)
  );
  NOT _268_ (
    .A(\Ram[1] [1]),
    .Y(_060_)
  );
  NOR _269_ (
    .A(_060_),
    .B(_047_),
    .Y(_061_)
  );
  NOT _270_ (
    .A(\Ram[0] [1]),
    .Y(_062_)
  );
  NOR _271_ (
    .A(_062_),
    .B(iReadAddress[0]),
    .Y(_063_)
  );
  NOR _272_ (
    .A(_063_),
    .B(_061_),
    .Y(_064_)
  );
  NOR _273_ (
    .A(_064_),
    .B(iReadAddress[1]),
    .Y(_065_)
  );
  NOR _274_ (
    .A(_065_),
    .B(_059_),
    .Y(_067_)
  );
  NOR _275_ (
    .A(_067_),
    .B(_041_),
    .Y(oDataOut[1])
  );
  NOR _276_ (
    .A(\Ram[2] [2]),
    .B(iReadAddress[0]),
    .Y(_068_)
  );
  NOT _277_ (
    .A(\Ram[3] [2]),
    .Y(_069_)
  );
  NAND _278_ (
    .A(iReadAddress[0]),
    .B(_069_),
    .Y(_070_)
  );
  NAND _279_ (
    .A(_070_),
    .B(iReadAddress[1]),
    .Y(_071_)
  );
  NOR _280_ (
    .A(_071_),
    .B(_068_),
    .Y(_072_)
  );
  NOT _281_ (
    .A(\Ram[1] [2]),
    .Y(_073_)
  );
  NOR _282_ (
    .A(_073_),
    .B(_047_),
    .Y(_074_)
  );
  NOT _283_ (
    .A(\Ram[0] [2]),
    .Y(_075_)
  );
  NOR _284_ (
    .A(_075_),
    .B(iReadAddress[0]),
    .Y(_076_)
  );
  NOR _285_ (
    .A(_076_),
    .B(_074_),
    .Y(_077_)
  );
  NOR _286_ (
    .A(_077_),
    .B(iReadAddress[1]),
    .Y(_078_)
  );
  NOR _287_ (
    .A(_078_),
    .B(_072_),
    .Y(_079_)
  );
  NOR _288_ (
    .A(_079_),
    .B(_041_),
    .Y(oDataOut[2])
  );
  NOR _289_ (
    .A(\Ram[2] [3]),
    .B(iReadAddress[0]),
    .Y(_080_)
  );
  NOT _290_ (
    .A(\Ram[3] [3]),
    .Y(_081_)
  );
  NAND _291_ (
    .A(iReadAddress[0]),
    .B(_081_),
    .Y(_082_)
  );
  NAND _292_ (
    .A(_082_),
    .B(iReadAddress[1]),
    .Y(_083_)
  );
  NOR _293_ (
    .A(_083_),
    .B(_080_),
    .Y(_084_)
  );
  NOT _294_ (
    .A(\Ram[1] [3]),
    .Y(_085_)
  );
  NOR _295_ (
    .A(_085_),
    .B(_047_),
    .Y(_086_)
  );
  NOT _296_ (
    .A(\Ram[0] [3]),
    .Y(_087_)
  );
  NOR _297_ (
    .A(_087_),
    .B(iReadAddress[0]),
    .Y(_088_)
  );
  NOR _298_ (
    .A(_088_),
    .B(_086_),
    .Y(_089_)
  );
  NOR _299_ (
    .A(_089_),
    .B(iReadAddress[1]),
    .Y(_090_)
  );
  NOR _300_ (
    .A(_090_),
    .B(_084_),
    .Y(_091_)
  );
  NOR _301_ (
    .A(_091_),
    .B(_041_),
    .Y(oDataOut[3])
  );
  NOR _302_ (
    .A(\Ram[2] [4]),
    .B(iReadAddress[0]),
    .Y(_092_)
  );
  NOT _303_ (
    .A(\Ram[3] [4]),
    .Y(_093_)
  );
  NAND _304_ (
    .A(iReadAddress[0]),
    .B(_093_),
    .Y(_094_)
  );
  NAND _305_ (
    .A(_094_),
    .B(iReadAddress[1]),
    .Y(_095_)
  );
  NOR _306_ (
    .A(_095_),
    .B(_092_),
    .Y(_096_)
  );
  NOT _307_ (
    .A(\Ram[1] [4]),
    .Y(_097_)
  );
  NOR _308_ (
    .A(_097_),
    .B(_047_),
    .Y(_098_)
  );
  NOT _309_ (
    .A(\Ram[0] [4]),
    .Y(_099_)
  );
  NOR _310_ (
    .A(_099_),
    .B(iReadAddress[0]),
    .Y(_100_)
  );
  NOR _311_ (
    .A(_100_),
    .B(_098_),
    .Y(_101_)
  );
  NOR _312_ (
    .A(_101_),
    .B(iReadAddress[1]),
    .Y(_102_)
  );
  NOR _313_ (
    .A(_102_),
    .B(_096_),
    .Y(_103_)
  );
  NOR _314_ (
    .A(_103_),
    .B(_041_),
    .Y(oDataOut[4])
  );
  NOR _315_ (
    .A(\Ram[2] [5]),
    .B(iReadAddress[0]),
    .Y(_104_)
  );
  NOT _316_ (
    .A(\Ram[3] [5]),
    .Y(_105_)
  );
  NAND _317_ (
    .A(iReadAddress[0]),
    .B(_105_),
    .Y(_106_)
  );
  NAND _318_ (
    .A(_106_),
    .B(iReadAddress[1]),
    .Y(_107_)
  );
  NOR _319_ (
    .A(_107_),
    .B(_104_),
    .Y(_108_)
  );
  NOT _320_ (
    .A(\Ram[1] [5]),
    .Y(_109_)
  );
  NOR _321_ (
    .A(_109_),
    .B(_047_),
    .Y(_110_)
  );
  NOT _322_ (
    .A(\Ram[0] [5]),
    .Y(_111_)
  );
  NOR _323_ (
    .A(_111_),
    .B(iReadAddress[0]),
    .Y(_112_)
  );
  NOR _324_ (
    .A(_112_),
    .B(_110_),
    .Y(_113_)
  );
  NOR _325_ (
    .A(_113_),
    .B(iReadAddress[1]),
    .Y(_114_)
  );
  NOR _326_ (
    .A(_114_),
    .B(_108_),
    .Y(_115_)
  );
  NOR _327_ (
    .A(_115_),
    .B(_041_),
    .Y(oDataOut[5])
  );
  DFF _328_ (
    .C(Clock),
    .D(_130_),
    .Q(\Ram[1] [0])
  );
  DFF _329_ (
    .C(Clock),
    .D(_131_),
    .Q(\Ram[1] [1])
  );
  DFF _330_ (
    .C(Clock),
    .D(_132_),
    .Q(\Ram[1] [2])
  );
  DFF _331_ (
    .C(Clock),
    .D(_134_),
    .Q(\Ram[1] [3])
  );
  DFF _332_ (
    .C(Clock),
    .D(_136_),
    .Q(\Ram[1] [4])
  );
  DFF _333_ (
    .C(Clock),
    .D(_138_),
    .Q(\Ram[1] [5])
  );
  DFF _334_ (
    .C(Clock),
    .D(_116_),
    .Q(\Ram[3] [0])
  );
  DFF _335_ (
    .C(Clock),
    .D(_125_),
    .Q(\Ram[3] [1])
  );
  DFF _336_ (
    .C(Clock),
    .D(_153_),
    .Q(\Ram[3] [2])
  );
  DFF _337_ (
    .C(Clock),
    .D(_016_),
    .Q(\Ram[3] [3])
  );
  DFF _338_ (
    .C(Clock),
    .D(_038_),
    .Q(\Ram[3] [4])
  );
  DFF _339_ (
    .C(Clock),
    .D(_066_),
    .Q(\Ram[3] [5])
  );
  DFF _340_ (
    .C(Clock),
    .D(_117_),
    .Q(\Ram[2] [0])
  );
  DFF _341_ (
    .C(Clock),
    .D(_118_),
    .Q(\Ram[2] [1])
  );
  DFF _342_ (
    .C(Clock),
    .D(_119_),
    .Q(\Ram[2] [2])
  );
  DFF _343_ (
    .C(Clock),
    .D(_120_),
    .Q(\Ram[2] [3])
  );
  DFF _344_ (
    .C(Clock),
    .D(_121_),
    .Q(\Ram[2] [4])
  );
  DFF _345_ (
    .C(Clock),
    .D(_122_),
    .Q(\Ram[2] [5])
  );
  DFF _346_ (
    .C(Clock),
    .D(_123_),
    .Q(\Ram[0] [0])
  );
  DFF _347_ (
    .C(Clock),
    .D(_124_),
    .Q(\Ram[0] [1])
  );
  DFF _348_ (
    .C(Clock),
    .D(_126_),
    .Q(\Ram[0] [2])
  );
  DFF _349_ (
    .C(Clock),
    .D(_127_),
    .Q(\Ram[0] [3])
  );
  DFF _350_ (
    .C(Clock),
    .D(_128_),
    .Q(\Ram[0] [4])
  );
  DFF _351_ (
    .C(Clock),
    .D(_129_),
    .Q(\Ram[0] [5])
  );
endmodule

module fifoSynth(clk, reset_L, valid, push, pop, Fifo_Data_in, Fifo_data_out, almost_empty, almost_full, PAUSE, CONTINUE, Fifo_empty, Fifo_full, error_fifoSynth, valid_out);
  output CONTINUE;
  input [5:0] Fifo_Data_in;
  output [5:0] Fifo_data_out;
  output Fifo_empty;
  output Fifo_full;
  output PAUSE;
  output [1:0] almost_empty;
  output [1:0] almost_full;
  input clk;
  output error_fifoSynth;
  input pop;
  input push;
  input reset_L;
  input valid;
  output valid_out;
  \$paramod\dual_port_memory_Synth\DATA_WIDTH=6\ADDR_WIDTH=4\MEM_SIZE=3  memoria (
    .Clock(clk),
    .iDataIn(Fifo_Data_in),
    .iReadAddress(4'b0000),
    .iReadEnable(pop),
    .iWriteAddress(4'b0000),
    .iWriteEnable(push),
    .oDataOut(Fifo_data_out)
  );
  assign Fifo_empty = 1'b1;
  assign Fifo_full = 1'b0;
  assign almost_empty = 2'b00;
  assign almost_full = 2'b00;
  assign error_fifoSynth = 1'b0;
endmodule
