
---------- Begin Simulation Statistics ----------
final_tick                               718006758000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 398073                       # Simulator instruction rate (inst/s)
host_mem_usage                               16975248                       # Number of bytes of host memory used
host_op_rate                                   398064                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.51                       # Real time elapsed on the host
host_tick_rate                               86907977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1000025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000218                       # Number of seconds simulated
sim_ticks                                   218332800                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           9                       # Number of load instructions
system.cpu.num_mem_refs                            12                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     52.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::MemRead                        9     36.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            478608                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           479112                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.545807                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.545807                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          724                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           159770                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    64                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.858091                       # Inst execution rate
system.switch_cpus.iew.exec_refs               485281                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46461                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           13818                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        455232                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        49391                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1056007                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        438820                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1661                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1014159                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            744                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1124560                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1012592                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.716136                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            805338                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.855220                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1013125                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1045808                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          807014                       # number of integer regfile writes
system.switch_cpus.ipc                       1.832149                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.832149                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        528951     52.07%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       440095     43.32%     95.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46778      4.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1015824                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              476319                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.468899                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           45365      9.52%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         430030     90.28%     99.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           924      0.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1492143                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3058082                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1012592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1111797                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1055943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1015824                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        55822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4783                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        66545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       545336                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.862749                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.101273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        94682     17.36%     17.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        83420     15.30%     32.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       175084     32.11%     64.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       186364     34.17%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         5786      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       545336                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.861141                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       175349                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           16                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       455232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        49391                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2089693                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   545807                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        20274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        40821                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       303147                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           303156                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       303147                       # number of overall hits
system.cpu.dcache.overall_hits::total          303156                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        37314                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        37314                       # number of overall misses
system.cpu.dcache.overall_misses::total         37317                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    425920000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    425920000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    425920000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    425920000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       340461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       340473                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       340461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       340473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.250000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.109598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.250000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.109598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11414.482500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11413.564863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11414.482500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11413.564863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20274                       # number of writebacks
system.cpu.dcache.writebacks::total             20274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        16785                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16785                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        16785                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16785                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        20529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        20529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20529                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    248252800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    248252800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    248252800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    248252800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.060298                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060296                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.060298                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060296                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12092.785815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12092.785815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12092.785815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12092.785815                       # average overall mshr miss latency
system.cpu.dcache.replacements                  20274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       257823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          257830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        36794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    399411600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    399411600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       294617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       294626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.222222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.124888                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10855.345980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10854.755952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        20009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    222160400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    222160400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.067915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067913                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 11103.023639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11103.023639                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        45324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     26508400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26508400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50977.692308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50879.846449                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     26092400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26092400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 50177.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50177.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           250.118302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               67043                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.306846                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      717788426000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.038116                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   248.080186                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.969063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2744314                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2744314                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        99995                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        99995                       # number of overall hits
system.cpu.icache.overall_hits::total          100017                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             33                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            33                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1574800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1574800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1574800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1574800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       100025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       100025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100050                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.120000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000300                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.120000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000300                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52493.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47721.212121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52493.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47721.212121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   125.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       799200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       799200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       799200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       799200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        66600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        66600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        66600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        66600                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        99995                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100017                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1574800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1574800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       100025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000300                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52493.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47721.212121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       799200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       799200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        66600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        66600                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            14.973398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      717788425600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999927                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.973472                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.029245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            800415                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           800415                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 717788435200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    218322800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        19144                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19144                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        19144                       # number of overall hits
system.l2.overall_hits::total                   19144                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1385                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1403                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1385                       # number of overall misses
system.l2.overall_misses::total                  1403                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       789600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    114332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        115121600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       789600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    114332000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       115121600                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        20529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20547                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        20529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20547                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.067466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068282                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.067466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068282                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        65800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82550.180505                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82053.884533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        65800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82550.180505                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82053.884533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       911                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2312                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    107533200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    108264200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     57411319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    107533200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    165675519                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.067466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067990                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.067466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112523                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 60916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77641.299639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77497.637795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62744.610929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 60916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77641.299639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71658.961505                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19753                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19753                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          915                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            915                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     57411319                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     57411319                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62744.610929                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62744.610929                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          195                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   195                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     24241200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24241200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.625000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.625720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74588.307692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74359.509202                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     22648600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22648600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.623800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        69688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        69688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       789600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       789600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        65800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        52640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 60916.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60916.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     90090800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     90090800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        20009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.052976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84991.320755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84831.261770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     84884600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     84884600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.052976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80079.811321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80079.811321                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3474                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3474                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   294                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1248.990889                       # Cycle average of tags in use
system.l2.tags.total_refs                       38288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19144                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              717792660000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1245.622637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.368252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.152054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.152465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          589                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          909                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000244                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.249146                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    674323                       # Number of tag accesses
system.l2.tags.data_accesses                   674323                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000609452                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2312                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4624                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4624                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  295936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1355.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     218228802                       # Total gap between requests
system.mem_ctrls.avgGap                      94389.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       117120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       177280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 536428791.276436686516                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 7035131.688871300779                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 811971449.090562582016                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1830                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           24                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         2770                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     54723196                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       556368                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    109114328                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29903.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     23182.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     39391.45                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       116864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       177280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        296448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          913                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2316                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1758783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1758783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    535256269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      7035132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    811971449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1357780416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1758783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      7035132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8793915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1758783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1758783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    535256269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      7035132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    811971449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1357780416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4624                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                86516484                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              17349248                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          164393892                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18710.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35552.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3723                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   328.533333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   241.424683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   294.501815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          437     48.56%     48.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          194     21.56%     70.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           83      9.22%     79.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           37      4.11%     83.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           23      2.56%     86.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           11      1.22%     87.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           13      1.44%     88.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          102     11.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                295936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1355.435372                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5510127.168000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2719742.256000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   16758112.896000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18049041.024000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 93925331.808000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 17930785.488000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  154893140.640000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   709.435965                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     39707422                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      7280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    171335378                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    3982462.848000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1960502.544000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   13826104.992000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 18049041.024000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 112538838.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2212299.264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  152569249.392000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   698.792162                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      4337860                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      7280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    206704940                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1990                       # Transaction distribution
system.membus.trans_dist::ReadExReq               326                       # Transaction distribution
system.membus.trans_dist::ReadExResp              326                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       296448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  296448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2318                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2318    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2318                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3311244                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21492380                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          173769                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       173281                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          719                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        90176                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           90153                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.974494                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               5                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        53935                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          712                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       530926                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.883502                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.861571                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       223979     42.19%     42.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        65643     12.36%     54.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         6450      1.21%     55.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        17959      3.38%     59.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       216895     40.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       530926                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477338                       # Number of memory references committed
system.switch_cpus.commit.loads                431494                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158601                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841399                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522662     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431494     43.15%     95.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45844      4.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000000                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       216895                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            47943                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        360060                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             67203                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69381                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            744                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        87876                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             7                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1065573                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2577                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         1025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1097258                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              173769                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        90158                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                543408                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1502                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          116                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            100026                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            27                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       545336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.014019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.864094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           322274     59.10%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            24195      4.44%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16252      2.98%     66.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            27296      5.01%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            44523      8.16%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8542      1.57%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            33476      6.14%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            12152      2.23%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            56626     10.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       545336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.318371                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.010341                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              144198                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           23686                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           3541                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    218332800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            744                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            88287                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          199210                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          146                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             95076                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        161868                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1058038                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          2353                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            34                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          77849                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            887                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        82757                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1343070                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1592561                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1090577                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271352                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            71553                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              35                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            420201                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1367966                       # The number of ROB reads
system.switch_cpus.rob.writes                 2122425                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             20024                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19753                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1022                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             521                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            15                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           30                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        61336                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 61366                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5222912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5224832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1022                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  21569    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21569                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 718006758000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           48764400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             24000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          41054000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            18.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               720394715600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 413250                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977296                       # Number of bytes of host memory used
host_op_rate                                   413257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.62                       # Real time elapsed on the host
host_tick_rate                               89710860                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11000215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002388                       # Number of seconds simulated
sim_ticks                                  2387957600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4142319                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4150434                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.596989                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.596989                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    6253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        16471                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1385168                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    56                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.755972                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5120674                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             660510                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          308121                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4776106                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       728854                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11280878                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4460164                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33388                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10482965                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             11                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          14992                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            30                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        11701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11112848                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10453824                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.750378                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8338833                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.751090                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10466321                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11043793                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8421940                       # number of integer regfile writes
system.switch_cpus.ipc                       1.675072                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.675072                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5363579     51.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4486058     42.66%     93.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       666712      6.34%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10516352                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4705017                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.447400                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          489792     10.41%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4196368     89.19%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18857      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15221365                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     31778843                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10453824                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12561522                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11280798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10516352                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1280656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77504                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1255718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5963641                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.763411                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.153721                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1267689     21.26%     21.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       942444     15.80%     37.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1782490     29.89%     66.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1875144     31.44%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        95874      1.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5963641                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.761564                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              2                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           24                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           76                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1955494                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       314912                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4776106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       728854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22695727                       # number of misc regfile reads
system.switch_cpus.numCycles                  5969894                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       208973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           48                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       418019                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             48                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3137603                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3137603                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3137603                       # number of overall hits
system.cpu.dcache.overall_hits::total         3137603                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       352704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       352704                       # number of overall misses
system.cpu.dcache.overall_misses::total        352704                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3922320400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3922320400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3922320400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3922320400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3490307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3490307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3490307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3490307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.101052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.101052                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101052                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11120.714253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11120.714253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11120.714253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11120.714253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5910                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              37                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.392157                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   159.729730                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       208973                       # number of writebacks
system.cpu.dcache.writebacks::total            208973                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       143733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       143733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       143733                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       143733                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       208971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       208971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       208971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       208971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1853614400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1853614400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1853614400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1853614400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059872                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059872                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059872                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059872                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8870.199214                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8870.199214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8870.199214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8870.199214                       # average overall mshr miss latency
system.cpu.dcache.replacements                 208973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2518452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2518452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       347789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        347789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3871052000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3871052000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2866241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2866241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.121340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11130.461285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11130.461285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       143160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       143160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       204629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       204629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1809239200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1809239200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.071393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8841.558137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8841.558137                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       619151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         619151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     51268400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     51268400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       624066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       624066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 10431.007121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10431.007121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     44375200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44375200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10219.990788                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10219.990788                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3603219                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            209229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.221413                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.552127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.447873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.006063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.993937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28131429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28131429                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1293019                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1293019                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1293019                       # number of overall hits
system.cpu.icache.overall_hits::total         1293019                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           90                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             90                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           90                       # number of overall misses
system.cpu.icache.overall_misses::total            90                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6367199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6367199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6367199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6367199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1293109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1293109                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1293109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1293109                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70746.655556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70746.655556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70746.655556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70746.655556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4044                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   115.542857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           75                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5678799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5678799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5678799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5678799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75717.320000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75717.320000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75717.320000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75717.320000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1293019                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1293019                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           90                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6367199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6367199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1293109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1293109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70746.655556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70746.655556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5678799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5678799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75717.320000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75717.320000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            49.087488                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1393126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                90                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15479.177778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    46.087488                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.090015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.095874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10344947                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10344947                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2387957600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       202954                       # number of demand (read+write) hits
system.l2.demand_hits::total                   202954                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       202954                       # number of overall hits
system.l2.overall_hits::total                  202954                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6017                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6092                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6017                       # number of overall misses
system.l2.overall_misses::total                  6092                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5615600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    451798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        457413600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5615600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    451798000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       457413600                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       208971                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               209046                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       208971                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              209046                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.028793                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029142                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.028793                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029142                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74874.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75086.920392                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75084.307288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74874.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75086.920392                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75084.307288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     13408                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 910                       # number of writebacks
system.l2.writebacks::total                       910                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  47                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 47                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        14150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20195                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5247600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    420546200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    425793800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    915163401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5247600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    420546200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1340957201                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.028569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.028569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096606                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70443.249581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70437.353184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64675.858728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70443.249581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66400.455608                       # average overall mshr miss latency
system.l2.replacements                          14136                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60053                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60053                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       148920                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           148920                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       148920                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       148920                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        14150                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          14150                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    915163401                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    915163401                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64675.858728                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64675.858728                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 218                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     16286800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16286800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.050207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74710.091743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74710.091743                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     15219600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15219600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.050207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69814.678899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69814.678899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5615600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5615600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74874.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74874.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           75                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           75                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5247600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5247600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       198830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            198830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    435511200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    435511200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       204629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        204629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.028339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75101.086394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75101.086394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    405326600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    405326600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.028109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70467.072323                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70467.072323                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   53503                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               53503                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  6177                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6594.014487                       # Cycle average of tags in use
system.l2.tags.total_refs                      428074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    225120                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.901537                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6311.234800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   282.779687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.770414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.034519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.804933                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           698                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1359                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.085205                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.889282                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6911381                       # Number of tag accesses
system.l2.tags.data_accesses                  6911381                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     28173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     11282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000342033132                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          104                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          104                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               59398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20147                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        910                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40294                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1820                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    689                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40294                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1820                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     419.913462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    243.920280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1626.668184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          103     99.04%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           104                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.163462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.126767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.133005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47     45.19%     45.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.92%     47.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49     47.12%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.88%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           104                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   44096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2578816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               116480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1079.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2387921198                       # Total gap between requests
system.mem_ctrls.avgGap                     113402.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1803072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         9600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       722048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       114240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 755068682.961540102959                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4020171.882448834367                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 302370527.851918339729                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 47840045.401141129434                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        28204                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          150                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        11940                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1820                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    876487972                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4771124                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    383991110                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  29563954208                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31076.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31807.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     32160.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16243930.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1805312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         9600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       764160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2579072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       116480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       116480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        14104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         5970                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20149                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          910                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           910                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    756006723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4020172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    320005682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1080032577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4020172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4020172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     48778086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        48778086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     48778086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    756006723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4020172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    320005682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1128810662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39605                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1785                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          136                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               598222796                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             148597960                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1265250206                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15104.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31946.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36121                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1332                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3925                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   674.372484                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   509.572141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   384.597369                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           56      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          787     20.05%     21.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          372      9.48%     30.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          204      5.20%     36.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          190      4.84%     40.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          136      3.46%     44.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          147      3.75%     48.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          120      3.06%     51.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1913     48.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3925                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2534720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             114240                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1061.459383                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               47.840045                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    19617316.992000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    9646504.560000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   132648538.176000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3474907.296000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 197250234.048001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 856605147.551999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 339926112.288000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1559168760.912001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   652.929835                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    754176799                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     79560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1554220801                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    21861403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    10764563.040000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   129498118.848000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  5606658.624000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 197250234.048001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 915410318.592000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 290476309.368000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1570867605.720001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   657.828935                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    643018353                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     79560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1665379247                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19931                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          910                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13226                       # Transaction distribution
system.membus.trans_dist::ReadExReq               218                       # Transaction distribution
system.membus.trans_dist::ReadExResp              218                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          19929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        54432                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  54432                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2695552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2695552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20147                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            54135217                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          187303077                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1611932                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1605921                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        14918                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1018280                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1017895                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.962191                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             136                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            8                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1248709                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        14870                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5641586                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.772586                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.847263                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2519621     44.66%     44.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       701976     12.44%     57.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       113896      2.02%     59.12% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       153945      2.73%     61.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2152148     38.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5641586                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000005                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000195                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4859230                       # Number of memory references committed
system.switch_cpus.commit.loads               4235163                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1358941                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8641364                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            25                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5140965     51.41%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4235163     42.35%     93.76% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       624067      6.24%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000195                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2152148                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           502526                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3942359                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            798223                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        705541                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          14992                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       965572                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            52                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11455951                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         50020                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        13008                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12101863                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1611932                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1018031                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5933944                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           30084                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                320                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1052                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          231                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1293116                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            56                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5963641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.031662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.874194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3530189     59.20%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           217113      3.64%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           173266      2.91%     65.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           353867      5.93%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           490974      8.23%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           106611      1.79%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           243860      4.09%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           251340      4.21%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           596421     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5963641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.270010                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.027149                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1593878                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          540955                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         104784                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2387957600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          14992                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           910625                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2406055                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6295                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1079683                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1545991                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11310267                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         31359                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           184                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         591245                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents             46                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       929774                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13595623                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16455626                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11930559                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               54                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12087023                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1508645                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             625                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4204754                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 14738316                       # The number of ROB reads
system.switch_cpus.rob.writes                22820210                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000190                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            204706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        60963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       148920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13226                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            17577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            75                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       204629                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          150                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       626917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                627067                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     53497088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               53506688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           31713                       # Total snoops (count)
system.tol2bus.snoopTraffic                    116480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           240759                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000199                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014118                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 240711     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     48      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             240759                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2387957600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          501564400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            150000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         417946000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
