INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab2_alu/lab2_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab2_alu/lab2_alu.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
