#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Nov 16 15:29:52 2017
# Process ID: 7880
# Current directory: D:/MDH/DVA452/full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2704 D:\MDH\DVA452\full_adder\full_adder.xpr
# Log file: D:/MDH/DVA452/full_adder/vivado.log
# Journal file: D:/MDH/DVA452/full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MDH/DVA452/full_adder/full_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project or_1 D:/MDH/DVA452/or_1 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
file mkdir D:/MDH/DVA452/or_1/or_1.srcs/sources_1/new
close [ open D:/MDH/DVA452/or_1/or_1.srcs/sources_1/new/or_1.vhd w ]
add_files D:/MDH/DVA452/or_1/or_1.srcs/sources_1/new/or_1.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: or_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 873.367 ; gain = 31.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'or_1' [D:/MDH/DVA452/or_1/or_1.srcs/sources_1/new/or_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'or_1' (1#1) [D:/MDH/DVA452/or_1/or_1.srcs/sources_1/new/or_1.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 913.824 ; gain = 71.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 913.824 ; gain = 71.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1214.004 ; gain = 372.141
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1214.004 ; gain = 372.141
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 15:38:58 2017...
