// Seed: 2059707497
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    input uwire id_3
    , id_7,
    input supply0 id_4,
    output tri id_5
);
  module_2(
      id_7, id_7
  );
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri1 id_3
);
  assign id_1 = id_0;
  module_0(
      id_3, id_0, id_3, id_3, id_3, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  assign id_2 = 1;
endmodule
