20:22:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\temp_xsdb_launch_script.tcl
20:22:19 INFO  : Registering command handlers for Vitis TCF services
20:22:19 INFO  : Platform repository initialization has completed.
20:22:22 INFO  : XSCT server has started successfully.
20:22:22 INFO  : plnx-install-location is set to ''
20:22:22 INFO  : Successfully done setting XSCT server connection channel  
20:22:22 INFO  : Successfully done query RDI_DATADIR 
20:22:22 INFO  : Successfully done setting workspace for the tool. 
20:24:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::copy_file: The system cannot find the path specified: "C:/Xilinx/Vitis/2021.2/data/embeddedsw\lib\bsp\standalone_v7_6/src\arm\ARMv8\64bit\platform\versal\armclang\translation_table.S", "C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3\microblaze_0\standalone_domain\bsp\microblaze_0/libsrc/standalone_v7_6/src\arm\ARMv8\64bit\platform\versal\armclang\translation_table.S"

20:24:06 INFO  : Result from executing command 'getProjects': ADC_interface_low_HZ_mk3
20:24:06 INFO  : Result from executing command 'getPlatforms': 
20:29:30 INFO  : Result from executing command 'getProjects': ADC_pls_work
20:29:30 INFO  : Result from executing command 'getPlatforms': 
20:29:51 INFO  : Result from executing command 'getProjects': ADC_pls_work
20:29:51 INFO  : Result from executing command 'getPlatforms': ADC_pls_work|C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/ADC_pls_work.xpfm
20:44:06 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
20:44:18 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
20:45:12 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit' is generated.
20:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
20:45:16 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
20:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:06 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
20:46:06 INFO  : 'jtag frequency' command is executed.
20:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
20:46:07 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
20:46:07 INFO  : Context for processor 'microblaze_0' is selected.
20:46:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
20:46:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:46:07 INFO  : Context for processor 'microblaze_0' is selected.
20:46:07 INFO  : System reset is completed.
20:46:10 INFO  : 'after 3000' command is executed.
20:46:11 INFO  : Context for processor 'microblaze_0' is selected.
20:46:11 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
20:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

20:46:11 INFO  : Context for processor 'microblaze_0' is selected.
20:46:12 INFO  : 'con' command is executed.
20:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:46:12 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
20:46:17 INFO  : Disconnected from the channel tcfchan#3.
20:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:18 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
20:46:18 INFO  : 'jtag frequency' command is executed.
20:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
20:46:19 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
20:46:19 INFO  : Context for processor 'microblaze_0' is selected.
20:46:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
20:46:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:46:19 INFO  : Context for processor 'microblaze_0' is selected.
20:46:19 INFO  : System reset is completed.
20:46:22 INFO  : 'after 3000' command is executed.
20:46:22 INFO  : Context for processor 'microblaze_0' is selected.
20:46:23 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
20:46:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

20:46:23 INFO  : Context for processor 'microblaze_0' is selected.
20:46:23 INFO  : 'con' command is executed.
20:46:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:46:23 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
20:46:45 INFO  : Disconnected from the channel tcfchan#4.
20:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:45 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
20:46:45 INFO  : 'jtag frequency' command is executed.
20:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
20:46:46 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
20:46:46 INFO  : Context for processor 'microblaze_0' is selected.
20:46:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
20:46:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:46:46 INFO  : Context for processor 'microblaze_0' is selected.
20:46:46 INFO  : System reset is completed.
20:46:49 INFO  : 'after 3000' command is executed.
20:46:49 INFO  : Context for processor 'microblaze_0' is selected.
20:46:50 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
20:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

20:46:50 INFO  : Context for processor 'microblaze_0' is selected.
20:46:50 INFO  : 'con' command is executed.
20:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:46:50 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
20:48:15 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
20:48:23 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
20:48:35 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
20:48:53 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
20:48:59 INFO  : Disconnected from the channel tcfchan#5.
20:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:00 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
20:49:00 INFO  : 'jtag frequency' command is executed.
20:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
20:49:01 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
20:49:01 INFO  : Context for processor 'microblaze_0' is selected.
20:49:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
20:49:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:49:01 INFO  : Context for processor 'microblaze_0' is selected.
20:49:01 INFO  : System reset is completed.
20:49:04 INFO  : 'after 3000' command is executed.
20:49:04 INFO  : Context for processor 'microblaze_0' is selected.
20:49:04 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
20:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

20:49:05 INFO  : Context for processor 'microblaze_0' is selected.
20:49:05 INFO  : 'con' command is executed.
20:49:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:49:05 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
20:49:14 INFO  : Disconnected from the channel tcfchan#6.
20:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:14 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
20:49:14 INFO  : 'jtag frequency' command is executed.
20:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
20:49:15 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
20:49:15 INFO  : Context for processor 'microblaze_0' is selected.
20:49:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
20:49:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:49:15 INFO  : Context for processor 'microblaze_0' is selected.
20:49:16 INFO  : System reset is completed.
20:49:19 INFO  : 'after 3000' command is executed.
20:49:19 INFO  : Context for processor 'microblaze_0' is selected.
20:49:19 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
20:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

20:49:19 INFO  : Context for processor 'microblaze_0' is selected.
20:49:19 INFO  : 'con' command is executed.
20:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:49:19 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:37:55 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
21:37:58 INFO  : Disconnected from the channel tcfchan#7.
21:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:58 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:37:58 INFO  : 'jtag frequency' command is executed.
21:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:37:59 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:38:00 INFO  : Context for processor 'microblaze_0' is selected.
21:38:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:38:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:38:00 INFO  : Context for processor 'microblaze_0' is selected.
21:38:00 INFO  : System reset is completed.
21:38:03 INFO  : 'after 3000' command is executed.
21:38:03 INFO  : Context for processor 'microblaze_0' is selected.
21:38:03 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:38:03 INFO  : Context for processor 'microblaze_0' is selected.
21:38:04 INFO  : 'con' command is executed.
21:38:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:38:04 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:38:06 INFO  : Disconnected from the channel tcfchan#8.
21:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:07 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:38:07 INFO  : 'jtag frequency' command is executed.
21:38:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:38:08 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:38:08 INFO  : Context for processor 'microblaze_0' is selected.
21:38:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:38:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:38:08 INFO  : Context for processor 'microblaze_0' is selected.
21:38:08 INFO  : System reset is completed.
21:38:11 INFO  : 'after 3000' command is executed.
21:38:11 INFO  : Context for processor 'microblaze_0' is selected.
21:38:11 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:38:12 INFO  : Context for processor 'microblaze_0' is selected.
21:38:12 INFO  : 'con' command is executed.
21:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:38:12 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:38:19 INFO  : Disconnected from the channel tcfchan#9.
21:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:19 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:38:19 INFO  : 'jtag frequency' command is executed.
21:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:38:20 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:38:20 INFO  : Context for processor 'microblaze_0' is selected.
21:38:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:38:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:38:21 INFO  : Context for processor 'microblaze_0' is selected.
21:38:21 INFO  : System reset is completed.
21:38:24 INFO  : 'after 3000' command is executed.
21:38:24 INFO  : Context for processor 'microblaze_0' is selected.
21:38:24 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:38:24 INFO  : Context for processor 'microblaze_0' is selected.
21:38:25 INFO  : 'con' command is executed.
21:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:38:25 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:38:49 INFO  : Disconnected from the channel tcfchan#10.
21:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:49 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:38:49 INFO  : 'jtag frequency' command is executed.
21:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:38:50 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:38:51 INFO  : Context for processor 'microblaze_0' is selected.
21:38:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:38:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:38:51 INFO  : Context for processor 'microblaze_0' is selected.
21:38:51 INFO  : System reset is completed.
21:38:54 INFO  : 'after 3000' command is executed.
21:38:54 INFO  : Context for processor 'microblaze_0' is selected.
21:38:54 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:38:55 INFO  : Context for processor 'microblaze_0' is selected.
21:38:55 INFO  : 'con' command is executed.
21:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:38:55 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:39:52 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
21:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:36 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit' is generated.
21:41:49 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit' is generated.
21:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:41:49 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:05 INFO  : Disconnected from the channel tcfchan#11.
21:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:42:05 ERROR : 
21:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:13 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:42:13 INFO  : 'jtag frequency' command is executed.
21:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:42:14 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:42:14 INFO  : Context for processor 'microblaze_0' is selected.
21:42:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:42:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:42:14 INFO  : Context for processor 'microblaze_0' is selected.
21:42:15 INFO  : System reset is completed.
21:42:18 INFO  : 'after 3000' command is executed.
21:42:18 INFO  : Context for processor 'microblaze_0' is selected.
21:42:18 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:42:18 INFO  : Context for processor 'microblaze_0' is selected.
21:42:18 INFO  : 'con' command is executed.
21:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:42:18 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:42:21 INFO  : Disconnected from the channel tcfchan#12.
21:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:21 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:42:21 INFO  : 'jtag frequency' command is executed.
21:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:42:22 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:42:22 INFO  : Context for processor 'microblaze_0' is selected.
21:42:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:42:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:42:23 INFO  : Context for processor 'microblaze_0' is selected.
21:42:23 INFO  : System reset is completed.
21:42:26 INFO  : 'after 3000' command is executed.
21:42:26 INFO  : Context for processor 'microblaze_0' is selected.
21:42:26 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:42:26 INFO  : Context for processor 'microblaze_0' is selected.
21:42:26 INFO  : 'con' command is executed.
21:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:42:26 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:44:30 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
21:44:35 INFO  : Disconnected from the channel tcfchan#13.
21:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:35 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:44:35 INFO  : 'jtag frequency' command is executed.
21:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:44:36 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:44:37 INFO  : Context for processor 'microblaze_0' is selected.
21:44:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:44:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:44:37 INFO  : Context for processor 'microblaze_0' is selected.
21:44:37 INFO  : System reset is completed.
21:44:40 INFO  : 'after 3000' command is executed.
21:44:40 INFO  : Context for processor 'microblaze_0' is selected.
21:44:40 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:44:40 INFO  : Context for processor 'microblaze_0' is selected.
21:44:41 INFO  : 'con' command is executed.
21:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:44:41 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:46:04 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
21:46:09 INFO  : Disconnected from the channel tcfchan#14.
21:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:09 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:46:09 INFO  : 'jtag frequency' command is executed.
21:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:46:10 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:46:10 INFO  : Context for processor 'microblaze_0' is selected.
21:46:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:46:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:46:10 INFO  : Context for processor 'microblaze_0' is selected.
21:46:10 INFO  : System reset is completed.
21:46:13 INFO  : 'after 3000' command is executed.
21:46:13 INFO  : Context for processor 'microblaze_0' is selected.
21:46:14 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:46:14 INFO  : Context for processor 'microblaze_0' is selected.
21:46:14 INFO  : 'con' command is executed.
21:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:46:14 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:49:04 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
21:49:12 INFO  : Disconnected from the channel tcfchan#15.
21:49:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:12 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:49:12 INFO  : 'jtag frequency' command is executed.
21:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:49:13 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:49:13 INFO  : Context for processor 'microblaze_0' is selected.
21:49:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:49:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:49:13 INFO  : Context for processor 'microblaze_0' is selected.
21:49:13 INFO  : System reset is completed.
21:49:16 INFO  : 'after 3000' command is executed.
21:49:16 INFO  : Context for processor 'microblaze_0' is selected.
21:49:17 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:49:17 INFO  : Context for processor 'microblaze_0' is selected.
21:49:17 INFO  : 'con' command is executed.
21:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:49:17 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:52:24 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit' is generated.
21:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:52:26 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:52:35 INFO  : Disconnected from the channel tcfchan#16.
21:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:40 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:52:40 INFO  : 'jtag frequency' command is executed.
21:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:52:42 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:52:42 INFO  : Context for processor 'microblaze_0' is selected.
21:52:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:52:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:52:43 INFO  : Context for processor 'microblaze_0' is selected.
21:52:43 INFO  : System reset is completed.
21:52:46 INFO  : 'after 3000' command is executed.
21:52:46 INFO  : Context for processor 'microblaze_0' is selected.
21:52:47 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:52:47 INFO  : Context for processor 'microblaze_0' is selected.
21:52:47 INFO  : 'con' command is executed.
21:52:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:52:47 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:57:56 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
21:58:01 INFO  : Disconnected from the channel tcfchan#17.
21:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:01 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:58:01 INFO  : 'jtag frequency' command is executed.
21:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:58:02 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:58:02 INFO  : Context for processor 'microblaze_0' is selected.
21:58:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:58:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:02 INFO  : Context for processor 'microblaze_0' is selected.
21:58:03 INFO  : System reset is completed.
21:58:06 INFO  : 'after 3000' command is executed.
21:58:06 INFO  : Context for processor 'microblaze_0' is selected.
21:58:06 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:58:06 INFO  : Context for processor 'microblaze_0' is selected.
21:58:06 INFO  : 'con' command is executed.
21:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:58:06 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:59:12 INFO  : Disconnected from the channel tcfchan#18.
21:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:13 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:59:13 INFO  : 'jtag frequency' command is executed.
21:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:59:14 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:59:14 INFO  : Context for processor 'microblaze_0' is selected.
21:59:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:59:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:59:14 INFO  : Context for processor 'microblaze_0' is selected.
21:59:14 INFO  : System reset is completed.
21:59:17 INFO  : 'after 3000' command is executed.
21:59:17 INFO  : Context for processor 'microblaze_0' is selected.
21:59:17 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:59:18 INFO  : Context for processor 'microblaze_0' is selected.
21:59:18 INFO  : 'con' command is executed.
21:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:59:18 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
21:59:19 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
21:59:29 INFO  : Disconnected from the channel tcfchan#19.
21:59:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:29 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
21:59:29 INFO  : 'jtag frequency' command is executed.
21:59:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
21:59:30 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
21:59:31 INFO  : Context for processor 'microblaze_0' is selected.
21:59:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
21:59:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:59:31 INFO  : Context for processor 'microblaze_0' is selected.
21:59:31 INFO  : System reset is completed.
21:59:34 INFO  : 'after 3000' command is executed.
21:59:34 INFO  : Context for processor 'microblaze_0' is selected.
21:59:34 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
21:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

21:59:35 INFO  : Context for processor 'microblaze_0' is selected.
21:59:35 INFO  : 'con' command is executed.
21:59:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:59:35 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
22:03:36 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
22:03:49 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
22:03:52 INFO  : Disconnected from the channel tcfchan#20.
22:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:53 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
22:03:53 INFO  : 'jtag frequency' command is executed.
22:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
22:03:53 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
22:03:54 INFO  : Context for processor 'microblaze_0' is selected.
22:03:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
22:03:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:03:54 INFO  : Context for processor 'microblaze_0' is selected.
22:03:54 INFO  : System reset is completed.
22:03:57 INFO  : 'after 3000' command is executed.
22:03:57 INFO  : Context for processor 'microblaze_0' is selected.
22:03:57 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
22:03:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

22:03:58 INFO  : Context for processor 'microblaze_0' is selected.
22:03:58 INFO  : 'con' command is executed.
22:03:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:03:58 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
22:05:02 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
22:05:07 INFO  : Disconnected from the channel tcfchan#21.
22:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:07 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
22:05:07 INFO  : 'jtag frequency' command is executed.
22:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
22:05:08 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
22:05:08 INFO  : Context for processor 'microblaze_0' is selected.
22:05:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
22:05:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:05:08 INFO  : Context for processor 'microblaze_0' is selected.
22:05:08 INFO  : System reset is completed.
22:05:11 INFO  : 'after 3000' command is executed.
22:05:11 INFO  : Context for processor 'microblaze_0' is selected.
22:05:12 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
22:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

22:05:12 INFO  : Context for processor 'microblaze_0' is selected.
22:05:12 INFO  : 'con' command is executed.
22:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:05:12 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
22:15:06 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
22:15:10 INFO  : Disconnected from the channel tcfchan#22.
22:15:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:11 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
22:15:11 INFO  : 'jtag frequency' command is executed.
22:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
22:15:12 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
22:15:12 INFO  : Context for processor 'microblaze_0' is selected.
22:15:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
22:15:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:15:12 INFO  : Context for processor 'microblaze_0' is selected.
22:15:12 INFO  : System reset is completed.
22:15:15 INFO  : 'after 3000' command is executed.
22:15:15 INFO  : Context for processor 'microblaze_0' is selected.
22:15:16 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
22:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

22:15:16 INFO  : Context for processor 'microblaze_0' is selected.
22:15:16 INFO  : 'con' command is executed.
22:15:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:15:16 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
22:21:40 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
22:21:51 INFO  : Disconnected from the channel tcfchan#23.
22:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:51 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
22:21:51 INFO  : 'jtag frequency' command is executed.
22:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
22:21:53 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
22:21:53 INFO  : Context for processor 'microblaze_0' is selected.
22:21:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
22:21:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:21:53 INFO  : Context for processor 'microblaze_0' is selected.
22:21:53 INFO  : System reset is completed.
22:21:56 INFO  : 'after 3000' command is executed.
22:21:56 INFO  : Context for processor 'microblaze_0' is selected.
22:21:57 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
22:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

22:21:57 INFO  : Context for processor 'microblaze_0' is selected.
22:21:57 INFO  : 'con' command is executed.
22:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:21:57 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
22:22:13 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
22:22:22 INFO  : Disconnected from the channel tcfchan#24.
22:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:22 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
22:22:22 INFO  : 'jtag frequency' command is executed.
22:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
22:22:24 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
22:22:24 INFO  : Context for processor 'microblaze_0' is selected.
22:22:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
22:22:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:22:25 INFO  : Context for processor 'microblaze_0' is selected.
22:22:25 INFO  : System reset is completed.
22:22:28 INFO  : 'after 3000' command is executed.
22:22:28 INFO  : Context for processor 'microblaze_0' is selected.
22:22:28 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
22:22:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

22:22:28 INFO  : Context for processor 'microblaze_0' is selected.
22:22:29 INFO  : 'con' command is executed.
22:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:22:29 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
22:27:19 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
22:27:29 INFO  : Disconnected from the channel tcfchan#25.
22:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:29 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
22:27:29 INFO  : 'jtag frequency' command is executed.
22:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
22:27:30 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
22:27:31 INFO  : Context for processor 'microblaze_0' is selected.
22:27:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
22:27:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:27:31 INFO  : Context for processor 'microblaze_0' is selected.
22:27:31 INFO  : System reset is completed.
22:27:34 INFO  : 'after 3000' command is executed.
22:27:34 INFO  : Context for processor 'microblaze_0' is selected.
22:27:34 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
22:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

22:27:34 INFO  : Context for processor 'microblaze_0' is selected.
22:27:35 INFO  : 'con' command is executed.
22:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:27:35 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
13:59:43 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:00:12 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit' is generated.
14:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:00:18 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:00:27 INFO  : Disconnected from the channel tcfchan#26.
14:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:32 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:00:36 INFO  : 'jtag frequency' command is executed.
14:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:00:46 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:00:46 INFO  : Context for processor 'microblaze_0' is selected.
14:00:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:00:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:00:51 INFO  : Context for processor 'microblaze_0' is selected.
14:00:51 INFO  : System reset is completed.
14:00:54 INFO  : 'after 3000' command is executed.
14:01:00 INFO  : Context for processor 'microblaze_0' is selected.
14:01:04 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:01:13 INFO  : Context for processor 'microblaze_0' is selected.
14:01:18 INFO  : 'con' command is executed.
14:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:01:18 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:03:05 INFO  : Disconnected from the channel tcfchan#27.
14:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:06 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:03:11 INFO  : 'jtag frequency' command is executed.
14:03:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:03:20 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:03:25 INFO  : Context for processor 'microblaze_0' is selected.
14:03:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:03:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:03:25 INFO  : Context for processor 'microblaze_0' is selected.
14:03:29 INFO  : System reset is completed.
14:03:32 INFO  : 'after 3000' command is executed.
14:03:34 INFO  : Context for processor 'microblaze_0' is selected.
14:03:39 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:03:48 INFO  : Context for processor 'microblaze_0' is selected.
14:03:52 INFO  : 'con' command is executed.
14:03:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:03:52 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:21:45 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:21:49 INFO  : Disconnected from the channel tcfchan#28.
14:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:51 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:21:55 INFO  : 'jtag frequency' command is executed.
14:22:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:22:05 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:22:09 INFO  : Context for processor 'microblaze_0' is selected.
14:22:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:22:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:22:14 INFO  : Context for processor 'microblaze_0' is selected.
14:22:14 INFO  : System reset is completed.
14:22:17 INFO  : 'after 3000' command is executed.
14:22:18 INFO  : Context for processor 'microblaze_0' is selected.
14:22:27 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:22:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:22:36 INFO  : Context for processor 'microblaze_0' is selected.
14:22:45 INFO  : 'con' command is executed.
14:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:22:45 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:23:17 INFO  : Disconnected from the channel tcfchan#29.
14:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:22 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:23:26 INFO  : 'jtag frequency' command is executed.
14:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:23:36 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:23:40 INFO  : Context for processor 'microblaze_0' is selected.
14:23:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:23:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:23:40 INFO  : Context for processor 'microblaze_0' is selected.
14:23:45 INFO  : System reset is completed.
14:23:48 INFO  : 'after 3000' command is executed.
14:23:49 INFO  : Context for processor 'microblaze_0' is selected.
14:23:54 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:23:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:24:03 INFO  : Context for processor 'microblaze_0' is selected.
14:24:07 INFO  : 'con' command is executed.
14:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:24:07 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:26:46 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:26:51 INFO  : Disconnected from the channel tcfchan#30.
14:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:55 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:26:59 INFO  : 'jtag frequency' command is executed.
14:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:27:05 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:27:09 INFO  : Context for processor 'microblaze_0' is selected.
14:27:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:27:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:27:09 INFO  : Context for processor 'microblaze_0' is selected.
14:27:14 INFO  : System reset is completed.
14:27:17 INFO  : 'after 3000' command is executed.
14:27:23 INFO  : Context for processor 'microblaze_0' is selected.
14:27:27 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:27:36 INFO  : Context for processor 'microblaze_0' is selected.
14:27:41 INFO  : 'con' command is executed.
14:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:27:41 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:28:39 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:28:44 INFO  : Disconnected from the channel tcfchan#31.
14:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:44 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:28:48 INFO  : 'jtag frequency' command is executed.
14:28:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:28:58 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:29:03 INFO  : Context for processor 'microblaze_0' is selected.
14:29:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:29:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:29:07 INFO  : Context for processor 'microblaze_0' is selected.
14:29:07 INFO  : System reset is completed.
14:29:10 INFO  : 'after 3000' command is executed.
14:29:16 INFO  : Context for processor 'microblaze_0' is selected.
14:29:21 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:29:30 INFO  : Context for processor 'microblaze_0' is selected.
14:29:34 INFO  : 'con' command is executed.
14:29:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:29:34 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:32:19 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:32:23 INFO  : Disconnected from the channel tcfchan#32.
14:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:27 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:32:31 INFO  : 'jtag frequency' command is executed.
14:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:32:41 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:32:45 INFO  : Context for processor 'microblaze_0' is selected.
14:32:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:32:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:32:50 INFO  : Context for processor 'microblaze_0' is selected.
14:32:50 INFO  : System reset is completed.
14:32:53 INFO  : 'after 3000' command is executed.
14:32:59 INFO  : Context for processor 'microblaze_0' is selected.
14:33:03 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:33:12 INFO  : Context for processor 'microblaze_0' is selected.
14:33:21 INFO  : 'con' command is executed.
14:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:33:21 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:37:27 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:37:33 INFO  : Disconnected from the channel tcfchan#33.
14:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:35 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:37:39 INFO  : 'jtag frequency' command is executed.
14:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:37:45 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:37:45 INFO  : Context for processor 'microblaze_0' is selected.
14:37:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:37:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:37:49 INFO  : Context for processor 'microblaze_0' is selected.
14:37:49 INFO  : System reset is completed.
14:37:52 INFO  : 'after 3000' command is executed.
14:37:58 INFO  : Context for processor 'microblaze_0' is selected.
14:38:03 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:38:12 INFO  : Context for processor 'microblaze_0' is selected.
14:38:16 INFO  : 'con' command is executed.
14:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:38:16 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:41:03 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:41:10 INFO  : Disconnected from the channel tcfchan#34.
14:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:13 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:41:17 INFO  : 'jtag frequency' command is executed.
14:41:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:41:27 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:41:32 INFO  : Context for processor 'microblaze_0' is selected.
14:41:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:41:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:41:36 INFO  : Context for processor 'microblaze_0' is selected.
14:41:36 INFO  : System reset is completed.
14:41:39 INFO  : 'after 3000' command is executed.
14:41:45 INFO  : Context for processor 'microblaze_0' is selected.
14:41:50 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:41:59 INFO  : Context for processor 'microblaze_0' is selected.
14:42:03 INFO  : 'con' command is executed.
14:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:42:03 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
14:49:24 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:49:48 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
14:49:56 INFO  : Disconnected from the channel tcfchan#35.
14:49:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:59 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:50:04 INFO  : 'jtag frequency' command is executed.
14:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:50:09 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
14:50:13 INFO  : Context for processor 'microblaze_0' is selected.
14:50:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
14:50:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:50:18 INFO  : Context for processor 'microblaze_0' is selected.
14:50:18 INFO  : System reset is completed.
14:50:21 INFO  : 'after 3000' command is executed.
14:50:27 INFO  : Context for processor 'microblaze_0' is selected.
14:50:31 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
14:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

14:50:40 INFO  : Context for processor 'microblaze_0' is selected.
14:50:45 INFO  : 'con' command is executed.
14:50:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:50:45 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
15:03:03 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
15:03:07 INFO  : Disconnected from the channel tcfchan#36.
15:03:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:09 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
15:03:13 INFO  : 'jtag frequency' command is executed.
15:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:03:23 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
15:03:23 INFO  : Context for processor 'microblaze_0' is selected.
15:03:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
15:03:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:03:28 INFO  : Context for processor 'microblaze_0' is selected.
15:03:32 INFO  : System reset is completed.
15:03:35 INFO  : 'after 3000' command is executed.
15:03:41 INFO  : Context for processor 'microblaze_0' is selected.
15:03:46 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
15:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

15:03:55 INFO  : Context for processor 'microblaze_0' is selected.
15:04:04 INFO  : 'con' command is executed.
15:04:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:04:04 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
15:11:37 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit' is generated.
15:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:11:43 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
15:11:56 INFO  : Disconnected from the channel tcfchan#37.
15:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:57 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
15:12:01 INFO  : 'jtag frequency' command is executed.
15:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:12:11 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
15:12:11 INFO  : Context for processor 'microblaze_0' is selected.
15:12:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
15:12:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:12:15 INFO  : Context for processor 'microblaze_0' is selected.
15:12:15 INFO  : System reset is completed.
15:12:18 INFO  : 'after 3000' command is executed.
15:12:24 INFO  : Context for processor 'microblaze_0' is selected.
15:12:29 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
15:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

15:12:38 INFO  : Context for processor 'microblaze_0' is selected.
15:12:42 INFO  : 'con' command is executed.
15:12:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:12:42 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
15:16:30 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
15:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:43 INFO  : Disconnected from the channel tcfchan#38.
15:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:16:43 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
15:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:01 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
15:17:05 INFO  : 'jtag frequency' command is executed.
15:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:17:10 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
15:17:10 INFO  : Context for processor 'microblaze_0' is selected.
15:17:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
15:17:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:17:15 INFO  : Context for processor 'microblaze_0' is selected.
15:17:15 INFO  : System reset is completed.
15:17:18 INFO  : 'after 3000' command is executed.
15:17:24 INFO  : Context for processor 'microblaze_0' is selected.
15:17:24 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
15:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

15:17:33 INFO  : Context for processor 'microblaze_0' is selected.
15:17:37 INFO  : 'con' command is executed.
15:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:17:37 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
15:18:47 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk3'...
15:18:51 INFO  : Disconnected from the channel tcfchan#39.
15:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:54 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
15:18:59 INFO  : 'jtag frequency' command is executed.
15:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:19:04 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit"
15:19:09 INFO  : Context for processor 'microblaze_0' is selected.
15:19:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa'.
15:19:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:19:09 INFO  : Context for processor 'microblaze_0' is selected.
15:19:13 INFO  : System reset is completed.
15:19:16 INFO  : 'after 3000' command is executed.
15:19:22 INFO  : Context for processor 'microblaze_0' is selected.
15:19:27 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf' is downloaded to processor 'microblaze_0'.
15:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_pls_work/export/ADC_pls_work/hw/design_1_wrapper_mk3.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk3.vitus/ADC_interface_low_HZ_mk3/Debug/ADC_interface_low_HZ_mk3.elf
----------------End of Script----------------

15:19:36 INFO  : Context for processor 'microblaze_0' is selected.
15:19:40 INFO  : 'con' command is executed.
15:19:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:19:40 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk3.vitus\ADC_interface_low_HZ_mk3_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk3_system_standalone.tcl'
18:46:47 INFO  : Disconnected from the channel tcfchan#40.
