{"vcs1":{"timestamp_begin":1681736863.320438162, "rt":0.88, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681736864.231520335, "rt":0.97, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681736865.223862995, "rt":0.69, "ut":0.06, "st":0.43}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681736863.028945284}
{"VCS_COMP_START_TIME": 1681736863.028945284}
{"VCS_COMP_END_TIME": 1681736866.596422400}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340908}}
{"stitch_vcselab": {"peak_mem": 238988}}
