src/main.o src/main.o: ../src/main.c ../src/platform.h \
 ../src/platform_config.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xparameters.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xparameters_ps.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_printf.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_types.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xparameters.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/bspconfig.h \
 ../src/SPIFunctions.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\BD_wo_axi_wrapper_hw_platform_0/ps7_init.c \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\BD_wo_axi_wrapper_hw_platform_0/ps7_init.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_io.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_printf.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xpseudo_asm.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xreg_cortexa9.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xpseudo_asm_gcc.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xuartps.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_assert.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xstatus.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xuartps_hw.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_io.h \
 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xplatform_info.h

../src/platform.h:

../src/platform_config.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xparameters.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xparameters_ps.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_printf.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_types.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xparameters.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/bspconfig.h:

../src/SPIFunctions.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\BD_wo_axi_wrapper_hw_platform_0/ps7_init.c:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\BD_wo_axi_wrapper_hw_platform_0/ps7_init.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_io.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_printf.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xpseudo_asm.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xreg_cortexa9.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xpseudo_asm_gcc.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xuartps.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_assert.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xstatus.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xuartps_hw.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xil_io.h:

F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\CZT_bsp\ps7_cortexa9_0\include/xplatform_info.h:
