// Seed: 2902787835
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input wor   id_3
);
  reg id_5;
  wor id_6 = 1;
  always @(*) begin
    disable id_7;
    fork
      id_8;
      begin
        id_5 <= id_8;
      end
    join
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    output logic id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7
);
  always @(negedge id_5) begin
    id_3 <= 1;
  end
  module_0(
      id_2, id_5, id_5, id_0
  );
endmodule
