
---------- Begin Simulation Statistics ----------
simSeconds                                   0.120766                       # Number of seconds simulated (Second)
simTicks                                 120766136000                       # Number of ticks simulated (Tick)
finalTick                                1233146499000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    437.93                       # Real time elapsed on the host (Second)
hostTickRate                                275765337                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8903744                       # Number of bytes of host memory used (Byte)
simInsts                                   1100000001                       # Number of instructions simulated (Count)
simOps                                     2015284849                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2511812                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4601832                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data     49712512                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          49712512                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     49712512                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         49712512                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data          117                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             117                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data          117                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            117                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data      1253500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total      1253500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data      1253500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total      1253500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     49712629                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      49712629                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     49712629                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     49712629                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 10713.675214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 10713.675214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 10713.675214                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 10713.675214                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          101                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               101                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data           16                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data          101                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          101                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data          101                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          101                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data      1111000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total      1111000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data      1111000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total      1111000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data        11000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total        11000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data        11000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total        11000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    101                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     34621915                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        34621915                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data           38                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            38                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data       991500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total       991500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     34621953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     34621953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 26092.105263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 26092.105263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data           38                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           38                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data       953500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total       953500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 25092.105263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 25092.105263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     15090597                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       15090597                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data           79                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           79                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data       262000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       262000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     15090676                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     15090676                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.000005                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000005                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data  3316.455696                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  3316.455696                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data           16                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           16                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data           63                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           63                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data       157500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       157500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.000004                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000004                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data         2500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total         2500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            353425265                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                357                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs           989986.736695                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   235.871464                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data    20.128536                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.921373                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.078627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          229                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         3181608357                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        3181608357                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     32446690                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          32446690                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     32446690                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         32446690                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst        45511                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           45511                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst        45511                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          45511                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst   1155496500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1155496500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst   1155496500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1155496500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     32492201                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      32492201                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     32492201                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     32492201                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.001401                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001401                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.001401                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001401                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 25389.389378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 25389.389378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 25389.389378                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 25389.389378                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::switch_cpus.inst        45511                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        45511                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst        45511                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        45511                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst   1109985500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1109985500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst   1109985500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1109985500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.001401                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001401                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.001401                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001401                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 24389.389378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 24389.389378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 24389.389378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 24389.389378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  45511                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     32446690                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        32446690                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst        45511                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         45511                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst   1155496500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1155496500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     32492201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     32492201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.001401                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001401                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 25389.389378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 25389.389378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst        45511                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        45511                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst   1109985500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1109985500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.001401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 24389.389378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 24389.389378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             35600205                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              45767                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             777.857517                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     6.958814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   249.041186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.027183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.972817                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          223                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         2079546375                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2079546375                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 120766136000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.data             97                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        97                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.data            97                       # number of overall hits (Count)
system.l2.overallHits::total                       97                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst        45511                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   45515                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst        45511                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data            4                       # number of overall misses (Count)
system.l2.overallMisses::total                  45515                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst   1041719000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data       862500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1042581500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst   1041719000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data       862500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1042581500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst        45511                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data          101                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 45612                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst        45511                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data          101                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                45612                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.039604                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.997873                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.039604                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.997873                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 22889.389378                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data       215625                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    22906.327584                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 22889.389378                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data       215625                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   22906.327584                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::switch_cpus.inst        45511                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data            4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               45515                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst        45511                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data            4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              45515                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst   1018963500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data       860500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1019824000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst   1018963500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data       860500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1019824000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.039604                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.997873                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.039604                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.997873                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 22389.389378                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data       215125                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 22406.327584                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 22389.389378                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data       215125                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 22406.327584                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              4                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        45511                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          45511                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::switch_cpus.inst        45511                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            45511                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst   1041719000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1041719000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst        45511                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          45511                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 22889.389378                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 22889.389378                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst        45511                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        45511                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst   1018963500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1018963500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 22389.389378                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 22389.389378                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data           63                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    63                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.accesses::switch_cpus.data           63                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                63                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.hits::switch_cpus.data           34                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                34                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total               4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data       862500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total       862500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data           38                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total            38                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.105263                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.105263                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data       215625                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total       215625                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data       860500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total       860500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.105263                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.105263                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data       215125                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total       215125                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           34                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               34                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           34                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           34                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           67                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               67                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           67                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           67                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                    63.999998                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                          165                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        165                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                              1                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      63.999998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024             64                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::3                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   59                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                        101                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                       101                       # Number of data accesses (Count)
system.l2.tags.hits                                97                       # The number of hits in each cache size. (Count)
system.l2.tags.misses                           91127                       # The number of misses in each cache size. (Count)
system.l2.tags.accesses                         91224                       # The number of accesses to the FA LRU cache. (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::switch_cpus.inst          43117                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     43117                       # number of demand (read+write) hits (Count)
system.l3.overallHits::switch_cpus.inst         43117                       # number of overall hits (Count)
system.l3.overallHits::total                    43117                       # number of overall hits (Count)
system.l3.demandMisses::switch_cpus.inst         2394                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus.data            4                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                    2398                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::switch_cpus.inst         2394                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus.data            4                       # number of overall misses (Count)
system.l3.overallMisses::total                   2398                       # number of overall misses (Count)
system.l3.demandMissLatency::switch_cpus.inst    497968500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus.data       854500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total          498823000                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus.inst    497968500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus.data       854500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total         498823000                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::switch_cpus.inst        45511                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus.data            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 45515                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus.inst        45511                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus.data            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                45515                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::switch_cpus.inst     0.052603                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus.data            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.052686                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::switch_cpus.inst     0.052603                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus.data            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.052686                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::switch_cpus.inst 208006.892231                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::switch_cpus.data       213625                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    208016.263553                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::switch_cpus.inst 208006.892231                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::switch_cpus.data       213625                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   208016.263553                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                   23                       # number of writebacks (Count)
system.l3.writebacks::total                        23                       # number of writebacks (Count)
system.l3.demandMshrMisses::switch_cpus.inst         2394                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus.data            4                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total                2398                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus.inst         2394                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus.data            4                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total               2398                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::switch_cpus.inst    474028500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus.data       814500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total      474843000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus.inst    474028500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus.data       814500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total     474843000                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::switch_cpus.inst     0.052603                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.052686                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus.inst     0.052603                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.052686                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::switch_cpus.inst 198006.892231                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus.data       203625                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 198016.263553                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus.inst 198006.892231                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus.data       203625                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 198016.263553                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                           2398                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total              2                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadCleanReq.hits::switch_cpus.inst        43117                       # number of ReadCleanReq hits (Count)
system.l3.ReadCleanReq.hits::total              43117                       # number of ReadCleanReq hits (Count)
system.l3.ReadCleanReq.misses::switch_cpus.inst         2394                       # number of ReadCleanReq misses (Count)
system.l3.ReadCleanReq.misses::switch_cpus.data            4                       # number of ReadCleanReq misses (Count)
system.l3.ReadCleanReq.misses::total             2398                       # number of ReadCleanReq misses (Count)
system.l3.ReadCleanReq.missLatency::switch_cpus.inst    497968500                       # number of ReadCleanReq miss ticks (Tick)
system.l3.ReadCleanReq.missLatency::switch_cpus.data       854500                       # number of ReadCleanReq miss ticks (Tick)
system.l3.ReadCleanReq.missLatency::total    498823000                       # number of ReadCleanReq miss ticks (Tick)
system.l3.ReadCleanReq.accesses::switch_cpus.inst        45511                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l3.ReadCleanReq.accesses::switch_cpus.data            4                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l3.ReadCleanReq.accesses::total          45515                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l3.ReadCleanReq.missRate::switch_cpus.inst     0.052603                       # miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.missRate::switch_cpus.data            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.missRate::total       0.052686                       # miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.avgMissLatency::switch_cpus.inst 208006.892231                       # average ReadCleanReq miss latency ((Tick/Count))
system.l3.ReadCleanReq.avgMissLatency::switch_cpus.data       213625                       # average ReadCleanReq miss latency ((Tick/Count))
system.l3.ReadCleanReq.avgMissLatency::total 208016.263553                       # average ReadCleanReq miss latency ((Tick/Count))
system.l3.ReadCleanReq.mshrMisses::switch_cpus.inst         2394                       # number of ReadCleanReq MSHR misses (Count)
system.l3.ReadCleanReq.mshrMisses::switch_cpus.data            4                       # number of ReadCleanReq MSHR misses (Count)
system.l3.ReadCleanReq.mshrMisses::total         2398                       # number of ReadCleanReq MSHR misses (Count)
system.l3.ReadCleanReq.mshrMissLatency::switch_cpus.inst    474028500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l3.ReadCleanReq.mshrMissLatency::switch_cpus.data       814500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l3.ReadCleanReq.mshrMissLatency::total    474843000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l3.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.052603                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.mshrMissRate::total     0.052686                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 198006.892231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l3.ReadCleanReq.avgMshrMissLatency::switch_cpus.data       203625                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l3.ReadCleanReq.avgMshrMissLatency::total 198016.263553                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                         2048                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       954283                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                       4446                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                     214.638552                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks             14                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst      1609.603665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data       281.532391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus.inst   139.825951                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus.data     3.037993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.006836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.785939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.137467                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus.inst     0.068274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus.data     0.001483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::3                   92                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 1956                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     366518                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    366518                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        23.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples      2394.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               35839                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2398                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         23                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2398                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       23                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      21.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2398                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   23                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    2398                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  153472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 1472                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1270819.82651163                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              12188.84737688                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  118716730000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                   49036237.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst       153216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1268700.026967824902                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 2119.799543805890                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst         2394                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           23                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     64851250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data       130000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     27089.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst       153216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         153472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst       153216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       153216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         1472                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         1472                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst         2394                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           23                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             23                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst      1268700                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data         2120                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           1270820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      1268700                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1268700                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks        12189                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total            12189                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks        12189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      1268700                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data         2120                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          1283009                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2398                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                20018750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              11990000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           64981250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8348.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27098.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1952                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            81.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          446                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   344.107623                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   254.593369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   222.132154                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127           96     21.52%     21.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191           26      5.83%     27.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255           58     13.00%     40.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           34      7.62%     47.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           14      3.14%     51.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           23      5.16%     56.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           46     10.31%     66.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           36      8.07%     74.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           53     11.88%     86.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703           21      4.71%     91.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767           34      7.62%     98.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            4      0.90%     99.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            1      0.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          446                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                153472                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                1.270820                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               81.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1913520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1017060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       10517220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 9533066400.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2239544820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  44486596800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   56272655820                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   465.963868                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 115638217750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4032600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1095318250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1270920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          675510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        6604500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 9533066400.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2080948020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  44620739520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   56243304870                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   465.720828                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 115987049000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4032600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    746487000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2398                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            23                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2368                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2398                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port         7187                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total         7187                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7187                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port       154944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total       154944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   154944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2398                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2398    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2398                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             5178000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           12696750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4789                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2391                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                241532272                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.numInsts                 100000000                       # Number of instructions committed (Count)
system.switch_cpus.numOps                   185231478                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.numDiscardedOps           32717147                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.numFetchSuspends                 0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.cpi                       2.415323                       # CPI: cycles per instruction ((Cycle/Count))
system.switch_cpus.ipc                       0.414023                       # IPC: instructions per cycle ((Count/Cycle))
system.switch_cpus.committedInstType_0::No_OpClass       445513      0.24%      0.24% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::IntAlu    141349140     76.31%     76.55% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::IntMult      1193525      0.64%     77.19% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::IntDiv         5726      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatAdd         4978      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatCmp            0      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatCvt            0      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMult            0      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatDiv            0      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMisc            0      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatSqrt            0      0.00%     77.20% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAdd        19710      0.01%     77.21% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAddAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAlu          356      0.00%     77.21% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdCvt            0      0.00%     77.21% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdMisc         8484      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdMult            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdMultAcc            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdShift            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdShiftAcc            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdDiv            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSqrt            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatAdd            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatAlu            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatCmp            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatCvt            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatDiv            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatMisc            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatMult            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatSqrt            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdReduceAdd            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdReduceAlu            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdReduceCmp            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAes            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAesMix            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSha1Hash            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSha1Hash2            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSha256Hash            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSha256Hash2            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdShaSigma2            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdShaSigma3            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdPredAlu            0      0.00%     77.22% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::MemRead     26334818     14.22%     91.43% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::MemWrite     14922838      8.06%     99.49% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMemRead       780116      0.42%     99.91% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMemWrite       166274      0.09%    100.00% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::total    185231478                       # Class of committed instruction (Count)
system.switch_cpus.branchPred.lookups               0                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
system.switch_cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.switch_cpus.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.switch_cpus.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
system.switch_cpus.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
system.switch_cpus.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
system.switch_cpus.mmu.dtb.rdAccesses        35304967                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses        15864570                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses            111090                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses                 2                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses        32492201                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses                36                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.thread_0.numInsts        100000000                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          185231478                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp              45549                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty           67                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           34                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            45524                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                63                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               63                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          45511                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq            38                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       136533                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          303                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 136836                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2912704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2925632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                              13                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             45625                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000110                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.010468                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   45620     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       5      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               45625                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           45713000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          68266500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            151500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         91224                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        45612                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               5                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              45515                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty           23                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict            47890                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadCleanReq          45515                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port       136545                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port      2912960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                            2398                       # Total snoops (Count)
system.tol3bus.snoopTraffic                      1472                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             47913                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.000188                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.013704                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   47904     99.98%     99.98% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       9      0.02%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               47913                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1233146499000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           45515000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          68272500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests         91030                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        45515                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               9                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.switch_cpus.idleCycles                 2476451                       # Total number of cycles that the object has spent stopped (Unspecified)
system.switch_cpus.tickCycles               239055821                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
