[03/14 22:37:52      0s] 
[03/14 22:37:52      0s] Cadence Innovus(TM) Implementation System.
[03/14 22:37:52      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/14 22:37:52      0s] 
[03/14 22:37:52      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/14 22:37:52      0s] Options:	
[03/14 22:37:52      0s] Date:		Mon Mar 14 22:37:52 2022
[03/14 22:37:52      0s] Host:		ieng6-ece-02.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
[03/14 22:37:52      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/14 22:37:52      0s] 
[03/14 22:37:52      0s] License:
[03/14 22:37:52      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/14 22:37:52      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/14 22:38:09     15s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 22:38:09     15s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/14 22:38:09     15s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 22:38:09     15s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/14 22:38:09     15s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/14 22:38:09     15s] @(#)CDS: CPE v19.17-s044
[03/14 22:38:09     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 22:38:09     15s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/14 22:38:09     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/14 22:38:09     15s] @(#)CDS: RCDB 11.14.18
[03/14 22:38:09     15s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/14 22:38:09     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN.

[03/14 22:38:09     15s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/14 22:38:10     16s] 
[03/14 22:38:10     16s] **INFO:  MMMC transition support version v31-84 
[03/14 22:38:10     16s] 
[03/14 22:38:10     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/14 22:38:10     16s] <CMD> suppressMessage ENCEXT-2799
[03/14 22:38:10     16s] <CMD> win
[03/14 22:38:24     18s] <CMD> set init_pwr_net VDD
[03/14 22:38:24     18s] <CMD> set init_gnd_net VSS
[03/14 22:38:24     18s] <CMD> set init_verilog ../synthesize/core.out.v
[03/14 22:38:24     18s] <CMD> set init_design_netlisttype Verilog
[03/14 22:38:24     18s] <CMD> set init_design_settop 1
[03/14 22:38:24     18s] <CMD> set init_top_cell core
[03/14 22:38:24     18s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/14 22:38:24     18s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/14 22:38:24     18s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/14 22:38:24     18s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/14 22:38:24     18s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/14 22:38:24     18s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/14 22:38:24     18s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/14 22:38:24     18s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/14 22:38:24     18s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/14 22:38:24     18s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/14 22:38:24     18s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/14 22:38:24     18s] 
[03/14 22:38:24     18s] Loading LEF file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/14 22:38:24     18s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/14 22:38:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/14 22:38:24     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/14 22:38:24     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/14 22:38:24     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/14 22:38:24     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/14 22:38:24     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/14 22:38:24     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/14 22:38:24     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:38:24     18s] The LEF parser will ignore this statement.
[03/14 22:38:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/14 22:38:24     18s] Set DBUPerIGU to M2 pitch 400.
[03/14 22:38:25     19s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:38:25     19s] Type 'man IMPLF-200' for more detail.
[03/14 22:38:25     19s] 
[03/14 22:38:25     19s] viaInitial starts at Mon Mar 14 22:38:25 2022
viaInitial ends at Mon Mar 14 22:38:25 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/14 22:38:25     19s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/14 22:38:26     20s] Read 811 cells in library 'tcbn65gpluswc' 
[03/14 22:38:26     20s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/14 22:38:27     21s] Read 811 cells in library 'tcbn65gplusbc' 
[03/14 22:38:27     21s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:02.0, peak res=595.5M, current mem=508.2M)
[03/14 22:38:27     21s] *** End library_loading (cpu=0.04min, real=0.03min, mem=30.0M, fe_cpu=0.36min, fe_real=0.58min, fe_mem=739.6M) ***
[03/14 22:38:27     21s] #% Begin Load netlist data ... (date=03/14 22:38:27, mem=508.2M)
[03/14 22:38:27     21s] *** Begin netlist parsing (mem=739.6M) ***
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/14 22:38:27     21s] Type 'man IMPVL-159' for more detail.
[03/14 22:38:27     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/14 22:38:27     21s] To increase the message display limit, refer to the product command reference manual.
[03/14 22:38:27     21s] Created 811 new cells from 2 timing libraries.
[03/14 22:38:27     21s] Reading netlist ...
[03/14 22:38:27     21s] Backslashed names will retain backslash and a trailing blank character.
[03/14 22:38:27     21s] Reading verilog netlist '../synthesize/core.out.v'
[03/14 22:38:28     22s] 
[03/14 22:38:28     22s] *** Memory Usage v#1 (Current mem = 757.590M, initial mem = 283.785M) ***
[03/14 22:38:28     22s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=757.6M) ***
[03/14 22:38:28     22s] #% End Load netlist data ... (date=03/14 22:38:28, total cpu=0:00:00.3, real=0:00:01.0, peak res=542.0M, current mem=542.0M)
[03/14 22:38:28     22s] Set top cell to core.
[03/14 22:38:28     22s] Hooked 1622 DB cells to tlib cells.
[03/14 22:38:28     22s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=567.4M, current mem=567.4M)
[03/14 22:38:28     22s] Starting recursive module instantiation check.
[03/14 22:38:28     22s] No recursion found.
[03/14 22:38:28     22s] Building hierarchical netlist for Cell core ...
[03/14 22:38:28     22s] *** Netlist is unique.
[03/14 22:38:28     22s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/14 22:38:28     22s] ** info: there are 1830 modules.
[03/14 22:38:28     22s] ** info: there are 38473 stdCell insts.
[03/14 22:38:28     22s] 
[03/14 22:38:28     22s] *** Memory Usage v#1 (Current mem = 836.016M, initial mem = 283.785M) ***
[03/14 22:38:28     22s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 22:38:28     22s] Type 'man IMPFP-3961' for more detail.
[03/14 22:38:28     22s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 22:38:28     22s] Type 'man IMPFP-3961' for more detail.
[03/14 22:38:28     22s] Set Default Net Delay as 1000 ps.
[03/14 22:38:28     22s] Set Default Net Load as 0.5 pF. 
[03/14 22:38:28     22s] Set Default Input Pin Transition as 0.1 ps.
[03/14 22:38:29     22s] Extraction setup Started 
[03/14 22:38:29     22s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/14 22:38:29     22s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/14 22:38:29     22s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 22:38:29     22s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 22:38:29     22s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 22:38:29     22s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 22:38:29     22s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/14 22:38:29     22s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 22:38:29     22s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 22:38:29     22s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 22:38:29     22s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 22:38:29     22s] Importing multi-corner RC tables ... 
[03/14 22:38:29     22s] Summary of Active RC-Corners : 
[03/14 22:38:29     22s]  
[03/14 22:38:29     22s]  Analysis View: WC_VIEW
[03/14 22:38:29     22s]     RC-Corner Name        : Cmax
[03/14 22:38:29     22s]     RC-Corner Index       : 0
[03/14 22:38:29     22s]     RC-Corner Temperature : 125 Celsius
[03/14 22:38:29     22s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/14 22:38:29     22s]     RC-Corner PreRoute Res Factor         : 1
[03/14 22:38:29     22s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 22:38:29     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 22:38:29     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 22:38:29     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 22:38:29     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 22:38:29     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 22:38:29     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 22:38:29     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 22:38:29     22s]  
[03/14 22:38:29     22s]  Analysis View: BC_VIEW
[03/14 22:38:29     22s]     RC-Corner Name        : Cmin
[03/14 22:38:29     22s]     RC-Corner Index       : 1
[03/14 22:38:29     22s]     RC-Corner Temperature : -40 Celsius
[03/14 22:38:29     22s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/14 22:38:29     22s]     RC-Corner PreRoute Res Factor         : 1
[03/14 22:38:29     22s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 22:38:29     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 22:38:29     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 22:38:29     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 22:38:29     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 22:38:29     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 22:38:29     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 22:38:29     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 22:38:29     22s] LayerId::1 widthSet size::4
[03/14 22:38:29     22s] LayerId::2 widthSet size::4
[03/14 22:38:29     22s] LayerId::3 widthSet size::4
[03/14 22:38:29     22s] LayerId::4 widthSet size::4
[03/14 22:38:29     22s] LayerId::5 widthSet size::4
[03/14 22:38:29     22s] LayerId::6 widthSet size::4
[03/14 22:38:29     22s] LayerId::7 widthSet size::4
[03/14 22:38:29     22s] LayerId::8 widthSet size::4
[03/14 22:38:29     22s] Updating RC grid for preRoute extraction ...
[03/14 22:38:29     22s] Initializing multi-corner capacitance tables ... 
[03/14 22:38:29     22s] Initializing multi-corner resistance tables ...
[03/14 22:38:29     23s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/14 22:38:29     23s] *Info: initialize multi-corner CTS.
[03/14 22:38:29     23s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=771.2M, current mem=590.2M)
[03/14 22:38:29     23s] Reading timing constraints file '../synthesize/core.sdc' ...
[03/14 22:38:29     23s] Current (total cpu=0:00:23.3, real=0:00:37.0, peak res=780.9M, current mem=780.9M)
[03/14 22:38:29     23s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../synthesize/core.sdc, Line 11).
[03/14 22:38:29     23s] 
[03/14 22:38:29     23s] INFO (CTE): Reading of timing constraints file ../synthesize/core.sdc completed, with 1 WARNING
[03/14 22:38:29     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=798.7M, current mem=798.7M)
[03/14 22:38:29     23s] Current (total cpu=0:00:23.4, real=0:00:37.0, peak res=798.7M, current mem=798.7M)
[03/14 22:38:29     23s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 22:38:29     23s] Creating Cell Server ...(0, 1, 1, 1)
[03/14 22:38:29     23s] Summary for sequential cells identification: 
[03/14 22:38:29     23s]   Identified SBFF number: 199
[03/14 22:38:29     23s]   Identified MBFF number: 0
[03/14 22:38:29     23s]   Identified SB Latch number: 0
[03/14 22:38:29     23s]   Identified MB Latch number: 0
[03/14 22:38:29     23s]   Not identified SBFF number: 0
[03/14 22:38:29     23s]   Not identified MBFF number: 0
[03/14 22:38:29     23s]   Not identified SB Latch number: 0
[03/14 22:38:29     23s]   Not identified MB Latch number: 0
[03/14 22:38:29     23s]   Number of sequential cells which are not FFs: 104
[03/14 22:38:29     23s] Total number of combinational cells: 497
[03/14 22:38:29     23s] Total number of sequential cells: 303
[03/14 22:38:29     23s] Total number of tristate cells: 11
[03/14 22:38:29     23s] Total number of level shifter cells: 0
[03/14 22:38:29     23s] Total number of power gating cells: 0
[03/14 22:38:29     23s] Total number of isolation cells: 0
[03/14 22:38:29     23s] Total number of power switch cells: 0
[03/14 22:38:29     23s] Total number of pulse generator cells: 0
[03/14 22:38:29     23s] Total number of always on buffers: 0
[03/14 22:38:29     23s] Total number of retention cells: 0
[03/14 22:38:29     23s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/14 22:38:29     23s] Total number of usable buffers: 18
[03/14 22:38:29     23s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/14 22:38:29     23s] Total number of unusable buffers: 9
[03/14 22:38:29     23s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/14 22:38:29     23s] Total number of usable inverters: 18
[03/14 22:38:29     23s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/14 22:38:29     23s] Total number of unusable inverters: 9
[03/14 22:38:29     23s] List of identified usable delay cells:
[03/14 22:38:29     23s] Total number of identified usable delay cells: 0
[03/14 22:38:29     23s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/14 22:38:29     23s] Total number of identified unusable delay cells: 9
[03/14 22:38:29     23s] Creating Cell Server, finished. 
[03/14 22:38:29     23s] 
[03/14 22:38:29     23s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/14 22:38:29     23s] Deleting Cell Server ...
[03/14 22:38:29     23s] 
[03/14 22:38:29     23s] *** Summary of all messages that are not suppressed in this session:
[03/14 22:38:29     23s] Severity  ID               Count  Summary                                  
[03/14 22:38:29     23s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/14 22:38:29     23s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/14 22:38:29     23s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/14 22:38:29     23s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/14 22:38:29     23s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/14 22:38:29     23s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/14 22:38:29     23s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/14 22:38:29     23s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/14 22:38:29     23s] *** Message Summary: 1634 warning(s), 0 error(s)
[03/14 22:38:29     23s] 
[03/14 22:38:29     23s] <CMD> set_interactive_constraint_modes {CON}
[03/14 22:38:29     23s] <CMD> setDesignMode -process 65
[03/14 22:38:29     23s] ##  Process: 65            (User Set)               
[03/14 22:38:29     23s] ##     Node: (not set)                           
[03/14 22:38:29     23s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/14 22:38:29     23s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/14 22:38:29     23s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/14 22:38:29     23s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/14 22:38:29     23s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/14 22:38:29     23s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/14 22:43:58     79s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/14 22:43:58     79s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 22:43:58     79s] Type 'man IMPFP-3961' for more detail.
[03/14 22:43:58     79s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 22:43:58     79s] Type 'man IMPFP-3961' for more detail.
[03/14 22:43:58     79s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/14 22:43:58     79s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/14 22:43:58     79s] 38473 new pwr-pin connections were made to global net 'VDD'.
[03/14 22:43:58     79s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/14 22:43:58     79s] 38473 new gnd-pin connections were made to global net 'VSS'.
[03/14 22:43:58     79s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/14 22:43:58     79s] #% Begin addRing (date=03/14 22:43:58, mem=828.8M)
[03/14 22:43:58     79s] 
[03/14 22:43:58     79s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
[03/14 22:43:58     79s] Ring generation is complete.
[03/14 22:43:58     79s] vias are now being generated.
[03/14 22:43:58     79s] addRing created 8 wires.
[03/14 22:43:58     79s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/14 22:43:58     79s] +--------+----------------+----------------+
[03/14 22:43:58     79s] |  Layer |     Created    |     Deleted    |
[03/14 22:43:58     79s] +--------+----------------+----------------+
[03/14 22:43:58     79s] |   M1   |        4       |       NA       |
[03/14 22:43:58     79s] |  VIA1  |        8       |        0       |
[03/14 22:43:58     79s] |   M2   |        4       |       NA       |
[03/14 22:43:58     79s] +--------+----------------+----------------+
[03/14 22:43:58     79s] #% End addRing (date=03/14 22:43:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.8M, current mem=830.8M)
[03/14 22:43:58     79s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 10
[03/14 22:43:58     79s] #% Begin addStripe (date=03/14 22:43:58, mem=830.8M)
[03/14 22:43:58     79s] 
[03/14 22:43:58     79s] Initialize fgc environment(mem: 1065.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
[03/14 22:43:58     79s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
[03/14 22:43:58     79s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
[03/14 22:43:58     79s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1065.2M)
[03/14 22:43:58     79s] Starting stripe generation ...
[03/14 22:43:58     79s] Non-Default Mode Option Settings :
[03/14 22:43:58     79s]   NONE
[03/14 22:43:58     79s] Stripe generation is complete.
[03/14 22:43:58     79s] vias are now being generated.
[03/14 22:43:58     80s] addStripe created 20 wires.
[03/14 22:43:58     80s] ViaGen created 120 vias, deleted 0 via to avoid violation.
[03/14 22:43:58     80s] +--------+----------------+----------------+
[03/14 22:43:58     80s] |  Layer |     Created    |     Deleted    |
[03/14 22:43:58     80s] +--------+----------------+----------------+
[03/14 22:43:58     80s] |  VIA1  |       40       |        0       |
[03/14 22:43:58     80s] |  VIA2  |       40       |        0       |
[03/14 22:43:58     80s] |  VIA3  |       40       |        0       |
[03/14 22:43:58     80s] |   M4   |       20       |       NA       |
[03/14 22:43:58     80s] +--------+----------------+----------------+
[03/14 22:43:58     80s] #% End addStripe (date=03/14 22:43:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=831.8M, current mem=831.8M)
[03/14 22:44:04     81s] <CMD> fit
[03/14 22:44:07     81s] <CMD> zoomBox -204.40100 -237.94550 1129.85350 916.64100
[03/14 22:44:08     81s] <CMD> zoomBox -258.45750 -332.02450 1311.25400 1026.31300
[03/14 22:44:08     81s] <CMD> zoomBox -322.05350 -442.70550 1524.66650 1155.33900
[03/14 22:44:08     81s] <CMD> zoomBox -396.87200 -572.91900 1775.74000 1307.13400
[03/14 22:44:09     82s] <CMD> zoomBox 58.34550 219.33550 248.13250 383.56600
[03/14 22:44:09     82s] <CMD> zoomBox 64.88100 230.71000 226.20000 370.30600
[03/14 22:44:09     82s] <CMD> zoomBox 70.43650 240.37850 207.55750 359.03500
[03/14 22:44:10     82s] <CMD> zoomBox -258.46200 -332.02850 1311.25650 1026.31500
[03/14 22:44:11     82s] <CMD> zoomBox -158.45750 -157.98250 975.66450 823.42100
[03/14 22:44:12     82s] <CMD> zoomBox 21.20400 95.49300 524.42050 530.94750
[03/14 22:44:13     83s] <CMD> zoomBox -10.36950 13.14750 686.12450 615.85300
[03/14 22:44:15     83s] <CMD> fit
[03/14 22:44:17     83s] <CMD> selectWire 6.0000 6.0000 9.0000 638.6000 2 VSS
[03/14 22:44:18     84s] <CMD> zoomBox -77.24600 35.87200 619.24300 638.57350
[03/14 22:44:18     84s] <CMD> zoomBox -69.63550 93.75900 522.38050 606.05550
[03/14 22:44:19     84s] <CMD> zoomBox -37.89100 297.25550 185.38900 490.46900
[03/14 22:44:21     84s] <CMD> fit
[03/14 22:54:13    188s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:54:13    188s] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:54:13    188s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.8 -start 0.0 0.0 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} clk}
[03/14 22:54:14    190s] Successfully spread [147] pins.
[03/14 22:54:14    190s] editPin : finished (cpu = 0:00:01.2 real = 0:00:01.0, mem = 1120.3M).
[03/14 22:54:14    190s] <CMD> setPinAssignMode -pinEditInBatch false
[03/14 22:54:16    190s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:54:16    190s] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:54:16    190s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.8 -start 0.0 0.2 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} clk}
[03/14 22:54:16    190s] Successfully spread [147] pins.
[03/14 22:54:16    190s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1122.3M).
[03/14 22:54:16    190s] <CMD> setPinAssignMode -pinEditInBatch false
[03/14 22:54:54    197s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:54:54    197s] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:54:54    197s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 22:54:55    197s] Successfully spread [184] pins.
[03/14 22:54:55    197s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1122.3M).
[03/14 22:54:55    197s] <CMD> setPinAssignMode -pinEditInBatch false
[03/14 22:54:55    198s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:54:55    198s] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:54:55    198s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 22:54:55    198s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[03/14 22:54:58    198s] <CMD> deselectAll
[03/14 22:55:01    199s] **ERROR: (IMPSYT-6000):	No Object Selected.
[03/14 22:55:21    202s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:55:21    202s] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:55:21    202s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/14 22:55:21    203s] Successfully spread [147] pins.
[03/14 22:55:21    203s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1122.3M).
[03/14 22:55:21    203s] <CMD> setPinAssignMode -pinEditInBatch false
[03/14 22:55:21    203s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:55:21    203s] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:55:21    203s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/14 22:55:21    203s] Successfully spread [147] pins.
[03/14 22:55:21    203s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1123.3M).
[03/14 22:55:21    203s] <CMD> setPinAssignMode -pinEditInBatch false
[03/14 22:57:29    225s] <CMD> saveDesign floorplan.enc
[03/14 22:57:29    225s] #% Begin save design ... (date=03/14 22:57:29, mem=873.1M)
[03/14 22:57:29    225s] % Begin Save ccopt configuration ... (date=03/14 22:57:29, mem=876.1M)
[03/14 22:57:29    225s] % End Save ccopt configuration ... (date=03/14 22:57:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=877.0M, current mem=877.0M)
[03/14 22:57:29    225s] % Begin Save netlist data ... (date=03/14 22:57:29, mem=877.0M)
[03/14 22:57:29    225s] Writing Binary DB to floorplan.enc.dat/core.v.bin in single-threaded mode...
[03/14 22:57:29    225s] % End Save netlist data ... (date=03/14 22:57:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=877.4M, current mem=877.4M)
[03/14 22:57:30    225s] Saving congestion map file floorplan.enc.dat/core.route.congmap.gz ...
[03/14 22:57:30    225s] % Begin Save AAE data ... (date=03/14 22:57:30, mem=878.4M)
[03/14 22:57:30    225s] Saving AAE Data ...
[03/14 22:57:30    225s] % End Save AAE data ... (date=03/14 22:57:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.5M, current mem=878.5M)
[03/14 22:57:30    225s] % Begin Save clock tree data ... (date=03/14 22:57:30, mem=879.8M)
[03/14 22:57:30    225s] % End Save clock tree data ... (date=03/14 22:57:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.8M, current mem=879.8M)
[03/14 22:57:30    226s] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[03/14 22:57:30    226s] Saving mode setting ...
[03/14 22:57:30    226s] Saving global file ...
[03/14 22:57:30    226s] % Begin Save floorplan data ... (date=03/14 22:57:30, mem=880.4M)
[03/14 22:57:30    226s] Saving floorplan file ...
[03/14 22:57:30    226s] % End Save floorplan data ... (date=03/14 22:57:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=880.5M, current mem=880.5M)
[03/14 22:57:30    226s] Saving PG file floorplan.enc.dat/core.pg.gz
[03/14 22:57:31    226s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1123.3M) ***
[03/14 22:57:31    226s] Saving Drc markers ...
[03/14 22:57:31    226s] ... No Drc file written since there is no markers found.
[03/14 22:57:31    226s] % Begin Save placement data ... (date=03/14 22:57:31, mem=881.2M)
[03/14 22:57:31    226s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/14 22:57:31    226s] Save Adaptive View Pruing View Names to Binary file
[03/14 22:57:31    226s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1126.3M) ***
[03/14 22:57:31    226s] % End Save placement data ... (date=03/14 22:57:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.3M, current mem=881.3M)
[03/14 22:57:31    226s] % Begin Save routing data ... (date=03/14 22:57:31, mem=881.3M)
[03/14 22:57:31    226s] Saving route file ...
[03/14 22:57:31    226s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1127.3M) ***
[03/14 22:57:31    226s] % End Save routing data ... (date=03/14 22:57:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=885.7M, current mem=885.7M)
[03/14 22:57:31    226s] Saving property file floorplan.enc.dat/core.prop
[03/14 22:57:31    226s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1130.3M) ***
[03/14 22:57:31    226s] % Begin Save power constraints data ... (date=03/14 22:57:31, mem=886.2M)
[03/14 22:57:31    226s] % End Save power constraints data ... (date=03/14 22:57:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.3M, current mem=886.3M)
[03/14 22:57:33    227s] Generated self-contained design floorplan.enc.dat
[03/14 22:57:33    227s] #% End save design ... (date=03/14 22:57:33, total cpu=0:00:02.3, real=0:00:04.0, peak res=889.9M, current mem=889.9M)
[03/14 22:57:33    227s] *** Message Summary: 0 warning(s), 0 error(s)
[03/14 22:57:33    227s] 
[03/14 22:57:33    227s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/14 22:57:33    227s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/14 22:57:33    227s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/14 22:57:33    227s] <CMD> place_opt_design
[03/14 22:57:33    227s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/14 22:57:33    227s] *** Starting GigaPlace ***
[03/14 22:57:33    227s] **INFO: user set placement options
[03/14 22:57:33    227s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/14 22:57:33    227s] **INFO: user set opt options
[03/14 22:57:33    227s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/14 22:57:33    227s] #optDebug: fT-E <X 2 3 1 0>
[03/14 22:57:33    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:1162.6M
[03/14 22:57:33    227s] z: 2, totalTracks: 1
[03/14 22:57:33    227s] z: 4, totalTracks: 1
[03/14 22:57:33    227s] z: 6, totalTracks: 1
[03/14 22:57:33    227s] z: 8, totalTracks: 1
[03/14 22:57:33    228s] #spOpts: N=65 
[03/14 22:57:33    228s] # Building core llgBox search-tree.
[03/14 22:57:33    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1164.6M
[03/14 22:57:33    228s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1164.6M
[03/14 22:57:33    228s] Core basic site is core
[03/14 22:57:33    228s] Use non-trimmed site array because memory saving is not enough.
[03/14 22:57:33    228s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 22:57:33    228s] SiteArray: use 4,620,288 bytes
[03/14 22:57:33    228s] SiteArray: current memory after site array memory allocation 1169.0M
[03/14 22:57:33    228s] SiteArray: FP blocked sites are writable
[03/14 22:57:33    228s] Estimated cell power/ground rail width = 0.225 um
[03/14 22:57:33    228s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 22:57:33    228s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1169.0M
[03/14 22:57:33    228s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 22:57:33    228s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1169.0M
[03/14 22:57:33    228s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.099, MEM:1169.0M
[03/14 22:57:33    228s] OPERPROF:     Starting CMU at level 3, MEM:1169.0M
[03/14 22:57:33    228s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1169.0M
[03/14 22:57:33    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:1169.0M
[03/14 22:57:34    228s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1169.0MB).
[03/14 22:57:34    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.293, MEM:1169.0M
[03/14 22:57:34    228s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1169.0M
[03/14 22:57:34    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1169.0M
[03/14 22:57:34    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1164.6M
[03/14 22:57:34    228s] All LLGs are deleted
[03/14 22:57:34    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1164.6M
[03/14 22:57:34    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1164.6M
[03/14 22:57:34    228s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.038, MEM:1164.6M
[03/14 22:57:34    228s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 22:57:34    228s] -place_design_floorplan_mode false         # bool, default=false
[03/14 22:57:34    228s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 9104, percentage of missing scan cell = 0.00% (0 / 9104)
[03/14 22:57:34    228s] no activity file in design. spp won't run.
[03/14 22:57:34    228s] ### Time Record (colorize_geometry) is installed.
[03/14 22:57:34    228s] #Start colorize_geometry on Mon Mar 14 22:57:34 2022
[03/14 22:57:34    228s] #
[03/14 22:57:34    228s] ### Time Record (Pre Callback) is installed.
[03/14 22:57:34    228s] ### Time Record (Pre Callback) is uninstalled.
[03/14 22:57:34    228s] ### Time Record (DB Import) is installed.
[03/14 22:57:34    228s] ### Time Record (DB Import) is uninstalled.
[03/14 22:57:34    228s] ### Time Record (Post Callback) is installed.
[03/14 22:57:34    228s] ### Time Record (Post Callback) is uninstalled.
[03/14 22:57:34    228s] #Cpu time = 00:00:00
[03/14 22:57:34    228s] #Elapsed time = 00:00:00
[03/14 22:57:34    228s] #Increased memory = -6.84 (MB)
[03/14 22:57:34    228s] #Total memory = 901.84 (MB)
[03/14 22:57:34    228s] #Peak memory = 912.72 (MB)
[03/14 22:57:34    228s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Mon Mar 14 22:57:34 2022
[03/14 22:57:34    228s] #
[03/14 22:57:34    228s] ### Time Record (colorize_geometry) is uninstalled.
[03/14 22:57:34    228s] ### 
[03/14 22:57:34    228s] ###   Scalability Statistics
[03/14 22:57:34    228s] ### 
[03/14 22:57:34    228s] ### ------------------------+----------------+----------------+----------------+
[03/14 22:57:34    228s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/14 22:57:34    228s] ### ------------------------+----------------+----------------+----------------+
[03/14 22:57:34    228s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/14 22:57:34    228s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/14 22:57:34    228s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/14 22:57:34    228s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/14 22:57:34    228s] ### ------------------------+----------------+----------------+----------------+
[03/14 22:57:34    228s] ### 
[03/14 22:57:34    228s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=1165.6M
[03/14 22:57:34    228s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=1165.6M
[03/14 22:57:34    228s] *** Start deleteBufferTree ***
[03/14 22:57:36    230s] *info: Marking 0 level shifter instances dont touch
[03/14 22:57:36    230s] *info: Marking 0 always on instances dont touch
[03/14 22:57:36    230s] Info: Detect buffers to remove automatically.
[03/14 22:57:36    230s] Analyzing netlist ...
[03/14 22:57:36    230s] Updating netlist
[03/14 22:57:37    231s] AAE DB initialization (MEM=1224.67 CPU=0:00:00.6 REAL=0:00:01.0) 
[03/14 22:57:37    232s] Start AAE Lib Loading. (MEM=1224.67)
[03/14 22:57:37    232s] End AAE Lib Loading. (MEM=1254.29 CPU=0:00:00.0 Real=0:00:00.0)
[03/14 22:57:37    232s] 
[03/14 22:57:38    232s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 765 instances (buffers/inverters) removed
[03/14 22:57:38    232s] *       :     11 instances of type 'INVD6' removed
[03/14 22:57:38    232s] *       :     10 instances of type 'INVD4' removed
[03/14 22:57:38    232s] *       :      6 instances of type 'INVD3' removed
[03/14 22:57:38    232s] *       :      8 instances of type 'INVD2' removed
[03/14 22:57:38    232s] *       :     15 instances of type 'INVD1' removed
[03/14 22:57:38    232s] *       :     14 instances of type 'INVD0' removed
[03/14 22:57:38    232s] *       :      1 instance  of type 'CKND8' removed
[03/14 22:57:38    232s] *       :     34 instances of type 'CKND4' removed
[03/14 22:57:38    232s] *       :      4 instances of type 'CKND3' removed
[03/14 22:57:38    232s] *       :     68 instances of type 'CKND2' removed
[03/14 22:57:38    232s] *       :      1 instance  of type 'CKBD8' removed
[03/14 22:57:38    232s] *       :    231 instances of type 'CKBD4' removed
[03/14 22:57:38    232s] *       :      1 instance  of type 'CKBD3' removed
[03/14 22:57:38    232s] *       :     15 instances of type 'CKBD2' removed
[03/14 22:57:38    232s] *       :     43 instances of type 'CKBD1' removed
[03/14 22:57:38    232s] *       :     36 instances of type 'BUFFD8' removed
[03/14 22:57:38    232s] *       :     31 instances of type 'BUFFD6' removed
[03/14 22:57:38    232s] *       :      6 instances of type 'BUFFD3' removed
[03/14 22:57:38    232s] *       :     94 instances of type 'BUFFD2' removed
[03/14 22:57:38    232s] *       :     28 instances of type 'BUFFD1' removed
[03/14 22:57:38    232s] *       :    108 instances of type 'BUFFD0' removed
[03/14 22:57:38    232s] *** Finish deleteBufferTree (0:00:03.8) ***
[03/14 22:57:38    232s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/14 22:57:38    232s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[03/14 22:57:38    232s] 
[03/14 22:57:38    232s] Power Net Detected:
[03/14 22:57:38    232s]         Voltage	    Name
[03/14 22:57:38    232s]              0V	    VSS
[03/14 22:57:38    232s]            0.9V	    VDD
[03/14 22:57:38    232s] #################################################################################
[03/14 22:57:38    232s] # Design Stage: PreRoute
[03/14 22:57:38    232s] # Design Name: core
[03/14 22:57:38    232s] # Design Mode: 65nm
[03/14 22:57:38    232s] # Analysis Mode: MMMC Non-OCV 
[03/14 22:57:38    232s] # Parasitics Mode: No SPEF/RCDB
[03/14 22:57:38    232s] # Signoff Settings: SI Off 
[03/14 22:57:38    232s] #################################################################################
[03/14 22:57:40    234s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1261.3M) ***
[03/14 22:57:41    235s]              0V	    VSS
[03/14 22:57:41    235s]            0.9V	    VDD
[03/14 22:57:41    235s] clk(1000MHz) Processing average sequential pin duty cycle 
[03/14 22:57:44    238s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 22:57:44    238s] Summary for sequential cells identification: 
[03/14 22:57:44    238s]   Identified SBFF number: 199
[03/14 22:57:44    238s]   Identified MBFF number: 0
[03/14 22:57:44    238s]   Identified SB Latch number: 0
[03/14 22:57:44    238s]   Identified MB Latch number: 0
[03/14 22:57:44    238s]   Not identified SBFF number: 0
[03/14 22:57:44    238s]   Not identified MBFF number: 0
[03/14 22:57:44    238s]   Not identified SB Latch number: 0
[03/14 22:57:44    238s]   Not identified MB Latch number: 0
[03/14 22:57:44    238s]   Number of sequential cells which are not FFs: 104
[03/14 22:57:44    238s]  Visiting view : WC_VIEW
[03/14 22:57:44    238s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 22:57:44    238s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 22:57:44    238s]  Visiting view : BC_VIEW
[03/14 22:57:44    238s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 22:57:44    238s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 22:57:44    238s]  Setting StdDelay to 14.50
[03/14 22:57:44    238s] Creating Cell Server, finished. 
[03/14 22:57:44    238s] 
[03/14 22:57:44    238s] Processing average sequential pin duty cycle 
[03/14 22:57:44    238s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1297.3M
[03/14 22:57:44    238s] Deleted 0 physical inst  (cell - / prefix -).
[03/14 22:57:44    238s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:1297.3M
[03/14 22:57:44    238s] INFO: #ExclusiveGroups=0
[03/14 22:57:44    238s] INFO: There are no Exclusive Groups.
[03/14 22:57:44    238s] Extracting standard cell pins and blockage ...... 
[03/14 22:57:44    238s] Pin and blockage extraction finished
[03/14 22:57:44    238s] Extracting macro/IO cell pins and blockage ...... 
[03/14 22:57:44    238s] Pin and blockage extraction finished
[03/14 22:57:44    238s] No user-set net weight.
[03/14 22:57:44    238s] Net fanout histogram:
[03/14 22:57:44    238s] 2		: 29864 (71.0%) nets
[03/14 22:57:44    238s] 3		: 7084 (16.8%) nets
[03/14 22:57:44    238s] 4     -	14	: 4476 (10.6%) nets
[03/14 22:57:44    238s] 15    -	39	: 530 (1.3%) nets
[03/14 22:57:44    238s] 40    -	79	: 9 (0.0%) nets
[03/14 22:57:44    238s] 80    -	159	: 91 (0.2%) nets
[03/14 22:57:44    238s] 160   -	319	: 8 (0.0%) nets
[03/14 22:57:44    238s] 320   -	639	: 0 (0.0%) nets
[03/14 22:57:44    238s] 640   -	1279	: 0 (0.0%) nets
[03/14 22:57:44    238s] 1280  -	2559	: 0 (0.0%) nets
[03/14 22:57:44    238s] 2560  -	5119	: 0 (0.0%) nets
[03/14 22:57:44    238s] 5120+		: 1 (0.0%) nets
[03/14 22:57:44    238s] no activity file in design. spp won't run.
[03/14 22:57:44    238s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/14 22:57:44    238s] Scan chains were not defined.
[03/14 22:57:44    238s] z: 2, totalTracks: 1
[03/14 22:57:44    238s] z: 4, totalTracks: 1
[03/14 22:57:44    238s] z: 6, totalTracks: 1
[03/14 22:57:44    238s] z: 8, totalTracks: 1
[03/14 22:57:44    238s] #spOpts: N=65 minPadR=1.1 
[03/14 22:57:44    238s] #std cell=37719 (0 fixed + 37719 movable) #buf cell=0 #inv cell=1682 #block=0 (0 floating + 0 preplaced)
[03/14 22:57:44    238s] #ioInst=0 #net=42063 #term=147222 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=301
[03/14 22:57:44    238s] stdCell: 37719 single + 0 double + 0 multi
[03/14 22:57:44    238s] Total standard cell length = 107.7174 (mm), area = 0.1939 (mm^2)
[03/14 22:57:44    238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1297.3M
[03/14 22:57:44    238s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1297.3M
[03/14 22:57:44    238s] Core basic site is core
[03/14 22:57:44    238s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 22:57:44    238s] SiteArray: use 4,620,288 bytes
[03/14 22:57:44    238s] SiteArray: current memory after site array memory allocation 1301.7M
[03/14 22:57:44    238s] SiteArray: FP blocked sites are writable
[03/14 22:57:44    238s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 22:57:44    238s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1301.7M
[03/14 22:57:44    238s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 22:57:44    238s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1301.7M
[03/14 22:57:44    238s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.228, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF: Starting pre-place ADS at level 1, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.002, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.003, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.004, MEM:1301.7M
[03/14 22:57:44    239s] ADSU 0.495 -> 0.497. GS 14.400
[03/14 22:57:44    239s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.090, REAL:0.093, MEM:1301.7M
[03/14 22:57:44    239s] Average module density = 0.497.
[03/14 22:57:44    239s] Density for the design = 0.497.
[03/14 22:57:44    239s]        = stdcell_area 538587 sites (193891 um^2) / alloc_area 1084252 sites (390331 um^2).
[03/14 22:57:44    239s] Pin Density = 0.1353.
[03/14 22:57:44    239s]             = total # of pins 147222 / total area 1087845.
[03/14 22:57:44    239s] OPERPROF: Starting spMPad at level 1, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:   Starting spContextMPad at level 2, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1301.7M
[03/14 22:57:44    239s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.003, MEM:1301.7M
[03/14 22:57:45    239s] Initial padding reaches pin density 0.436 for top
[03/14 22:57:45    239s] InitPadU 0.497 -> 0.572 for top
[03/14 22:57:45    239s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1301.7M
[03/14 22:57:45    239s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.014, MEM:1301.7M
[03/14 22:57:45    239s] === lastAutoLevel = 10 
[03/14 22:57:45    239s] Init WL Bound For Global Placement... 
[03/14 22:57:45    239s] OPERPROF: Starting spInitNetWt at level 1, MEM:1301.7M
[03/14 22:57:45    239s] no activity file in design. spp won't run.
[03/14 22:57:45    239s] [spp] 0
[03/14 22:57:45    239s] [adp] 0:1:1:3
[03/14 22:57:45    239s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.056, MEM:1301.7M
[03/14 22:57:45    239s] Clock gating cells determined by native netlist tracing.
[03/14 22:57:45    239s] no activity file in design. spp won't run.
[03/14 22:57:45    239s] no activity file in design. spp won't run.
[03/14 22:57:45    239s] OPERPROF: Starting npMain at level 1, MEM:1301.7M
[03/14 22:57:46    239s] OPERPROF:   Starting npPlace at level 2, MEM:1328.5M
[03/14 22:57:46    240s] Iteration  1: Total net bbox = 2.599e+05 (2.40e+05 2.00e+04)
[03/14 22:57:46    240s]               Est.  stn bbox = 3.164e+05 (2.92e+05 2.46e+04)
[03/14 22:57:46    240s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1434.5M
[03/14 22:57:46    240s] Iteration  2: Total net bbox = 2.599e+05 (2.40e+05 2.00e+04)
[03/14 22:57:46    240s]               Est.  stn bbox = 3.164e+05 (2.92e+05 2.46e+04)
[03/14 22:57:46    240s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1434.5M
[03/14 22:57:47    240s] OPERPROF:     Starting InitSKP at level 3, MEM:1472.1M
[03/14 22:58:00    253s] *** Finished SKP initialization (cpu=0:00:13.4, real=0:00:13.0)***
[03/14 22:58:00    253s] OPERPROF:     Finished InitSKP at level 3, CPU:13.420, REAL:13.386, MEM:1648.7M
[03/14 22:58:01    254s] exp_mt_sequential is set from setPlaceMode option to 1
[03/14 22:58:01    254s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/14 22:58:01    254s] place_exp_mt_interval set to default 32
[03/14 22:58:01    254s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/14 22:58:06    259s] Iteration  3: Total net bbox = 2.440e+05 (2.19e+05 2.46e+04)
[03/14 22:58:06    259s]               Est.  stn bbox = 3.062e+05 (2.71e+05 3.52e+04)
[03/14 22:58:06    259s]               cpu = 0:00:19.4 real = 0:00:20.0 mem = 1697.9M
[03/14 22:58:47    300s] Iteration  4: Total net bbox = 4.140e+05 (2.18e+05 1.96e+05)
[03/14 22:58:47    300s]               Est.  stn bbox = 5.273e+05 (2.69e+05 2.58e+05)
[03/14 22:58:47    300s]               cpu = 0:00:41.1 real = 0:00:41.0 mem = 1788.1M
[03/14 22:58:47    300s] Iteration  5: Total net bbox = 4.140e+05 (2.18e+05 1.96e+05)
[03/14 22:58:47    300s]               Est.  stn bbox = 5.273e+05 (2.69e+05 2.58e+05)
[03/14 22:58:47    300s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1788.1M
[03/14 22:58:47    300s] OPERPROF:   Finished npPlace at level 2, CPU:60.940, REAL:60.790, MEM:1788.1M
[03/14 22:58:47    300s] OPERPROF: Finished npMain at level 1, CPU:61.370, REAL:62.212, MEM:1788.1M
[03/14 22:58:47    300s] OPERPROF: Starting npMain at level 1, MEM:1788.1M
[03/14 22:58:47    301s] OPERPROF:   Starting npPlace at level 2, MEM:1788.1M
[03/14 22:59:26    339s] Iteration  6: Total net bbox = 8.235e+05 (4.70e+05 3.54e+05)
[03/14 22:59:26    339s]               Est.  stn bbox = 1.017e+06 (5.59e+05 4.58e+05)
[03/14 22:59:26    339s]               cpu = 0:00:38.5 real = 0:00:38.0 mem = 1700.2M
[03/14 22:59:26    339s] OPERPROF:   Finished npPlace at level 2, CPU:38.640, REAL:38.526, MEM:1700.2M
[03/14 22:59:26    339s] OPERPROF: Finished npMain at level 1, CPU:39.180, REAL:39.071, MEM:1700.2M
[03/14 22:59:26    339s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1700.2M
[03/14 22:59:26    339s] Starting Early Global Route rough congestion estimation: mem = 1700.2M
[03/14 22:59:26    339s] (I)       Started Loading and Dumping File ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    339s] (I)       Reading DB...
[03/14 22:59:26    339s] (I)       Read data from FE... (mem=1700.2M)
[03/14 22:59:26    339s] (I)       Read nodes and places... (mem=1700.2M)
[03/14 22:59:26    340s] (I)       Done Read nodes and places (cpu=0.060s, mem=1700.2M)
[03/14 22:59:26    340s] (I)       Read nets... (mem=1700.2M)
[03/14 22:59:26    340s] (I)       Done Read nets (cpu=0.120s, mem=1700.2M)
[03/14 22:59:26    340s] (I)       Done Read data from FE (cpu=0.180s, mem=1700.2M)
[03/14 22:59:26    340s] (I)       before initializing RouteDB syMemory usage = 1700.2 MB
[03/14 22:59:26    340s] (I)       Print mode             : 2
[03/14 22:59:26    340s] (I)       Stop if highly congested: false
[03/14 22:59:26    340s] (I)       Honor MSV route constraint: false
[03/14 22:59:26    340s] (I)       Maximum routing layer  : 127
[03/14 22:59:26    340s] (I)       Minimum routing layer  : 2
[03/14 22:59:26    340s] (I)       Supply scale factor H  : 1.00
[03/14 22:59:26    340s] (I)       Supply scale factor V  : 1.00
[03/14 22:59:26    340s] (I)       Tracks used by clock wire: 0
[03/14 22:59:26    340s] (I)       Reverse direction      : 
[03/14 22:59:26    340s] (I)       Honor partition pin guides: true
[03/14 22:59:26    340s] (I)       Route selected nets only: false
[03/14 22:59:26    340s] (I)       Route secondary PG pins: false
[03/14 22:59:26    340s] (I)       Second PG max fanout   : 2147483647
[03/14 22:59:26    340s] (I)       Assign partition pins  : false
[03/14 22:59:26    340s] (I)       Support large GCell    : true
[03/14 22:59:26    340s] (I)       Number of rows per GCell: 22
[03/14 22:59:26    340s] (I)       Max num rows per GCell : 32
[03/14 22:59:26    340s] (I)       Apply function for special wires: true
[03/14 22:59:26    340s] (I)       Layer by layer blockage reading: true
[03/14 22:59:26    340s] (I)       Offset calculation fix : true
[03/14 22:59:26    340s] (I)       Route stripe layer range: 
[03/14 22:59:26    340s] (I)       Honor partition fences : 
[03/14 22:59:26    340s] (I)       Honor partition pin    : 
[03/14 22:59:26    340s] (I)       Honor partition fences with feedthrough: 
[03/14 22:59:26    340s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 22:59:26    340s] (I)       Use row-based GCell size
[03/14 22:59:26    340s] (I)       Use row-based GCell align
[03/14 22:59:26    340s] (I)       GCell unit size   : 3600
[03/14 22:59:26    340s] (I)       GCell multiplier  : 22
[03/14 22:59:26    340s] (I)       GCell row height  : 3600
[03/14 22:59:26    340s] (I)       Actual row height : 3600
[03/14 22:59:26    340s] (I)       GCell align ref   : 20000 20000
[03/14 22:59:26    340s] [NR-eGR] Track table information for default rule: 
[03/14 22:59:26    340s] [NR-eGR] M1 has no routable track
[03/14 22:59:26    340s] [NR-eGR] M2 has single uniform track structure
[03/14 22:59:26    340s] [NR-eGR] M3 has single uniform track structure
[03/14 22:59:26    340s] [NR-eGR] M4 has single uniform track structure
[03/14 22:59:26    340s] [NR-eGR] M5 has single uniform track structure
[03/14 22:59:26    340s] [NR-eGR] M6 has single uniform track structure
[03/14 22:59:26    340s] [NR-eGR] M7 has single uniform track structure
[03/14 22:59:26    340s] [NR-eGR] M8 has single uniform track structure
[03/14 22:59:26    340s] (I)       ===========================================================================
[03/14 22:59:26    340s] (I)       == Report All Rule Vias ==
[03/14 22:59:26    340s] (I)       ===========================================================================
[03/14 22:59:26    340s] (I)        Via Rule : (Default)
[03/14 22:59:26    340s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 22:59:26    340s] (I)       ---------------------------------------------------------------------------
[03/14 22:59:26    340s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 22:59:26    340s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 22:59:26    340s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 22:59:26    340s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 22:59:26    340s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 22:59:26    340s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 22:59:26    340s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 22:59:26    340s] (I)        8    0 : ---                         0 : ---                      
[03/14 22:59:26    340s] (I)       ===========================================================================
[03/14 22:59:26    340s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] [NR-eGR] Read 232 PG shapes
[03/14 22:59:26    340s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] [NR-eGR] #Routing Blockages  : 0
[03/14 22:59:26    340s] [NR-eGR] #Instance Blockages : 0
[03/14 22:59:26    340s] [NR-eGR] #PG Blockages       : 232
[03/14 22:59:26    340s] [NR-eGR] #Bump Blockages     : 0
[03/14 22:59:26    340s] [NR-eGR] #Boundary Blockages : 0
[03/14 22:59:26    340s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 22:59:26    340s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 22:59:26    340s] (I)       readDataFromPlaceDB
[03/14 22:59:26    340s] (I)       Read net information..
[03/14 22:59:26    340s] [NR-eGR] Read numTotalNets=42063  numIgnoredNets=0
[03/14 22:59:26    340s] (I)       Read testcase time = 0.010 seconds
[03/14 22:59:26    340s] 
[03/14 22:59:26    340s] (I)       early_global_route_priority property id does not exist.
[03/14 22:59:26    340s] (I)       Start initializing grid graph
[03/14 22:59:26    340s] (I)       End initializing grid graph
[03/14 22:59:26    340s] (I)       Model blockages into capacity
[03/14 22:59:26    340s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 22:59:26    340s] (I)       Started Modeling ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Modeling Layer 1 ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Modeling Layer 2 ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 22:59:26    340s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Modeling Layer 3 ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 22:59:26    340s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Modeling Layer 4 ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 22:59:26    340s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Modeling Layer 5 ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 22:59:26    340s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Modeling Layer 6 ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 22:59:26    340s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Modeling Layer 7 ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 22:59:26    340s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Modeling Layer 8 ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 22:59:26    340s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       -- layer congestion ratio --
[03/14 22:59:26    340s] (I)       Layer 1 : 0.100000
[03/14 22:59:26    340s] (I)       Layer 2 : 0.700000
[03/14 22:59:26    340s] (I)       Layer 3 : 0.700000
[03/14 22:59:26    340s] (I)       Layer 4 : 0.700000
[03/14 22:59:26    340s] (I)       Layer 5 : 0.700000
[03/14 22:59:26    340s] (I)       Layer 6 : 0.700000
[03/14 22:59:26    340s] (I)       Layer 7 : 0.700000
[03/14 22:59:26    340s] (I)       Layer 8 : 0.700000
[03/14 22:59:26    340s] (I)       ----------------------------
[03/14 22:59:26    340s] (I)       Number of ignored nets = 0
[03/14 22:59:26    340s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 22:59:26    340s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 22:59:26    340s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 22:59:26    340s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 22:59:26    340s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 22:59:26    340s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 22:59:26    340s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 22:59:26    340s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 22:59:26    340s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 22:59:26    340s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 22:59:26    340s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1700.2 MB
[03/14 22:59:26    340s] (I)       Ndr track 0 does not exist
[03/14 22:59:26    340s] (I)       Layer1  viaCost=300.00
[03/14 22:59:26    340s] (I)       Layer2  viaCost=100.00
[03/14 22:59:26    340s] (I)       Layer3  viaCost=100.00
[03/14 22:59:26    340s] (I)       Layer4  viaCost=100.00
[03/14 22:59:26    340s] (I)       Layer5  viaCost=100.00
[03/14 22:59:26    340s] (I)       Layer6  viaCost=200.00
[03/14 22:59:26    340s] (I)       Layer7  viaCost=100.00
[03/14 22:59:26    340s] (I)       ---------------------Grid Graph Info--------------------
[03/14 22:59:26    340s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 22:59:26    340s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 22:59:26    340s] (I)       Site width          :   400  (dbu)
[03/14 22:59:26    340s] (I)       Row height          :  3600  (dbu)
[03/14 22:59:26    340s] (I)       GCell row height    :  3600  (dbu)
[03/14 22:59:26    340s] (I)       GCell width         : 79200  (dbu)
[03/14 22:59:26    340s] (I)       GCell height        : 79200  (dbu)
[03/14 22:59:26    340s] (I)       Grid                :    17    17     8
[03/14 22:59:26    340s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 22:59:26    340s] (I)       Vertical capacity   :     0 79200     0 79200     0 79200     0 79200
[03/14 22:59:26    340s] (I)       Horizontal capacity :     0     0 79200     0 79200     0 79200     0
[03/14 22:59:26    340s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 22:59:26    340s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 22:59:26    340s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 22:59:26    340s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 22:59:26    340s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 22:59:26    340s] (I)       Num tracks per GCell: 220.00 198.00 198.00 198.00 198.00 198.00 49.50 49.50
[03/14 22:59:26    340s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 22:59:26    340s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 22:59:26    340s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 22:59:26    340s] (I)       --------------------------------------------------------
[03/14 22:59:26    340s] 
[03/14 22:59:26    340s] [NR-eGR] ============ Routing rule table ============
[03/14 22:59:26    340s] [NR-eGR] Rule id: 0  Nets: 42063 
[03/14 22:59:26    340s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 22:59:26    340s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 22:59:26    340s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 22:59:26    340s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 22:59:26    340s] [NR-eGR] ========================================
[03/14 22:59:26    340s] [NR-eGR] 
[03/14 22:59:26    340s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 22:59:26    340s] (I)       blocked tracks on layer2 : = 2048 / 54995 (3.72%)
[03/14 22:59:26    340s] (I)       blocked tracks on layer3 : = 840 / 54774 (1.53%)
[03/14 22:59:26    340s] (I)       blocked tracks on layer4 : = 5304 / 54995 (9.64%)
[03/14 22:59:26    340s] (I)       blocked tracks on layer5 : = 0 / 54774 (0.00%)
[03/14 22:59:26    340s] (I)       blocked tracks on layer6 : = 0 / 54995 (0.00%)
[03/14 22:59:26    340s] (I)       blocked tracks on layer7 : = 0 / 13702 (0.00%)
[03/14 22:59:26    340s] (I)       blocked tracks on layer8 : = 0 / 13736 (0.00%)
[03/14 22:59:26    340s] (I)       After initializing earlyGlobalRoute syMemory usage = 1700.2 MB
[03/14 22:59:26    340s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       ============= Initialization =============
[03/14 22:59:26    340s] (I)       numLocalWires=171590  numGlobalNetBranches=46485  numLocalNetBranches=39476
[03/14 22:59:26    340s] (I)       totalPins=147222  totalGlobalPin=31426 (21.35%)
[03/14 22:59:26    340s] (I)       Started Build MST ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Generate topology with single threads
[03/14 22:59:26    340s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       total 2D Cap : 295322 = (123146 H, 172176 V)
[03/14 22:59:26    340s] (I)       ============  Phase 1a Route ============
[03/14 22:59:26    340s] (I)       Started Phase 1a ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 22:59:26    340s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.24 MB )
[03/14 22:59:26    340s] (I)       Usage: 23357 = (12295 H, 11062 V) = (9.98% H, 6.42% V) = (4.869e+05um H, 4.381e+05um V)
[03/14 22:59:26    340s] (I)       
[03/14 22:59:26    340s] (I)       ============  Phase 1b Route ============
[03/14 22:59:26    340s] (I)       Usage: 23357 = (12295 H, 11062 V) = (9.98% H, 6.42% V) = (4.869e+05um H, 4.381e+05um V)
[03/14 22:59:26    340s] (I)       
[03/14 22:59:26    340s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 22:59:26    340s] 
[03/14 22:59:26    340s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 22:59:26    340s] Finished Early Global Route rough congestion estimation: mem = 1700.2M
[03/14 22:59:26    340s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.280, REAL:0.285, MEM:1700.2M
[03/14 22:59:26    340s] earlyGlobalRoute rough estimation gcell size 22 row height
[03/14 22:59:26    340s] OPERPROF: Starting CDPad at level 1, MEM:1700.2M
[03/14 22:59:26    340s] CDPadU 0.572 -> 0.572. R=0.497, N=37719, GS=39.600
[03/14 22:59:26    340s] OPERPROF: Finished CDPad at level 1, CPU:0.150, REAL:0.157, MEM:1700.2M
[03/14 22:59:26    340s] OPERPROF: Starting npMain at level 1, MEM:1700.2M
[03/14 22:59:27    340s] OPERPROF:   Starting npPlace at level 2, MEM:1700.2M
[03/14 22:59:27    341s] OPERPROF:   Finished npPlace at level 2, CPU:0.450, REAL:0.447, MEM:1692.2M
[03/14 22:59:27    341s] OPERPROF: Finished npMain at level 1, CPU:1.000, REAL:1.007, MEM:1692.2M
[03/14 22:59:27    341s] Global placement CDP skipped at cutLevel 7.
[03/14 22:59:28    341s] Iteration  7: Total net bbox = 8.069e+05 (4.51e+05 3.56e+05)
[03/14 22:59:28    341s]               Est.  stn bbox = 9.996e+05 (5.40e+05 4.60e+05)
[03/14 22:59:28    341s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1692.2M
[03/14 22:59:28    341s] Iteration  8: Total net bbox = 8.069e+05 (4.51e+05 3.56e+05)
[03/14 22:59:28    341s]               Est.  stn bbox = 9.996e+05 (5.40e+05 4.60e+05)
[03/14 22:59:28    341s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1692.2M
[03/14 22:59:28    341s] OPERPROF: Starting npMain at level 1, MEM:1692.2M
[03/14 22:59:28    342s] OPERPROF:   Starting npPlace at level 2, MEM:1692.2M
[03/14 23:00:07    381s] OPERPROF:   Finished npPlace at level 2, CPU:39.260, REAL:39.219, MEM:1683.3M
[03/14 23:00:07    381s] OPERPROF: Finished npMain at level 1, CPU:39.820, REAL:39.780, MEM:1683.3M
[03/14 23:00:07    381s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1683.3M
[03/14 23:00:07    381s] Starting Early Global Route rough congestion estimation: mem = 1683.3M
[03/14 23:00:07    381s] (I)       Started Loading and Dumping File ( Curr Mem: 1683.34 MB )
[03/14 23:00:07    381s] (I)       Reading DB...
[03/14 23:00:07    381s] (I)       Read data from FE... (mem=1683.3M)
[03/14 23:00:07    381s] (I)       Read nodes and places... (mem=1683.3M)
[03/14 23:00:07    381s] (I)       Done Read nodes and places (cpu=0.050s, mem=1683.3M)
[03/14 23:00:07    381s] (I)       Read nets... (mem=1683.3M)
[03/14 23:00:08    381s] (I)       Done Read nets (cpu=0.130s, mem=1683.3M)
[03/14 23:00:08    381s] (I)       Done Read data from FE (cpu=0.180s, mem=1683.3M)
[03/14 23:00:08    381s] (I)       before initializing RouteDB syMemory usage = 1683.3 MB
[03/14 23:00:08    381s] (I)       Print mode             : 2
[03/14 23:00:08    381s] (I)       Stop if highly congested: false
[03/14 23:00:08    381s] (I)       Honor MSV route constraint: false
[03/14 23:00:08    381s] (I)       Maximum routing layer  : 127
[03/14 23:00:08    381s] (I)       Minimum routing layer  : 2
[03/14 23:00:08    381s] (I)       Supply scale factor H  : 1.00
[03/14 23:00:08    381s] (I)       Supply scale factor V  : 1.00
[03/14 23:00:08    381s] (I)       Tracks used by clock wire: 0
[03/14 23:00:08    381s] (I)       Reverse direction      : 
[03/14 23:00:08    381s] (I)       Honor partition pin guides: true
[03/14 23:00:08    381s] (I)       Route selected nets only: false
[03/14 23:00:08    381s] (I)       Route secondary PG pins: false
[03/14 23:00:08    381s] (I)       Second PG max fanout   : 2147483647
[03/14 23:00:08    381s] (I)       Assign partition pins  : false
[03/14 23:00:08    381s] (I)       Support large GCell    : true
[03/14 23:00:08    381s] (I)       Number of rows per GCell: 11
[03/14 23:00:08    381s] (I)       Max num rows per GCell : 32
[03/14 23:00:08    381s] (I)       Apply function for special wires: true
[03/14 23:00:08    381s] (I)       Layer by layer blockage reading: true
[03/14 23:00:08    381s] (I)       Offset calculation fix : true
[03/14 23:00:08    381s] (I)       Route stripe layer range: 
[03/14 23:00:08    381s] (I)       Honor partition fences : 
[03/14 23:00:08    381s] (I)       Honor partition pin    : 
[03/14 23:00:08    381s] (I)       Honor partition fences with feedthrough: 
[03/14 23:00:08    381s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:00:08    381s] (I)       Use row-based GCell size
[03/14 23:00:08    381s] (I)       Use row-based GCell align
[03/14 23:00:08    381s] (I)       GCell unit size   : 3600
[03/14 23:00:08    381s] (I)       GCell multiplier  : 11
[03/14 23:00:08    381s] (I)       GCell row height  : 3600
[03/14 23:00:08    381s] (I)       Actual row height : 3600
[03/14 23:00:08    381s] (I)       GCell align ref   : 20000 20000
[03/14 23:00:08    381s] [NR-eGR] Track table information for default rule: 
[03/14 23:00:08    381s] [NR-eGR] M1 has no routable track
[03/14 23:00:08    381s] [NR-eGR] M2 has single uniform track structure
[03/14 23:00:08    381s] [NR-eGR] M3 has single uniform track structure
[03/14 23:00:08    381s] [NR-eGR] M4 has single uniform track structure
[03/14 23:00:08    381s] [NR-eGR] M5 has single uniform track structure
[03/14 23:00:08    381s] [NR-eGR] M6 has single uniform track structure
[03/14 23:00:08    381s] [NR-eGR] M7 has single uniform track structure
[03/14 23:00:08    381s] [NR-eGR] M8 has single uniform track structure
[03/14 23:00:08    381s] (I)       ===========================================================================
[03/14 23:00:08    381s] (I)       == Report All Rule Vias ==
[03/14 23:00:08    381s] (I)       ===========================================================================
[03/14 23:00:08    381s] (I)        Via Rule : (Default)
[03/14 23:00:08    381s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:00:08    381s] (I)       ---------------------------------------------------------------------------
[03/14 23:00:08    381s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:00:08    381s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:00:08    381s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:00:08    381s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:00:08    381s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:00:08    381s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:00:08    381s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:00:08    381s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:00:08    381s] (I)       ===========================================================================
[03/14 23:00:08    381s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] [NR-eGR] Read 232 PG shapes
[03/14 23:00:08    381s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:00:08    381s] [NR-eGR] #Instance Blockages : 0
[03/14 23:00:08    381s] [NR-eGR] #PG Blockages       : 232
[03/14 23:00:08    381s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:00:08    381s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:00:08    381s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:00:08    381s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:00:08    381s] (I)       readDataFromPlaceDB
[03/14 23:00:08    381s] (I)       Read net information..
[03/14 23:00:08    381s] [NR-eGR] Read numTotalNets=42063  numIgnoredNets=0
[03/14 23:00:08    381s] (I)       Read testcase time = 0.010 seconds
[03/14 23:00:08    381s] 
[03/14 23:00:08    381s] (I)       early_global_route_priority property id does not exist.
[03/14 23:00:08    381s] (I)       Start initializing grid graph
[03/14 23:00:08    381s] (I)       End initializing grid graph
[03/14 23:00:08    381s] (I)       Model blockages into capacity
[03/14 23:00:08    381s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:00:08    381s] (I)       Started Modeling ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Modeling Layer 1 ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Modeling Layer 2 ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:00:08    381s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Modeling Layer 3 ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:00:08    381s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Modeling Layer 4 ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:00:08    381s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Modeling Layer 5 ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:00:08    381s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Modeling Layer 6 ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:00:08    381s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Modeling Layer 7 ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:00:08    381s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Modeling Layer 8 ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:00:08    381s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       -- layer congestion ratio --
[03/14 23:00:08    381s] (I)       Layer 1 : 0.100000
[03/14 23:00:08    381s] (I)       Layer 2 : 0.700000
[03/14 23:00:08    381s] (I)       Layer 3 : 0.700000
[03/14 23:00:08    381s] (I)       Layer 4 : 0.700000
[03/14 23:00:08    381s] (I)       Layer 5 : 0.700000
[03/14 23:00:08    381s] (I)       Layer 6 : 0.700000
[03/14 23:00:08    381s] (I)       Layer 7 : 0.700000
[03/14 23:00:08    381s] (I)       Layer 8 : 0.700000
[03/14 23:00:08    381s] (I)       ----------------------------
[03/14 23:00:08    381s] (I)       Number of ignored nets = 0
[03/14 23:00:08    381s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:00:08    381s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:00:08    381s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:00:08    381s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:00:08    381s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:00:08    381s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:00:08    381s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:00:08    381s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:00:08    381s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:00:08    381s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:00:08    381s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1683.3 MB
[03/14 23:00:08    381s] (I)       Ndr track 0 does not exist
[03/14 23:00:08    381s] (I)       Layer1  viaCost=300.00
[03/14 23:00:08    381s] (I)       Layer2  viaCost=100.00
[03/14 23:00:08    381s] (I)       Layer3  viaCost=100.00
[03/14 23:00:08    381s] (I)       Layer4  viaCost=100.00
[03/14 23:00:08    381s] (I)       Layer5  viaCost=100.00
[03/14 23:00:08    381s] (I)       Layer6  viaCost=200.00
[03/14 23:00:08    381s] (I)       Layer7  viaCost=100.00
[03/14 23:00:08    381s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:00:08    381s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:00:08    381s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:00:08    381s] (I)       Site width          :   400  (dbu)
[03/14 23:00:08    381s] (I)       Row height          :  3600  (dbu)
[03/14 23:00:08    381s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:00:08    381s] (I)       GCell width         : 39600  (dbu)
[03/14 23:00:08    381s] (I)       GCell height        : 39600  (dbu)
[03/14 23:00:08    381s] (I)       Grid                :    33    33     8
[03/14 23:00:08    381s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:00:08    381s] (I)       Vertical capacity   :     0 39600     0 39600     0 39600     0 39600
[03/14 23:00:08    381s] (I)       Horizontal capacity :     0     0 39600     0 39600     0 39600     0
[03/14 23:00:08    381s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:00:08    381s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:00:08    381s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:00:08    381s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:00:08    381s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:00:08    381s] (I)       Num tracks per GCell: 110.00 99.00 99.00 99.00 99.00 99.00 24.75 24.75
[03/14 23:00:08    381s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:00:08    381s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:00:08    381s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:00:08    381s] (I)       --------------------------------------------------------
[03/14 23:00:08    381s] 
[03/14 23:00:08    381s] [NR-eGR] ============ Routing rule table ============
[03/14 23:00:08    381s] [NR-eGR] Rule id: 0  Nets: 42063 
[03/14 23:00:08    381s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:00:08    381s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:00:08    381s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:00:08    381s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:00:08    381s] [NR-eGR] ========================================
[03/14 23:00:08    381s] [NR-eGR] 
[03/14 23:00:08    381s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:00:08    381s] (I)       blocked tracks on layer2 : = 3392 / 106755 (3.18%)
[03/14 23:00:08    381s] (I)       blocked tracks on layer3 : = 840 / 106326 (0.79%)
[03/14 23:00:08    381s] (I)       blocked tracks on layer4 : = 10296 / 106755 (9.64%)
[03/14 23:00:08    381s] (I)       blocked tracks on layer5 : = 0 / 106326 (0.00%)
[03/14 23:00:08    381s] (I)       blocked tracks on layer6 : = 0 / 106755 (0.00%)
[03/14 23:00:08    381s] (I)       blocked tracks on layer7 : = 0 / 26598 (0.00%)
[03/14 23:00:08    381s] (I)       blocked tracks on layer8 : = 0 / 26664 (0.00%)
[03/14 23:00:08    381s] (I)       After initializing earlyGlobalRoute syMemory usage = 1683.3 MB
[03/14 23:00:08    381s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       ============= Initialization =============
[03/14 23:00:08    381s] (I)       numLocalWires=147549  numGlobalNetBranches=43119  numLocalNetBranches=30824
[03/14 23:00:08    381s] (I)       totalPins=147222  totalGlobalPin=48727 (33.10%)
[03/14 23:00:08    381s] (I)       Started Build MST ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Generate topology with single threads
[03/14 23:00:08    381s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       total 2D Cap : 572907 = (239050 H, 333857 V)
[03/14 23:00:08    381s] (I)       ============  Phase 1a Route ============
[03/14 23:00:08    381s] (I)       Started Phase 1a ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 23:00:08    381s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1683.34 MB )
[03/14 23:00:08    381s] (I)       Usage: 47313 = (25494 H, 21819 V) = (10.66% H, 6.54% V) = (5.048e+05um H, 4.320e+05um V)
[03/14 23:00:08    381s] (I)       
[03/14 23:00:08    381s] (I)       ============  Phase 1b Route ============
[03/14 23:00:08    381s] (I)       Usage: 47313 = (25494 H, 21819 V) = (10.66% H, 6.54% V) = (5.048e+05um H, 4.320e+05um V)
[03/14 23:00:08    381s] (I)       
[03/14 23:00:08    381s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 23:00:08    381s] 
[03/14 23:00:08    381s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:00:08    381s] Finished Early Global Route rough congestion estimation: mem = 1683.3M
[03/14 23:00:08    381s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.290, REAL:0.298, MEM:1683.3M
[03/14 23:00:08    381s] earlyGlobalRoute rough estimation gcell size 11 row height
[03/14 23:00:08    381s] OPERPROF: Starting CDPad at level 1, MEM:1683.3M
[03/14 23:00:08    381s] CDPadU 0.572 -> 0.572. R=0.497, N=37719, GS=19.800
[03/14 23:00:08    381s] OPERPROF: Finished CDPad at level 1, CPU:0.170, REAL:0.176, MEM:1683.3M
[03/14 23:00:08    381s] OPERPROF: Starting npMain at level 1, MEM:1683.3M
[03/14 23:00:08    382s] OPERPROF:   Starting npPlace at level 2, MEM:1683.3M
[03/14 23:00:09    382s] OPERPROF:   Finished npPlace at level 2, CPU:0.460, REAL:0.464, MEM:1679.3M
[03/14 23:00:09    382s] OPERPROF: Finished npMain at level 1, CPU:1.050, REAL:1.050, MEM:1679.3M
[03/14 23:00:09    382s] Global placement CDP skipped at cutLevel 9.
[03/14 23:00:09    382s] Iteration  9: Total net bbox = 8.285e+05 (4.57e+05 3.72e+05)
[03/14 23:00:09    382s]               Est.  stn bbox = 1.023e+06 (5.46e+05 4.77e+05)
[03/14 23:00:09    382s]               cpu = 0:00:41.4 real = 0:00:41.0 mem = 1679.3M
[03/14 23:00:09    383s] Iteration 10: Total net bbox = 8.285e+05 (4.57e+05 3.72e+05)
[03/14 23:00:09    383s]               Est.  stn bbox = 1.023e+06 (5.46e+05 4.77e+05)
[03/14 23:00:09    383s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1679.3M
[03/14 23:00:09    383s] OPERPROF: Starting npMain at level 1, MEM:1679.3M
[03/14 23:00:10    383s] OPERPROF:   Starting npPlace at level 2, MEM:1679.3M
[03/14 23:00:43    417s] OPERPROF:   Finished npPlace at level 2, CPU:33.840, REAL:33.779, MEM:1685.8M
[03/14 23:00:43    417s] OPERPROF: Finished npMain at level 1, CPU:34.420, REAL:34.362, MEM:1685.8M
[03/14 23:00:43    417s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1685.8M
[03/14 23:00:43    417s] Starting Early Global Route rough congestion estimation: mem = 1685.8M
[03/14 23:00:43    417s] (I)       Started Loading and Dumping File ( Curr Mem: 1685.81 MB )
[03/14 23:00:43    417s] (I)       Reading DB...
[03/14 23:00:43    417s] (I)       Read data from FE... (mem=1685.8M)
[03/14 23:00:43    417s] (I)       Read nodes and places... (mem=1685.8M)
[03/14 23:00:44    417s] (I)       Done Read nodes and places (cpu=0.050s, mem=1685.8M)
[03/14 23:00:44    417s] (I)       Read nets... (mem=1685.8M)
[03/14 23:00:44    417s] (I)       Done Read nets (cpu=0.130s, mem=1685.8M)
[03/14 23:00:44    417s] (I)       Done Read data from FE (cpu=0.180s, mem=1685.8M)
[03/14 23:00:44    417s] (I)       before initializing RouteDB syMemory usage = 1685.8 MB
[03/14 23:00:44    417s] (I)       Print mode             : 2
[03/14 23:00:44    417s] (I)       Stop if highly congested: false
[03/14 23:00:44    417s] (I)       Honor MSV route constraint: false
[03/14 23:00:44    417s] (I)       Maximum routing layer  : 127
[03/14 23:00:44    417s] (I)       Minimum routing layer  : 2
[03/14 23:00:44    417s] (I)       Supply scale factor H  : 1.00
[03/14 23:00:44    417s] (I)       Supply scale factor V  : 1.00
[03/14 23:00:44    417s] (I)       Tracks used by clock wire: 0
[03/14 23:00:44    417s] (I)       Reverse direction      : 
[03/14 23:00:44    417s] (I)       Honor partition pin guides: true
[03/14 23:00:44    417s] (I)       Route selected nets only: false
[03/14 23:00:44    417s] (I)       Route secondary PG pins: false
[03/14 23:00:44    417s] (I)       Second PG max fanout   : 2147483647
[03/14 23:00:44    417s] (I)       Assign partition pins  : false
[03/14 23:00:44    417s] (I)       Support large GCell    : true
[03/14 23:00:44    417s] (I)       Number of rows per GCell: 6
[03/14 23:00:44    417s] (I)       Max num rows per GCell : 32
[03/14 23:00:44    417s] (I)       Apply function for special wires: true
[03/14 23:00:44    417s] (I)       Layer by layer blockage reading: true
[03/14 23:00:44    417s] (I)       Offset calculation fix : true
[03/14 23:00:44    417s] (I)       Route stripe layer range: 
[03/14 23:00:44    417s] (I)       Honor partition fences : 
[03/14 23:00:44    417s] (I)       Honor partition pin    : 
[03/14 23:00:44    417s] (I)       Honor partition fences with feedthrough: 
[03/14 23:00:44    417s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:00:44    417s] (I)       Use row-based GCell size
[03/14 23:00:44    417s] (I)       Use row-based GCell align
[03/14 23:00:44    417s] (I)       GCell unit size   : 3600
[03/14 23:00:44    417s] (I)       GCell multiplier  : 6
[03/14 23:00:44    417s] (I)       GCell row height  : 3600
[03/14 23:00:44    417s] (I)       Actual row height : 3600
[03/14 23:00:44    417s] (I)       GCell align ref   : 20000 20000
[03/14 23:00:44    417s] [NR-eGR] Track table information for default rule: 
[03/14 23:00:44    417s] [NR-eGR] M1 has no routable track
[03/14 23:00:44    417s] [NR-eGR] M2 has single uniform track structure
[03/14 23:00:44    417s] [NR-eGR] M3 has single uniform track structure
[03/14 23:00:44    417s] [NR-eGR] M4 has single uniform track structure
[03/14 23:00:44    417s] [NR-eGR] M5 has single uniform track structure
[03/14 23:00:44    417s] [NR-eGR] M6 has single uniform track structure
[03/14 23:00:44    417s] [NR-eGR] M7 has single uniform track structure
[03/14 23:00:44    417s] [NR-eGR] M8 has single uniform track structure
[03/14 23:00:44    417s] (I)       ===========================================================================
[03/14 23:00:44    417s] (I)       == Report All Rule Vias ==
[03/14 23:00:44    417s] (I)       ===========================================================================
[03/14 23:00:44    417s] (I)        Via Rule : (Default)
[03/14 23:00:44    417s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:00:44    417s] (I)       ---------------------------------------------------------------------------
[03/14 23:00:44    417s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:00:44    417s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:00:44    417s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:00:44    417s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:00:44    417s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:00:44    417s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:00:44    417s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:00:44    417s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:00:44    417s] (I)       ===========================================================================
[03/14 23:00:44    417s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] [NR-eGR] Read 232 PG shapes
[03/14 23:00:44    417s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:00:44    417s] [NR-eGR] #Instance Blockages : 0
[03/14 23:00:44    417s] [NR-eGR] #PG Blockages       : 232
[03/14 23:00:44    417s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:00:44    417s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:00:44    417s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:00:44    417s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:00:44    417s] (I)       readDataFromPlaceDB
[03/14 23:00:44    417s] (I)       Read net information..
[03/14 23:00:44    417s] [NR-eGR] Read numTotalNets=42063  numIgnoredNets=0
[03/14 23:00:44    417s] (I)       Read testcase time = 0.020 seconds
[03/14 23:00:44    417s] 
[03/14 23:00:44    417s] (I)       early_global_route_priority property id does not exist.
[03/14 23:00:44    417s] (I)       Start initializing grid graph
[03/14 23:00:44    417s] (I)       End initializing grid graph
[03/14 23:00:44    417s] (I)       Model blockages into capacity
[03/14 23:00:44    417s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:00:44    417s] (I)       Started Modeling ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Modeling Layer 1 ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Modeling Layer 2 ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:00:44    417s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Modeling Layer 3 ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:00:44    417s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Modeling Layer 4 ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:00:44    417s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Modeling Layer 5 ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:00:44    417s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Modeling Layer 6 ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:00:44    417s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Modeling Layer 7 ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:00:44    417s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Modeling Layer 8 ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:00:44    417s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       -- layer congestion ratio --
[03/14 23:00:44    417s] (I)       Layer 1 : 0.100000
[03/14 23:00:44    417s] (I)       Layer 2 : 0.700000
[03/14 23:00:44    417s] (I)       Layer 3 : 0.700000
[03/14 23:00:44    417s] (I)       Layer 4 : 0.700000
[03/14 23:00:44    417s] (I)       Layer 5 : 0.700000
[03/14 23:00:44    417s] (I)       Layer 6 : 0.700000
[03/14 23:00:44    417s] (I)       Layer 7 : 0.700000
[03/14 23:00:44    417s] (I)       Layer 8 : 0.700000
[03/14 23:00:44    417s] (I)       ----------------------------
[03/14 23:00:44    417s] (I)       Number of ignored nets = 0
[03/14 23:00:44    417s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:00:44    417s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:00:44    417s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:00:44    417s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:00:44    417s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:00:44    417s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:00:44    417s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:00:44    417s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:00:44    417s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:00:44    417s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:00:44    417s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1685.8 MB
[03/14 23:00:44    417s] (I)       Ndr track 0 does not exist
[03/14 23:00:44    417s] (I)       Layer1  viaCost=300.00
[03/14 23:00:44    417s] (I)       Layer2  viaCost=100.00
[03/14 23:00:44    417s] (I)       Layer3  viaCost=100.00
[03/14 23:00:44    417s] (I)       Layer4  viaCost=100.00
[03/14 23:00:44    417s] (I)       Layer5  viaCost=100.00
[03/14 23:00:44    417s] (I)       Layer6  viaCost=200.00
[03/14 23:00:44    417s] (I)       Layer7  viaCost=100.00
[03/14 23:00:44    417s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:00:44    417s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:00:44    417s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:00:44    417s] (I)       Site width          :   400  (dbu)
[03/14 23:00:44    417s] (I)       Row height          :  3600  (dbu)
[03/14 23:00:44    417s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:00:44    417s] (I)       GCell width         : 21600  (dbu)
[03/14 23:00:44    417s] (I)       GCell height        : 21600  (dbu)
[03/14 23:00:44    417s] (I)       Grid                :    60    60     8
[03/14 23:00:44    417s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:00:44    417s] (I)       Vertical capacity   :     0 21600     0 21600     0 21600     0 21600
[03/14 23:00:44    417s] (I)       Horizontal capacity :     0     0 21600     0 21600     0 21600     0
[03/14 23:00:44    417s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:00:44    417s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:00:44    417s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:00:44    417s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:00:44    417s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:00:44    417s] (I)       Num tracks per GCell: 60.00 54.00 54.00 54.00 54.00 54.00 13.50 13.50
[03/14 23:00:44    417s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:00:44    417s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:00:44    417s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:00:44    417s] (I)       --------------------------------------------------------
[03/14 23:00:44    417s] 
[03/14 23:00:44    417s] [NR-eGR] ============ Routing rule table ============
[03/14 23:00:44    417s] [NR-eGR] Rule id: 0  Nets: 42063 
[03/14 23:00:44    417s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:00:44    417s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:00:44    417s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:00:44    417s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:00:44    417s] [NR-eGR] ========================================
[03/14 23:00:44    417s] [NR-eGR] 
[03/14 23:00:44    417s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:00:44    417s] (I)       blocked tracks on layer2 : = 5815 / 194100 (3.00%)
[03/14 23:00:44    417s] (I)       blocked tracks on layer3 : = 1080 / 193320 (0.56%)
[03/14 23:00:44    417s] (I)       blocked tracks on layer4 : = 18720 / 194100 (9.64%)
[03/14 23:00:44    417s] (I)       blocked tracks on layer5 : = 0 / 193320 (0.00%)
[03/14 23:00:44    417s] (I)       blocked tracks on layer6 : = 0 / 194100 (0.00%)
[03/14 23:00:44    417s] (I)       blocked tracks on layer7 : = 0 / 48360 (0.00%)
[03/14 23:00:44    417s] (I)       blocked tracks on layer8 : = 0 / 48480 (0.00%)
[03/14 23:00:44    417s] (I)       After initializing earlyGlobalRoute syMemory usage = 1685.8 MB
[03/14 23:00:44    417s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       ============= Initialization =============
[03/14 23:00:44    417s] (I)       numLocalWires=121387  numGlobalNetBranches=36988  numLocalNetBranches=23861
[03/14 23:00:44    417s] (I)       totalPins=147222  totalGlobalPin=66691 (45.30%)
[03/14 23:00:44    417s] (I)       Started Build MST ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Generate topology with single threads
[03/14 23:00:44    417s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       total 2D Cap : 1041504 = (434635 H, 606869 V)
[03/14 23:00:44    417s] (I)       ============  Phase 1a Route ============
[03/14 23:00:44    417s] (I)       Started Phase 1a ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 23:00:44    417s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1685.81 MB )
[03/14 23:00:44    417s] (I)       Usage: 87536 = (47209 H, 40327 V) = (10.86% H, 6.65% V) = (5.099e+05um H, 4.355e+05um V)
[03/14 23:00:44    417s] (I)       
[03/14 23:00:44    417s] (I)       ============  Phase 1b Route ============
[03/14 23:00:44    417s] (I)       Usage: 87536 = (47209 H, 40327 V) = (10.86% H, 6.65% V) = (5.099e+05um H, 4.355e+05um V)
[03/14 23:00:44    417s] (I)       
[03/14 23:00:44    417s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 23:00:44    417s] 
[03/14 23:00:44    417s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:00:44    417s] Finished Early Global Route rough congestion estimation: mem = 1685.8M
[03/14 23:00:44    417s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.330, REAL:0.326, MEM:1685.8M
[03/14 23:00:44    417s] earlyGlobalRoute rough estimation gcell size 6 row height
[03/14 23:00:44    417s] OPERPROF: Starting CDPad at level 1, MEM:1685.8M
[03/14 23:00:44    418s] CDPadU 0.572 -> 0.574. R=0.497, N=37719, GS=10.800
[03/14 23:00:44    418s] OPERPROF: Finished CDPad at level 1, CPU:0.190, REAL:0.186, MEM:1685.8M
[03/14 23:00:44    418s] OPERPROF: Starting npMain at level 1, MEM:1685.8M
[03/14 23:00:45    418s] OPERPROF:   Starting npPlace at level 2, MEM:1685.8M
[03/14 23:00:45    419s] OPERPROF:   Finished npPlace at level 2, CPU:0.440, REAL:0.446, MEM:1679.8M
[03/14 23:00:45    419s] OPERPROF: Finished npMain at level 1, CPU:1.050, REAL:1.046, MEM:1679.8M
[03/14 23:00:45    419s] Global placement CDP skipped at cutLevel 11.
[03/14 23:00:45    419s] Iteration 11: Total net bbox = 8.267e+05 (4.57e+05 3.69e+05)
[03/14 23:00:45    419s]               Est.  stn bbox = 1.020e+06 (5.44e+05 4.75e+05)
[03/14 23:00:45    419s]               cpu = 0:00:36.1 real = 0:00:36.0 mem = 1679.8M
[03/14 23:00:45    419s] Iteration 12: Total net bbox = 8.267e+05 (4.57e+05 3.69e+05)
[03/14 23:00:45    419s]               Est.  stn bbox = 1.020e+06 (5.44e+05 4.75e+05)
[03/14 23:00:45    419s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1679.8M
[03/14 23:00:45    419s] OPERPROF: Starting npMain at level 1, MEM:1679.8M
[03/14 23:00:46    419s] OPERPROF:   Starting npPlace at level 2, MEM:1679.8M
[03/14 23:03:13    567s] OPERPROF:   Finished npPlace at level 2, CPU:147.940, REAL:147.671, MEM:1705.7M
[03/14 23:03:13    567s] OPERPROF: Finished npMain at level 1, CPU:148.530, REAL:148.257, MEM:1705.7M
[03/14 23:03:14    567s] Iteration 13: Total net bbox = 8.172e+05 (4.37e+05 3.80e+05)
[03/14 23:03:14    567s]               Est.  stn bbox = 1.006e+06 (5.22e+05 4.83e+05)
[03/14 23:03:14    567s]               cpu = 0:02:29 real = 0:02:29 mem = 1705.7M
[03/14 23:03:14    567s] Iteration 14: Total net bbox = 8.172e+05 (4.37e+05 3.80e+05)
[03/14 23:03:14    567s]               Est.  stn bbox = 1.006e+06 (5.22e+05 4.83e+05)
[03/14 23:03:14    567s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1705.7M
[03/14 23:03:14    567s] [adp] clock
[03/14 23:03:14    567s] [adp] weight, nr nets, wire length
[03/14 23:03:14    567s] [adp]      0        1  1188.406000
[03/14 23:03:14    567s] [adp] data
[03/14 23:03:14    567s] [adp] weight, nr nets, wire length
[03/14 23:03:14    567s] [adp]      0    42062  815979.495500
[03/14 23:03:14    567s] [adp] 0.000000|0.000000|0.000000
[03/14 23:03:14    568s] Iteration 15: Total net bbox = 8.172e+05 (4.37e+05 3.80e+05)
[03/14 23:03:14    568s]               Est.  stn bbox = 1.006e+06 (5.22e+05 4.83e+05)
[03/14 23:03:14    568s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1705.7M
[03/14 23:03:14    568s] Clear WL Bound Manager after Global Placement... 
[03/14 23:03:14    568s] Finished Global Placement (cpu=0:05:29, real=0:05:29, mem=1705.7M)
[03/14 23:03:14    568s] 0 delay mode for cte disabled.
[03/14 23:03:14    568s] SKP cleared!
[03/14 23:03:14    568s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[03/14 23:03:14    568s] net ignore based on current view = 0
[03/14 23:03:14    568s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1452.7M
[03/14 23:03:14    568s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1448.3M
[03/14 23:03:14    568s] Solver runtime cpu: 0:04:57 real: 0:04:57
[03/14 23:03:14    568s] Core Placement runtime cpu: 0:05:26 real: 0:05:25
[03/14 23:03:14    568s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1448.3M
[03/14 23:03:14    568s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1448.3M
[03/14 23:03:14    568s] z: 2, totalTracks: 1
[03/14 23:03:14    568s] z: 4, totalTracks: 1
[03/14 23:03:14    568s] z: 6, totalTracks: 1
[03/14 23:03:14    568s] z: 8, totalTracks: 1
[03/14 23:03:14    568s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:03:14    568s] All LLGs are deleted
[03/14 23:03:14    568s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1448.3M
[03/14 23:03:14    568s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1448.3M
[03/14 23:03:14    568s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1448.3M
[03/14 23:03:14    568s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1448.3M
[03/14 23:03:14    568s] Core basic site is core
[03/14 23:03:14    568s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 23:03:14    568s] SiteArray: use 4,620,288 bytes
[03/14 23:03:14    568s] SiteArray: current memory after site array memory allocation 1452.7M
[03/14 23:03:14    568s] SiteArray: FP blocked sites are writable
[03/14 23:03:14    568s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:03:14    568s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1452.7M
[03/14 23:03:14    568s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 23:03:14    568s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1452.7M
[03/14 23:03:14    568s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.090, REAL:0.095, MEM:1452.7M
[03/14 23:03:14    568s] OPERPROF:       Starting CMU at level 4, MEM:1452.7M
[03/14 23:03:14    568s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:1452.7M
[03/14 23:03:14    568s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.113, MEM:1452.7M
[03/14 23:03:14    568s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1452.7MB).
[03/14 23:03:14    568s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.170, REAL:0.176, MEM:1452.7M
[03/14 23:03:14    568s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:0.177, MEM:1452.7M
[03/14 23:03:14    568s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.1
[03/14 23:03:14    568s] OPERPROF: Starting RefinePlace at level 1, MEM:1452.7M
[03/14 23:03:14    568s] *** Starting refinePlace (0:09:28 mem=1452.7M) ***
[03/14 23:03:14    568s] Total net bbox length = 8.172e+05 (4.369e+05 3.802e+05) (ext = 4.288e+04)
[03/14 23:03:14    568s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:03:14    568s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1452.7M
[03/14 23:03:14    568s] Starting refinePlace ...
[03/14 23:03:14    568s] ** Cut row section cpu time 0:00:00.0.
[03/14 23:03:14    568s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 23:03:15    569s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1460.2MB) @(0:09:28 - 0:09:30).
[03/14 23:03:15    569s] Move report: preRPlace moves 37719 insts, mean move: 0.59 um, max move: 6.03 um
[03/14 23:03:15    569s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_): (450.89, 210.35) --> (447.20, 208.00)
[03/14 23:03:15    569s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/14 23:03:15    569s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:03:15    569s] Placement tweakage begins.
[03/14 23:03:15    569s] wire length = 1.007e+06
[03/14 23:03:20    574s] wire length = 9.798e+05
[03/14 23:03:20    574s] Placement tweakage ends.
[03/14 23:03:20    574s] Move report: tweak moves 7358 insts, mean move: 3.74 um, max move: 24.20 um
[03/14 23:03:20    574s] 	Max move on inst (qmem_instance/Q_reg_8_): (46.60, 233.20) --> (51.00, 253.00)
[03/14 23:03:20    574s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.2, real=0:00:05.0, mem=1464.9MB) @(0:09:30 - 0:09:35).
[03/14 23:03:21    574s] 
[03/14 23:03:21    574s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/14 23:03:21    575s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:03:21    575s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=1464.9MB) @(0:09:35 - 0:09:36).
[03/14 23:03:21    575s] Move report: Detail placement moves 37719 insts, mean move: 1.23 um, max move: 24.75 um
[03/14 23:03:21    575s] 	Max move on inst (qmem_instance/Q_reg_8_): (46.63, 232.62) --> (51.00, 253.00)
[03/14 23:03:21    575s] 	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 1464.9MB
[03/14 23:03:21    575s] Statistics of distance of Instance movement in refine placement:
[03/14 23:03:21    575s]   maximum (X+Y) =        24.75 um
[03/14 23:03:21    575s]   inst (qmem_instance/Q_reg_8_) with max move: (46.628, 232.619) -> (51, 253)
[03/14 23:03:21    575s]   mean    (X+Y) =         1.23 um
[03/14 23:03:21    575s] Summary Report:
[03/14 23:03:21    575s] Instances move: 37719 (out of 37719 movable)
[03/14 23:03:21    575s] Instances flipped: 0
[03/14 23:03:21    575s] Mean displacement: 1.23 um
[03/14 23:03:21    575s] Max displacement: 24.75 um (Instance: qmem_instance/Q_reg_8_) (46.628, 232.619) -> (51, 253)
[03/14 23:03:21    575s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/14 23:03:21    575s] Total instances moved : 37719
[03/14 23:03:21    575s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.280, REAL:7.271, MEM:1464.9M
[03/14 23:03:21    575s] Total net bbox length = 7.931e+05 (4.117e+05 3.814e+05) (ext = 4.295e+04)
[03/14 23:03:21    575s] Runtime: CPU: 0:00:07.4 REAL: 0:00:07.0 MEM: 1464.9MB
[03/14 23:03:21    575s] [CPU] RefinePlace/total (cpu=0:00:07.4, real=0:00:07.0, mem=1464.9MB) @(0:09:28 - 0:09:36).
[03/14 23:03:21    575s] *** Finished refinePlace (0:09:36 mem=1464.9M) ***
[03/14 23:03:21    575s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.1
[03/14 23:03:21    575s] OPERPROF: Finished RefinePlace at level 1, CPU:7.370, REAL:7.363, MEM:1464.9M
[03/14 23:03:21    575s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1464.9M
[03/14 23:03:21    575s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1464.9M
[03/14 23:03:21    575s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.013, MEM:1460.5M
[03/14 23:03:21    575s] All LLGs are deleted
[03/14 23:03:21    575s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1460.5M
[03/14 23:03:21    575s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1460.5M
[03/14 23:03:21    575s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.048, MEM:1460.5M
[03/14 23:03:21    575s] *** Finished Initial Placement (cpu=0:05:37, real=0:05:37, mem=1460.5M) ***
[03/14 23:03:21    575s] z: 2, totalTracks: 1
[03/14 23:03:21    575s] z: 4, totalTracks: 1
[03/14 23:03:21    575s] z: 6, totalTracks: 1
[03/14 23:03:21    575s] z: 8, totalTracks: 1
[03/14 23:03:21    575s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:03:21    575s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1460.5M
[03/14 23:03:21    575s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1460.5M
[03/14 23:03:21    575s] Core basic site is core
[03/14 23:03:22    575s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 23:03:22    575s] SiteArray: use 4,620,288 bytes
[03/14 23:03:22    575s] SiteArray: current memory after site array memory allocation 1464.9M
[03/14 23:03:22    575s] SiteArray: FP blocked sites are writable
[03/14 23:03:22    575s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:03:22    575s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1464.9M
[03/14 23:03:22    575s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 23:03:22    575s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1464.9M
[03/14 23:03:22    575s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.094, MEM:1464.9M
[03/14 23:03:22    575s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.106, MEM:1464.9M
[03/14 23:03:22    575s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1464.9M
[03/14 23:03:22    575s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.030, REAL:0.024, MEM:1464.9M
[03/14 23:03:22    575s] default core: bins with density > 0.750 = 35.92 % ( 440 / 1225 )
[03/14 23:03:22    575s] Density distribution unevenness ratio = 33.063%
[03/14 23:03:22    575s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1464.9M
[03/14 23:03:22    576s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1464.9M
[03/14 23:03:22    576s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1460.5M
[03/14 23:03:22    576s] All LLGs are deleted
[03/14 23:03:22    576s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1460.5M
[03/14 23:03:22    576s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1460.5M
[03/14 23:03:22    576s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.033, MEM:1460.5M
[03/14 23:03:22    576s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/14 23:03:22    576s] 
[03/14 23:03:22    576s] *** Start incrementalPlace ***
[03/14 23:03:22    576s] User Input Parameters:
[03/14 23:03:22    576s] - Congestion Driven    : On
[03/14 23:03:22    576s] - Timing Driven        : On
[03/14 23:03:22    576s] - Area-Violation Based : On
[03/14 23:03:22    576s] - Start Rollback Level : -5
[03/14 23:03:22    576s] - Legalized            : On
[03/14 23:03:22    576s] - Window Based         : Off
[03/14 23:03:22    576s] - eDen incr mode       : Off
[03/14 23:03:22    576s] - Small incr mode      : Off
[03/14 23:03:22    576s] 
[03/14 23:03:22    576s] Init WL Bound for IncrIp in placeDesign ... 
[03/14 23:03:22    576s] No Views given, use default active views for adaptive view pruning
[03/14 23:03:22    576s] SKP will enable view:
[03/14 23:03:22    576s]   WC_VIEW
[03/14 23:03:22    576s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1460.5M
[03/14 23:03:22    576s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.017, MEM:1460.5M
[03/14 23:03:22    576s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1460.5M
[03/14 23:03:22    576s] Starting Early Global Route congestion estimation: mem = 1460.5M
[03/14 23:03:22    576s] (I)       Started Loading and Dumping File ( Curr Mem: 1460.49 MB )
[03/14 23:03:22    576s] (I)       Reading DB...
[03/14 23:03:22    576s] (I)       Read data from FE... (mem=1460.5M)
[03/14 23:03:22    576s] (I)       Read nodes and places... (mem=1460.5M)
[03/14 23:03:22    576s] (I)       Done Read nodes and places (cpu=0.050s, mem=1469.0M)
[03/14 23:03:22    576s] (I)       Read nets... (mem=1469.0M)
[03/14 23:03:22    576s] (I)       Done Read nets (cpu=0.140s, mem=1482.0M)
[03/14 23:03:22    576s] (I)       Done Read data from FE (cpu=0.190s, mem=1482.0M)
[03/14 23:03:22    576s] (I)       before initializing RouteDB syMemory usage = 1482.0 MB
[03/14 23:03:22    576s] (I)       Honor MSV route constraint: false
[03/14 23:03:22    576s] (I)       Maximum routing layer  : 127
[03/14 23:03:22    576s] (I)       Minimum routing layer  : 2
[03/14 23:03:22    576s] (I)       Supply scale factor H  : 1.00
[03/14 23:03:22    576s] (I)       Supply scale factor V  : 1.00
[03/14 23:03:22    576s] (I)       Tracks used by clock wire: 0
[03/14 23:03:22    576s] (I)       Reverse direction      : 
[03/14 23:03:22    576s] (I)       Honor partition pin guides: true
[03/14 23:03:22    576s] (I)       Route selected nets only: false
[03/14 23:03:22    576s] (I)       Route secondary PG pins: false
[03/14 23:03:22    576s] (I)       Second PG max fanout   : 2147483647
[03/14 23:03:22    576s] (I)       Apply function for special wires: true
[03/14 23:03:22    576s] (I)       Layer by layer blockage reading: true
[03/14 23:03:22    576s] (I)       Offset calculation fix : true
[03/14 23:03:22    576s] (I)       Route stripe layer range: 
[03/14 23:03:22    576s] (I)       Honor partition fences : 
[03/14 23:03:22    576s] (I)       Honor partition pin    : 
[03/14 23:03:22    576s] (I)       Honor partition fences with feedthrough: 
[03/14 23:03:22    576s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:03:22    576s] (I)       Use row-based GCell size
[03/14 23:03:22    576s] (I)       Use row-based GCell align
[03/14 23:03:22    576s] (I)       GCell unit size   : 3600
[03/14 23:03:22    576s] (I)       GCell multiplier  : 1
[03/14 23:03:22    576s] (I)       GCell row height  : 3600
[03/14 23:03:22    576s] (I)       Actual row height : 3600
[03/14 23:03:22    576s] (I)       GCell align ref   : 20000 20000
[03/14 23:03:22    576s] [NR-eGR] Track table information for default rule: 
[03/14 23:03:22    576s] [NR-eGR] M1 has no routable track
[03/14 23:03:22    576s] [NR-eGR] M2 has single uniform track structure
[03/14 23:03:22    576s] [NR-eGR] M3 has single uniform track structure
[03/14 23:03:22    576s] [NR-eGR] M4 has single uniform track structure
[03/14 23:03:22    576s] [NR-eGR] M5 has single uniform track structure
[03/14 23:03:22    576s] [NR-eGR] M6 has single uniform track structure
[03/14 23:03:22    576s] [NR-eGR] M7 has single uniform track structure
[03/14 23:03:22    576s] [NR-eGR] M8 has single uniform track structure
[03/14 23:03:22    576s] (I)       ===========================================================================
[03/14 23:03:22    576s] (I)       == Report All Rule Vias ==
[03/14 23:03:22    576s] (I)       ===========================================================================
[03/14 23:03:22    576s] (I)        Via Rule : (Default)
[03/14 23:03:22    576s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:03:22    576s] (I)       ---------------------------------------------------------------------------
[03/14 23:03:22    576s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:03:22    576s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:03:22    576s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:03:22    576s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:03:22    576s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:03:22    576s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:03:22    576s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:03:22    576s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:03:22    576s] (I)       ===========================================================================
[03/14 23:03:22    576s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1481.99 MB )
[03/14 23:03:22    576s] [NR-eGR] Read 232 PG shapes
[03/14 23:03:22    576s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.99 MB )
[03/14 23:03:22    576s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:03:22    576s] [NR-eGR] #Instance Blockages : 0
[03/14 23:03:22    576s] [NR-eGR] #PG Blockages       : 232
[03/14 23:03:22    576s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:03:22    576s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:03:22    576s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:03:22    576s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:03:22    576s] (I)       readDataFromPlaceDB
[03/14 23:03:22    576s] (I)       Read net information..
[03/14 23:03:22    576s] [NR-eGR] Read numTotalNets=42063  numIgnoredNets=0
[03/14 23:03:22    576s] (I)       Read testcase time = 0.020 seconds
[03/14 23:03:22    576s] 
[03/14 23:03:22    576s] (I)       early_global_route_priority property id does not exist.
[03/14 23:03:22    576s] (I)       Start initializing grid graph
[03/14 23:03:22    576s] (I)       End initializing grid graph
[03/14 23:03:22    576s] (I)       Model blockages into capacity
[03/14 23:03:22    576s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:03:22    576s] (I)       Started Modeling ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Modeling Layer 1 ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Modeling Layer 2 ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:03:22    576s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Modeling Layer 3 ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:03:22    576s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Modeling Layer 4 ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:03:22    576s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Modeling Layer 5 ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:03:22    576s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Modeling Layer 6 ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:03:22    576s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Modeling Layer 7 ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:03:22    576s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Modeling Layer 8 ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:03:22    576s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       -- layer congestion ratio --
[03/14 23:03:22    576s] (I)       Layer 1 : 0.100000
[03/14 23:03:22    576s] (I)       Layer 2 : 0.700000
[03/14 23:03:22    576s] (I)       Layer 3 : 0.700000
[03/14 23:03:22    576s] (I)       Layer 4 : 0.700000
[03/14 23:03:22    576s] (I)       Layer 5 : 0.700000
[03/14 23:03:22    576s] (I)       Layer 6 : 0.700000
[03/14 23:03:22    576s] (I)       Layer 7 : 0.700000
[03/14 23:03:22    576s] (I)       Layer 8 : 0.700000
[03/14 23:03:22    576s] (I)       ----------------------------
[03/14 23:03:22    576s] (I)       Number of ignored nets = 0
[03/14 23:03:22    576s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:03:22    576s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:03:22    576s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:03:22    576s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:03:22    576s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:03:22    576s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:03:22    576s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:03:22    576s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:03:22    576s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:03:22    576s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:03:22    576s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1491.3 MB
[03/14 23:03:22    576s] (I)       Ndr track 0 does not exist
[03/14 23:03:22    576s] (I)       Layer1  viaCost=300.00
[03/14 23:03:22    576s] (I)       Layer2  viaCost=100.00
[03/14 23:03:22    576s] (I)       Layer3  viaCost=100.00
[03/14 23:03:22    576s] (I)       Layer4  viaCost=100.00
[03/14 23:03:22    576s] (I)       Layer5  viaCost=100.00
[03/14 23:03:22    576s] (I)       Layer6  viaCost=200.00
[03/14 23:03:22    576s] (I)       Layer7  viaCost=100.00
[03/14 23:03:22    576s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:03:22    576s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:03:22    576s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:03:22    576s] (I)       Site width          :   400  (dbu)
[03/14 23:03:22    576s] (I)       Row height          :  3600  (dbu)
[03/14 23:03:22    576s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:03:22    576s] (I)       GCell width         :  3600  (dbu)
[03/14 23:03:22    576s] (I)       GCell height        :  3600  (dbu)
[03/14 23:03:22    576s] (I)       Grid                :   359   358     8
[03/14 23:03:22    576s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:03:22    576s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:03:22    576s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:03:22    576s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:03:22    576s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:03:22    576s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:03:22    576s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:03:22    576s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:03:22    576s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:03:22    576s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:03:22    576s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:03:22    576s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:03:22    576s] (I)       --------------------------------------------------------
[03/14 23:03:22    576s] 
[03/14 23:03:22    576s] [NR-eGR] ============ Routing rule table ============
[03/14 23:03:22    576s] [NR-eGR] Rule id: 0  Nets: 42063 
[03/14 23:03:22    576s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:03:22    576s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:03:22    576s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:03:22    576s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:03:22    576s] [NR-eGR] ========================================
[03/14 23:03:22    576s] [NR-eGR] 
[03/14 23:03:22    576s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:03:22    576s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/14 23:03:22    576s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/14 23:03:22    576s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/14 23:03:22    576s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/14 23:03:22    576s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/14 23:03:22    576s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/14 23:03:22    576s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/14 23:03:22    576s] (I)       After initializing earlyGlobalRoute syMemory usage = 1491.3 MB
[03/14 23:03:22    576s] (I)       Finished Loading and Dumping File ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Started Global Routing ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       ============= Initialization =============
[03/14 23:03:22    576s] (I)       totalPins=147222  totalGlobalPin=144305 (98.02%)
[03/14 23:03:22    576s] (I)       Started Build MST ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Generate topology with single threads
[03/14 23:03:22    576s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/14 23:03:22    576s] [NR-eGR] Layer group 1: route 42063 net(s) in layer range [2, 8]
[03/14 23:03:22    576s] (I)       ============  Phase 1a Route ============
[03/14 23:03:22    576s] (I)       Started Phase 1a ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Finished Phase 1a ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Usage: 530684 = (273670 H, 257014 V) = (10.52% H, 7.10% V) = (4.926e+05um H, 4.626e+05um V)
[03/14 23:03:22    576s] (I)       
[03/14 23:03:22    576s] (I)       ============  Phase 1b Route ============
[03/14 23:03:22    576s] (I)       Usage: 530684 = (273670 H, 257014 V) = (10.52% H, 7.10% V) = (4.926e+05um H, 4.626e+05um V)
[03/14 23:03:22    576s] (I)       
[03/14 23:03:22    576s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.552312e+05um
[03/14 23:03:22    576s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 23:03:22    576s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 23:03:22    576s] (I)       ============  Phase 1c Route ============
[03/14 23:03:22    576s] (I)       Usage: 530684 = (273670 H, 257014 V) = (10.52% H, 7.10% V) = (4.926e+05um H, 4.626e+05um V)
[03/14 23:03:22    576s] (I)       
[03/14 23:03:22    576s] (I)       ============  Phase 1d Route ============
[03/14 23:03:22    576s] (I)       Usage: 530684 = (273670 H, 257014 V) = (10.52% H, 7.10% V) = (4.926e+05um H, 4.626e+05um V)
[03/14 23:03:22    576s] (I)       
[03/14 23:03:22    576s] (I)       ============  Phase 1e Route ============
[03/14 23:03:22    576s] (I)       Started Phase 1e ( Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Usage: 530684 = (273670 H, 257014 V) = (10.52% H, 7.10% V) = (4.926e+05um H, 4.626e+05um V)
[03/14 23:03:22    576s] (I)       
[03/14 23:03:22    576s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.552312e+05um
[03/14 23:03:22    576s] [NR-eGR] 
[03/14 23:03:22    576s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:22    576s] (I)       Running layer assignment with 1 threads
[03/14 23:03:23    577s] (I)       Finished Phase 1l ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:23    577s] (I)       ============  Phase 1l Route ============
[03/14 23:03:23    577s] (I)       
[03/14 23:03:23    577s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 23:03:23    577s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/14 23:03:23    577s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/14 23:03:23    577s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/14 23:03:23    577s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 23:03:23    577s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:23    577s] [NR-eGR]      M2  (2)        13( 0.01%)         3( 0.00%)         1( 0.00%)   ( 0.01%) 
[03/14 23:03:23    577s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:23    577s] [NR-eGR]      M4  (4)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:23    577s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:23    577s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:23    577s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:23    577s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:23    577s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 23:03:23    577s] [NR-eGR] Total               17( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[03/14 23:03:23    577s] [NR-eGR] 
[03/14 23:03:23    577s] (I)       Finished Global Routing ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:23    577s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/14 23:03:23    577s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:03:23    577s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:03:23    577s] Early Global Route congestion estimation runtime: 1.05 seconds, mem = 1491.3M
[03/14 23:03:23    577s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.050, REAL:1.046, MEM:1491.3M
[03/14 23:03:23    577s] OPERPROF: Starting HotSpotCal at level 1, MEM:1491.3M
[03/14 23:03:23    577s] [hotspot] +------------+---------------+---------------+
[03/14 23:03:23    577s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 23:03:23    577s] [hotspot] +------------+---------------+---------------+
[03/14 23:03:23    577s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 23:03:23    577s] [hotspot] +------------+---------------+---------------+
[03/14 23:03:23    577s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:03:23    577s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 23:03:23    577s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:1491.3M
[03/14 23:03:23    577s] Skipped repairing congestion.
[03/14 23:03:23    577s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1491.3M
[03/14 23:03:23    577s] Starting Early Global Route wiring: mem = 1491.3M
[03/14 23:03:23    577s] (I)       ============= track Assignment ============
[03/14 23:03:23    577s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1491.30 MB )
[03/14 23:03:23    577s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:23    577s] (I)       Started Greedy Track Assignment ( Curr Mem: 1491.30 MB )
[03/14 23:03:23    577s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:03:23    577s] (I)       Running track assignment with 1 threads
[03/14 23:03:23    577s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:23    577s] (I)       Run Multi-thread track assignment
[03/14 23:03:23    577s] (I)       Finished Greedy Track Assignment ( CPU: 0.62 sec, Real: 0.59 sec, Curr Mem: 1491.30 MB )
[03/14 23:03:24    578s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:03:24    578s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 146921
[03/14 23:03:24    578s] [NR-eGR]     M2  (2V) length: 3.448931e+05um, number of vias: 216681
[03/14 23:03:24    578s] [NR-eGR]     M3  (3H) length: 3.867184e+05um, number of vias: 12747
[03/14 23:03:24    578s] [NR-eGR]     M4  (4V) length: 1.263377e+05um, number of vias: 4284
[03/14 23:03:24    578s] [NR-eGR]     M5  (5H) length: 1.123476e+05um, number of vias: 466
[03/14 23:03:24    578s] [NR-eGR]     M6  (6V) length: 9.940985e+03um, number of vias: 29
[03/14 23:03:24    578s] [NR-eGR]     M7  (7H) length: 1.093300e+03um, number of vias: 18
[03/14 23:03:24    578s] [NR-eGR]     M8  (8V) length: 8.760000e+01um, number of vias: 0
[03/14 23:03:24    578s] [NR-eGR] Total length: 9.814187e+05um, number of vias: 381146
[03/14 23:03:24    578s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:03:24    578s] [NR-eGR] Total eGR-routed clock nets wire length: 3.209130e+04um 
[03/14 23:03:24    578s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:03:24    578s] Early Global Route wiring runtime: 0.97 seconds, mem = 1471.3M
[03/14 23:03:24    578s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.000, REAL:0.971, MEM:1471.3M
[03/14 23:03:24    578s] Tdgp not successfully inited but do clear!
[03/14 23:03:24    578s] 0 delay mode for cte disabled.
[03/14 23:03:24    578s] SKP cleared!
[03/14 23:03:24    578s] 
[03/14 23:03:24    578s] *** Finished incrementalPlace (cpu=0:00:02.1, real=0:00:02.0)***
[03/14 23:03:24    578s] Tdgp not successfully inited but do clear!
[03/14 23:03:24    578s] 0 delay mode for cte disabled.
[03/14 23:03:24    578s] SKP cleared!
[03/14 23:03:24    578s] **placeDesign ... cpu = 0: 5:50, real = 0: 5:50, mem = 1450.3M **
[03/14 23:03:24    578s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 23:03:24    578s] VSMManager cleared!
[03/14 23:03:24    578s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1118.8M, totSessionCpu=0:09:39 **
[03/14 23:03:24    578s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 23:03:24    578s] GigaOpt running with 1 threads.
[03/14 23:03:24    578s] Info: 1 threads available for lower-level modules during optimization.
[03/14 23:03:24    578s] OPERPROF: Starting DPlace-Init at level 1, MEM:1450.3M
[03/14 23:03:24    578s] z: 2, totalTracks: 1
[03/14 23:03:24    578s] z: 4, totalTracks: 1
[03/14 23:03:24    578s] z: 6, totalTracks: 1
[03/14 23:03:24    578s] z: 8, totalTracks: 1
[03/14 23:03:24    578s] #spOpts: N=65 minPadR=1.1 
[03/14 23:03:24    578s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1450.3M
[03/14 23:03:24    578s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1450.3M
[03/14 23:03:24    578s] Core basic site is core
[03/14 23:03:24    578s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 23:03:24    578s] SiteArray: use 4,620,288 bytes
[03/14 23:03:24    578s] SiteArray: current memory after site array memory allocation 1454.7M
[03/14 23:03:24    578s] SiteArray: FP blocked sites are writable
[03/14 23:03:24    578s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:03:24    578s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1454.7M
[03/14 23:03:24    578s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 23:03:24    578s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1454.7M
[03/14 23:03:24    578s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.103, MEM:1454.7M
[03/14 23:03:24    578s] OPERPROF:     Starting CMU at level 3, MEM:1454.7M
[03/14 23:03:24    578s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1454.7M
[03/14 23:03:24    578s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:1454.7M
[03/14 23:03:25    578s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1454.7MB).
[03/14 23:03:25    578s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.182, MEM:1454.7M
[03/14 23:03:25    578s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/14 23:03:25    578s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/14 23:03:25    578s] 	Cell FILL1_LL, site bcore.
[03/14 23:03:25    578s] 	Cell FILL_NW_HH, site bcore.
[03/14 23:03:25    578s] 	Cell FILL_NW_LL, site bcore.
[03/14 23:03:25    578s] 	Cell LVLLHCD1, site bcore.
[03/14 23:03:25    578s] 	Cell LVLLHCD2, site bcore.
[03/14 23:03:25    578s] 	Cell LVLLHCD4, site bcore.
[03/14 23:03:25    578s] 	Cell LVLLHCD8, site bcore.
[03/14 23:03:25    578s] 	Cell LVLLHD1, site bcore.
[03/14 23:03:25    578s] 	Cell LVLLHD2, site bcore.
[03/14 23:03:25    578s] 	Cell LVLLHD4, site bcore.
[03/14 23:03:25    578s] 	Cell LVLLHD8, site bcore.
[03/14 23:03:25    578s] .
[03/14 23:03:25    578s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1454.7M
[03/14 23:03:25    578s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.083, MEM:1454.7M
[03/14 23:03:25    579s] LayerId::1 widthSet size::4
[03/14 23:03:25    579s] LayerId::2 widthSet size::4
[03/14 23:03:25    579s] LayerId::3 widthSet size::4
[03/14 23:03:25    579s] LayerId::4 widthSet size::4
[03/14 23:03:25    579s] LayerId::5 widthSet size::4
[03/14 23:03:25    579s] LayerId::6 widthSet size::4
[03/14 23:03:25    579s] LayerId::7 widthSet size::4
[03/14 23:03:25    579s] LayerId::8 widthSet size::4
[03/14 23:03:25    579s] Updating RC grid for preRoute extraction ...
[03/14 23:03:25    579s] Initializing multi-corner capacitance tables ... 
[03/14 23:03:25    579s] Initializing multi-corner resistance tables ...
[03/14 23:03:25    579s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.299176 ; uaWl: 1.000000 ; uaWlH: 0.254537 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[03/14 23:03:25    579s] 
[03/14 23:03:25    579s] Creating Lib Analyzer ...
[03/14 23:03:25    579s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 23:03:25    579s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 23:03:25    579s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 23:03:25    579s] 
[03/14 23:03:26    580s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:41 mem=1478.7M
[03/14 23:03:26    580s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:41 mem=1478.7M
[03/14 23:03:26    580s] Creating Lib Analyzer, finished. 
[03/14 23:03:26    580s] #optDebug: fT-S <1 2 3 1 0>
[03/14 23:03:26    580s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/14 23:03:26    580s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/14 23:03:27    580s] Initializing cpe interface
[03/14 23:03:28    582s] Processing average sequential pin duty cycle 
[03/14 23:03:32    585s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1207.4M, totSessionCpu=0:09:46 **
[03/14 23:03:32    585s] *** optDesign -preCTS ***
[03/14 23:03:32    585s] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 23:03:32    585s] Setup Target Slack: user slack 0; extra slack 0.0
[03/14 23:03:32    585s] Hold Target Slack: user slack 0
[03/14 23:03:32    585s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 23:03:32    585s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/14 23:03:32    585s] Type 'man IMPOPT-3195' for more detail.
[03/14 23:03:32    586s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1528.4M
[03/14 23:03:32    586s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:1528.4M
[03/14 23:03:32    586s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1528.4M
[03/14 23:03:32    586s] All LLGs are deleted
[03/14 23:03:32    586s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1528.4M
[03/14 23:03:32    586s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1524.0M
[03/14 23:03:32    586s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1524.0M
[03/14 23:03:32    586s] ### Creating LA Mngr. totSessionCpu=0:09:46 mem=1524.0M
[03/14 23:03:32    586s] ### Creating LA Mngr, finished. totSessionCpu=0:09:46 mem=1524.0M
[03/14 23:03:32    586s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1523.95 MB )
[03/14 23:03:32    586s] (I)       Started Loading and Dumping File ( Curr Mem: 1523.95 MB )
[03/14 23:03:32    586s] (I)       Reading DB...
[03/14 23:03:32    586s] (I)       Read data from FE... (mem=1524.0M)
[03/14 23:03:32    586s] (I)       Read nodes and places... (mem=1524.0M)
[03/14 23:03:32    586s] (I)       Number of ignored instance 0
[03/14 23:03:32    586s] (I)       Number of inbound cells 0
[03/14 23:03:32    586s] (I)       numMoveCells=37719, numMacros=0  numPads=331  numMultiRowHeightInsts=0
[03/14 23:03:32    586s] (I)       cell height: 3600, count: 37719
[03/14 23:03:32    586s] (I)       Done Read nodes and places (cpu=0.100s, mem=1538.8M)
[03/14 23:03:32    586s] (I)       Read nets... (mem=1538.8M)
[03/14 23:03:32    586s] (I)       numNets=42063  ignoredNets=0
[03/14 23:03:32    586s] (I)       Done Read nets (cpu=0.170s, mem=1554.3M)
[03/14 23:03:32    586s] (I)       Read rows... (mem=1554.3M)
[03/14 23:03:32    586s] (I)       Done Read rows (cpu=0.000s, mem=1554.3M)
[03/14 23:03:32    586s] (I)       Identified Clock instances: Flop 9104, Clock buffer/inverter 0, Gate 0, Logic 0
[03/14 23:03:32    586s] (I)       Read module constraints... (mem=1554.3M)
[03/14 23:03:32    586s] (I)       Done Read module constraints (cpu=0.000s, mem=1554.3M)
[03/14 23:03:32    586s] (I)       Done Read data from FE (cpu=0.300s, mem=1554.3M)
[03/14 23:03:32    586s] (I)       before initializing RouteDB syMemory usage = 1554.3 MB
[03/14 23:03:32    586s] (I)       Honor MSV route constraint: false
[03/14 23:03:32    586s] (I)       Maximum routing layer  : 127
[03/14 23:03:32    586s] (I)       Minimum routing layer  : 2
[03/14 23:03:32    586s] (I)       Supply scale factor H  : 1.00
[03/14 23:03:32    586s] (I)       Supply scale factor V  : 1.00
[03/14 23:03:32    586s] (I)       Tracks used by clock wire: 0
[03/14 23:03:32    586s] (I)       Reverse direction      : 
[03/14 23:03:32    586s] (I)       Honor partition pin guides: true
[03/14 23:03:32    586s] (I)       Route selected nets only: false
[03/14 23:03:32    586s] (I)       Route secondary PG pins: false
[03/14 23:03:32    586s] (I)       Second PG max fanout   : 2147483647
[03/14 23:03:32    586s] (I)       Buffering-aware routing: true
[03/14 23:03:32    586s] (I)       Spread congestion away from blockages: true
[03/14 23:03:32    586s] (I)       Overflow penalty cost  : 10
[03/14 23:03:32    586s] (I)       punchThroughDistance   : 5581.25
[03/14 23:03:32    586s] (I)       source-to-sink ratio   : 0.30
[03/14 23:03:32    586s] (I)       Apply function for special wires: true
[03/14 23:03:32    586s] (I)       Layer by layer blockage reading: true
[03/14 23:03:32    586s] (I)       Offset calculation fix : true
[03/14 23:03:32    586s] (I)       Route stripe layer range: 
[03/14 23:03:32    586s] (I)       Honor partition fences : 
[03/14 23:03:32    586s] (I)       Honor partition pin    : 
[03/14 23:03:32    586s] (I)       Honor partition fences with feedthrough: 
[03/14 23:03:32    586s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:03:32    586s] (I)       Use row-based GCell size
[03/14 23:03:32    586s] (I)       Use row-based GCell align
[03/14 23:03:32    586s] (I)       GCell unit size   : 3600
[03/14 23:03:32    586s] (I)       GCell multiplier  : 1
[03/14 23:03:32    586s] (I)       GCell row height  : 3600
[03/14 23:03:32    586s] (I)       Actual row height : 3600
[03/14 23:03:32    586s] (I)       GCell align ref   : 20000 20000
[03/14 23:03:32    586s] [NR-eGR] Track table information for default rule: 
[03/14 23:03:32    586s] [NR-eGR] M1 has no routable track
[03/14 23:03:32    586s] [NR-eGR] M2 has single uniform track structure
[03/14 23:03:32    586s] [NR-eGR] M3 has single uniform track structure
[03/14 23:03:32    586s] [NR-eGR] M4 has single uniform track structure
[03/14 23:03:32    586s] [NR-eGR] M5 has single uniform track structure
[03/14 23:03:32    586s] [NR-eGR] M6 has single uniform track structure
[03/14 23:03:32    586s] [NR-eGR] M7 has single uniform track structure
[03/14 23:03:32    586s] [NR-eGR] M8 has single uniform track structure
[03/14 23:03:32    586s] (I)       ===========================================================================
[03/14 23:03:32    586s] (I)       == Report All Rule Vias ==
[03/14 23:03:32    586s] (I)       ===========================================================================
[03/14 23:03:32    586s] (I)        Via Rule : (Default)
[03/14 23:03:32    586s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:03:32    586s] (I)       ---------------------------------------------------------------------------
[03/14 23:03:32    586s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:03:32    586s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:03:32    586s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:03:32    586s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:03:32    586s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:03:32    586s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:03:32    586s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:03:32    586s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:03:32    586s] (I)       ===========================================================================
[03/14 23:03:32    586s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1554.33 MB )
[03/14 23:03:32    586s] [NR-eGR] Read 232 PG shapes
[03/14 23:03:32    586s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1554.33 MB )
[03/14 23:03:32    586s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:03:32    586s] [NR-eGR] #Instance Blockages : 0
[03/14 23:03:32    586s] [NR-eGR] #PG Blockages       : 232
[03/14 23:03:32    586s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:03:32    586s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:03:32    586s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:03:32    586s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:03:32    586s] (I)       readDataFromPlaceDB
[03/14 23:03:32    586s] (I)       Read net information..
[03/14 23:03:32    586s] [NR-eGR] Read numTotalNets=42063  numIgnoredNets=0
[03/14 23:03:32    586s] (I)       Read testcase time = 0.020 seconds
[03/14 23:03:32    586s] 
[03/14 23:03:32    586s] (I)       early_global_route_priority property id does not exist.
[03/14 23:03:32    586s] (I)       Start initializing grid graph
[03/14 23:03:32    586s] (I)       End initializing grid graph
[03/14 23:03:32    586s] (I)       Model blockages into capacity
[03/14 23:03:32    586s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:03:32    586s] (I)       Started Modeling ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Started Modeling Layer 1 ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Started Modeling Layer 2 ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:03:32    586s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Started Modeling Layer 3 ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:03:32    586s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Started Modeling Layer 4 ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:03:32    586s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Started Modeling Layer 5 ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:03:32    586s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Started Modeling Layer 6 ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:03:32    586s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Started Modeling Layer 7 ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:03:32    586s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Started Modeling Layer 8 ( Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:03:32    586s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1563.64 MB )
[03/14 23:03:32    586s] (I)       -- layer congestion ratio --
[03/14 23:03:32    586s] (I)       Layer 1 : 0.100000
[03/14 23:03:32    586s] (I)       Layer 2 : 0.700000
[03/14 23:03:32    586s] (I)       Layer 3 : 0.700000
[03/14 23:03:32    586s] (I)       Layer 4 : 0.700000
[03/14 23:03:32    586s] (I)       Layer 5 : 0.700000
[03/14 23:03:32    586s] (I)       Layer 6 : 0.700000
[03/14 23:03:32    586s] (I)       Layer 7 : 0.700000
[03/14 23:03:32    586s] (I)       Layer 8 : 0.700000
[03/14 23:03:32    586s] (I)       ----------------------------
[03/14 23:03:32    586s] (I)       Number of ignored nets = 0
[03/14 23:03:32    586s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:03:32    586s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:03:32    586s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:03:32    586s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:03:32    586s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:03:32    586s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:03:32    586s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:03:32    586s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:03:32    586s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:03:32    586s] (I)       Constructing bin map
[03/14 23:03:32    586s] (I)       Initialize bin information with width=7200 height=7200
[03/14 23:03:32    586s] (I)       Done constructing bin map
[03/14 23:03:32    586s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:03:32    586s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1563.6 MB
[03/14 23:03:32    586s] (I)       Ndr track 0 does not exist
[03/14 23:03:32    586s] (I)       Layer1  viaCost=300.00
[03/14 23:03:32    586s] (I)       Layer2  viaCost=100.00
[03/14 23:03:32    586s] (I)       Layer3  viaCost=100.00
[03/14 23:03:32    586s] (I)       Layer4  viaCost=100.00
[03/14 23:03:32    586s] (I)       Layer5  viaCost=100.00
[03/14 23:03:32    586s] (I)       Layer6  viaCost=200.00
[03/14 23:03:32    586s] (I)       Layer7  viaCost=100.00
[03/14 23:03:32    586s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:03:32    586s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:03:32    586s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:03:32    586s] (I)       Site width          :   400  (dbu)
[03/14 23:03:32    586s] (I)       Row height          :  3600  (dbu)
[03/14 23:03:32    586s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:03:32    586s] (I)       GCell width         :  3600  (dbu)
[03/14 23:03:32    586s] (I)       GCell height        :  3600  (dbu)
[03/14 23:03:32    586s] (I)       Grid                :   359   358     8
[03/14 23:03:32    586s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:03:32    586s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:03:32    586s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:03:32    586s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:03:32    586s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:03:32    586s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:03:32    586s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:03:32    586s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:03:32    586s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:03:32    586s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:03:32    586s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:03:32    586s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:03:32    586s] (I)       --------------------------------------------------------
[03/14 23:03:32    586s] 
[03/14 23:03:32    586s] [NR-eGR] ============ Routing rule table ============
[03/14 23:03:32    586s] [NR-eGR] Rule id: 0  Nets: 42063 
[03/14 23:03:32    586s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:03:32    586s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:03:32    586s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:03:32    586s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:03:32    586s] [NR-eGR] ========================================
[03/14 23:03:32    586s] [NR-eGR] 
[03/14 23:03:32    586s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:03:32    586s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/14 23:03:32    586s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/14 23:03:32    586s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/14 23:03:32    586s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/14 23:03:32    586s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/14 23:03:32    586s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/14 23:03:32    586s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/14 23:03:32    586s] (I)       After initializing earlyGlobalRoute syMemory usage = 1568.8 MB
[03/14 23:03:32    586s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:32    586s] (I)       Started Global Routing ( Curr Mem: 1568.79 MB )
[03/14 23:03:32    586s] (I)       ============= Initialization =============
[03/14 23:03:32    586s] (I)       totalPins=147222  totalGlobalPin=144305 (98.02%)
[03/14 23:03:32    586s] (I)       Started Build MST ( Curr Mem: 1568.79 MB )
[03/14 23:03:32    586s] (I)       Generate topology with single threads
[03/14 23:03:33    586s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    586s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/14 23:03:33    586s] (I)       #blocked areas for congestion spreading : 0
[03/14 23:03:33    586s] [NR-eGR] Layer group 1: route 42063 net(s) in layer range [2, 8]
[03/14 23:03:33    586s] (I)       ============  Phase 1a Route ============
[03/14 23:03:33    586s] (I)       Started Phase 1a ( Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Finished Phase 1a ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Usage: 535518 = (276780 H, 258738 V) = (10.64% H, 7.14% V) = (4.982e+05um H, 4.657e+05um V)
[03/14 23:03:33    587s] (I)       
[03/14 23:03:33    587s] (I)       ============  Phase 1b Route ============
[03/14 23:03:33    587s] (I)       Usage: 535518 = (276780 H, 258738 V) = (10.64% H, 7.14% V) = (4.982e+05um H, 4.657e+05um V)
[03/14 23:03:33    587s] (I)       
[03/14 23:03:33    587s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.639324e+05um
[03/14 23:03:33    587s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 23:03:33    587s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 23:03:33    587s] (I)       ============  Phase 1c Route ============
[03/14 23:03:33    587s] (I)       Usage: 535518 = (276780 H, 258738 V) = (10.64% H, 7.14% V) = (4.982e+05um H, 4.657e+05um V)
[03/14 23:03:33    587s] (I)       
[03/14 23:03:33    587s] (I)       ============  Phase 1d Route ============
[03/14 23:03:33    587s] (I)       Usage: 535518 = (276780 H, 258738 V) = (10.64% H, 7.14% V) = (4.982e+05um H, 4.657e+05um V)
[03/14 23:03:33    587s] (I)       
[03/14 23:03:33    587s] (I)       ============  Phase 1e Route ============
[03/14 23:03:33    587s] (I)       Started Phase 1e ( Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Usage: 535518 = (276780 H, 258738 V) = (10.64% H, 7.14% V) = (4.982e+05um H, 4.657e+05um V)
[03/14 23:03:33    587s] (I)       
[03/14 23:03:33    587s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.639324e+05um
[03/14 23:03:33    587s] [NR-eGR] 
[03/14 23:03:33    587s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Running layer assignment with 1 threads
[03/14 23:03:33    587s] (I)       Finished Phase 1l ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       ============  Phase 1l Route ============
[03/14 23:03:33    587s] (I)       
[03/14 23:03:33    587s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 23:03:33    587s] [NR-eGR]                        OverCon           OverCon            
[03/14 23:03:33    587s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 23:03:33    587s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/14 23:03:33    587s] [NR-eGR] ---------------------------------------------------------------
[03/14 23:03:33    587s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:33    587s] [NR-eGR]      M2  (2)        20( 0.02%)         2( 0.00%)   ( 0.02%) 
[03/14 23:03:33    587s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:33    587s] [NR-eGR]      M4  (4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:33    587s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:33    587s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:33    587s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:33    587s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:03:33    587s] [NR-eGR] ---------------------------------------------------------------
[03/14 23:03:33    587s] [NR-eGR] Total               26( 0.00%)         2( 0.00%)   ( 0.00%) 
[03/14 23:03:33    587s] [NR-eGR] 
[03/14 23:03:33    587s] (I)       Finished Global Routing ( CPU: 0.59 sec, Real: 0.60 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/14 23:03:33    587s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:03:33    587s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:03:33    587s] (I)       ============= track Assignment ============
[03/14 23:03:33    587s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Started Greedy Track Assignment ( Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:03:33    587s] (I)       Running track assignment with 1 threads
[03/14 23:03:33    587s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:33    587s] (I)       Run Multi-thread track assignment
[03/14 23:03:34    588s] (I)       Finished Greedy Track Assignment ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 1568.79 MB )
[03/14 23:03:34    588s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:03:34    588s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 146921
[03/14 23:03:34    588s] [NR-eGR]     M2  (2V) length: 3.476566e+05um, number of vias: 216586
[03/14 23:03:34    588s] [NR-eGR]     M3  (3H) length: 3.910295e+05um, number of vias: 13129
[03/14 23:03:34    588s] [NR-eGR]     M4  (4V) length: 1.265679e+05um, number of vias: 4475
[03/14 23:03:34    588s] [NR-eGR]     M5  (5H) length: 1.139513e+05um, number of vias: 448
[03/14 23:03:34    588s] [NR-eGR]     M6  (6V) length: 1.034339e+04um, number of vias: 20
[03/14 23:03:34    588s] [NR-eGR]     M7  (7H) length: 8.430000e+02um, number of vias: 14
[03/14 23:03:34    588s] [NR-eGR]     M8  (8V) length: 7.080000e+01um, number of vias: 0
[03/14 23:03:34    588s] [NR-eGR] Total length: 9.904625e+05um, number of vias: 381593
[03/14 23:03:34    588s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:03:34    588s] [NR-eGR] Total eGR-routed clock nets wire length: 3.405610e+04um 
[03/14 23:03:34    588s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:03:34    588s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.12 sec, Real: 2.12 sec, Curr Mem: 1566.79 MB )
[03/14 23:03:34    588s] Extraction called for design 'core' of instances=37719 and nets=42247 using extraction engine 'preRoute' .
[03/14 23:03:34    588s] PreRoute RC Extraction called for design core.
[03/14 23:03:34    588s] RC Extraction called in multi-corner(2) mode.
[03/14 23:03:34    588s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:03:34    588s] RCMode: PreRoute
[03/14 23:03:34    588s]       RC Corner Indexes            0       1   
[03/14 23:03:34    588s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:03:34    588s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:03:34    588s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:03:34    588s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:03:34    588s] Shrink Factor                : 1.00000
[03/14 23:03:34    588s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:03:34    588s] Using capacitance table file ...
[03/14 23:03:34    588s] LayerId::1 widthSet size::4
[03/14 23:03:34    588s] LayerId::2 widthSet size::4
[03/14 23:03:34    588s] LayerId::3 widthSet size::4
[03/14 23:03:34    588s] LayerId::4 widthSet size::4
[03/14 23:03:34    588s] LayerId::5 widthSet size::4
[03/14 23:03:34    588s] LayerId::6 widthSet size::4
[03/14 23:03:34    588s] LayerId::7 widthSet size::4
[03/14 23:03:34    588s] LayerId::8 widthSet size::4
[03/14 23:03:34    588s] Updating RC grid for preRoute extraction ...
[03/14 23:03:34    588s] Initializing multi-corner capacitance tables ... 
[03/14 23:03:34    588s] Initializing multi-corner resistance tables ...
[03/14 23:03:35    588s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.299233 ; uaWl: 1.000000 ; uaWlH: 0.254201 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[03/14 23:03:35    589s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1548.789M)
[03/14 23:03:35    589s] ** Profile ** Start :  cpu=0:00:00.0, mem=1548.8M
[03/14 23:03:35    589s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1548.8M
[03/14 23:03:35    589s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1548.8M
[03/14 23:03:35    589s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1553.2M
[03/14 23:03:35    589s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1553.2M
[03/14 23:03:35    589s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.097, MEM:1553.2M
[03/14 23:03:35    589s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.109, MEM:1553.2M
[03/14 23:03:35    589s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1553.2M
[03/14 23:03:35    589s] Starting delay calculation for Setup views
[03/14 23:03:35    589s] #################################################################################
[03/14 23:03:35    589s] # Design Stage: PreRoute
[03/14 23:03:35    589s] # Design Name: core
[03/14 23:03:35    589s] # Design Mode: 65nm
[03/14 23:03:35    589s] # Analysis Mode: MMMC Non-OCV 
[03/14 23:03:35    589s] # Parasitics Mode: No SPEF/RCDB
[03/14 23:03:35    589s] # Signoff Settings: SI Off 
[03/14 23:03:35    589s] #################################################################################
[03/14 23:03:37    590s] Calculate delays in BcWc mode...
[03/14 23:03:37    590s] Topological Sorting (REAL = 0:00:00.0, MEM = 1577.6M, InitMEM = 1571.8M)
[03/14 23:03:37    590s] Start delay calculation (fullDC) (1 T). (MEM=1577.55)
[03/14 23:03:37    591s] End AAE Lib Interpolated Model. (MEM=1589.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 23:03:37    591s] First Iteration Infinite Tw... 
[03/14 23:03:45    599s] Total number of fetched objects 42085
[03/14 23:03:46    600s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/14 23:03:46    600s] End delay calculation. (MEM=1671.84 CPU=0:00:06.9 REAL=0:00:07.0)
[03/14 23:03:46    600s] End delay calculation (fullDC). (MEM=1644.76 CPU=0:00:09.2 REAL=0:00:09.0)
[03/14 23:03:46    600s] *** CDM Built up (cpu=0:00:10.8  real=0:00:11.0  mem= 1644.8M) ***
[03/14 23:03:47    601s] *** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:10:01 mem=1644.8M)
[03/14 23:03:47    601s] ** Profile ** Overall slacks :  cpu=0:00:12.1, mem=1644.8M
[03/14 23:03:48    602s] ** Profile ** DRVs :  cpu=0:00:01.3, mem=1644.8M
[03/14 23:03:48    602s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.639  |
|           TNS (ns):|-28792.0 |
|    Violating Paths:|  10722  |
|          All Paths:|  16968  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    225 (225)     |   -0.465   |    225 (225)     |
|   max_tran     |   2294 (19334)   |  -10.500   |   2294 (19340)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.510%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1644.8M
[03/14 23:03:48    602s] **optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1248.9M, totSessionCpu=0:10:03 **
[03/14 23:03:48    602s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/14 23:03:48    602s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:03:48    602s] ### Creating PhyDesignMc. totSessionCpu=0:10:03 mem=1603.8M
[03/14 23:03:48    602s] OPERPROF: Starting DPlace-Init at level 1, MEM:1603.8M
[03/14 23:03:48    602s] z: 2, totalTracks: 1
[03/14 23:03:48    602s] z: 4, totalTracks: 1
[03/14 23:03:48    602s] z: 6, totalTracks: 1
[03/14 23:03:48    602s] z: 8, totalTracks: 1
[03/14 23:03:48    602s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:03:48    602s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1603.8M
[03/14 23:03:48    602s] OPERPROF:     Starting CMU at level 3, MEM:1603.8M
[03/14 23:03:48    602s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1603.8M
[03/14 23:03:48    602s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:1603.8M
[03/14 23:03:48    602s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1603.8MB).
[03/14 23:03:48    602s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.159, MEM:1603.8M
[03/14 23:03:49    602s] TotalInstCnt at PhyDesignMc Initialization: 37,719
[03/14 23:03:49    602s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:03 mem=1603.8M
[03/14 23:03:49    602s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1603.8M
[03/14 23:03:49    603s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.087, MEM:1603.8M
[03/14 23:03:49    603s] TotalInstCnt at PhyDesignMc Destruction: 37,719
[03/14 23:03:49    603s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:03:49    603s] ### Creating PhyDesignMc. totSessionCpu=0:10:03 mem=1603.8M
[03/14 23:03:49    603s] OPERPROF: Starting DPlace-Init at level 1, MEM:1603.8M
[03/14 23:03:49    603s] z: 2, totalTracks: 1
[03/14 23:03:49    603s] z: 4, totalTracks: 1
[03/14 23:03:49    603s] z: 6, totalTracks: 1
[03/14 23:03:49    603s] z: 8, totalTracks: 1
[03/14 23:03:49    603s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:03:49    603s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1603.8M
[03/14 23:03:49    603s] OPERPROF:     Starting CMU at level 3, MEM:1603.8M
[03/14 23:03:49    603s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1603.8M
[03/14 23:03:49    603s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:1603.8M
[03/14 23:03:49    603s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1603.8MB).
[03/14 23:03:49    603s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.155, MEM:1603.8M
[03/14 23:03:49    603s] TotalInstCnt at PhyDesignMc Initialization: 37,719
[03/14 23:03:49    603s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:03 mem=1603.8M
[03/14 23:03:49    603s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1603.8M
[03/14 23:03:49    603s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.090, MEM:1603.8M
[03/14 23:03:49    603s] TotalInstCnt at PhyDesignMc Destruction: 37,719
[03/14 23:03:49    603s] *** Starting optimizing excluded clock nets MEM= 1603.8M) ***
[03/14 23:03:49    603s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1603.8M) ***
[03/14 23:03:49    603s] FDS started ...
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s] Begin Power Analysis
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s]              0V	    VSS
[03/14 23:03:50    604s]            0.9V	    VDD
[03/14 23:03:50    604s] Begin Processing Timing Library for Power Calculation
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s] Begin Processing Timing Library for Power Calculation
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1270.32MB/2750.77MB/1395.94MB)
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s] Begin Processing Timing Window Data for Power Calculation
[03/14 23:03:50    604s] 
[03/14 23:03:50    604s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1270.33MB/2750.77MB/1395.94MB)
[03/14 23:03:51    605s] 
[03/14 23:03:51    605s] Begin Processing User Attributes
[03/14 23:03:51    605s] 
[03/14 23:03:51    605s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1270.34MB/2750.77MB/1395.94MB)
[03/14 23:03:51    605s] 
[03/14 23:03:51    605s] Begin Processing Signal Activity
[03/14 23:03:51    605s] 
[03/14 23:03:53    607s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=1271.54MB/2750.77MB/1395.94MB)
[03/14 23:03:53    607s] 
[03/14 23:03:53    607s] Begin Power Computation
[03/14 23:03:53    607s] 
[03/14 23:03:53    607s]       ----------------------------------------------------------
[03/14 23:03:53    607s]       # of cell(s) missing both power/leakage table: 0
[03/14 23:03:53    607s]       # of cell(s) missing power table: 0
[03/14 23:03:53    607s]       # of cell(s) missing leakage table: 0
[03/14 23:03:53    607s]       # of MSMV cell(s) missing power_level: 0
[03/14 23:03:53    607s]       ----------------------------------------------------------
[03/14 23:03:53    607s] 
[03/14 23:03:53    607s] 
[03/14 23:03:58    612s] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1272.54MB/2750.77MB/1395.94MB)
[03/14 23:03:58    612s] 
[03/14 23:03:58    612s] Begin Processing User Attributes
[03/14 23:03:58    612s] 
[03/14 23:03:58    612s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1272.54MB/2750.77MB/1395.94MB)
[03/14 23:03:58    612s] 
[03/14 23:03:58    612s] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=1272.60MB/2750.77MB/1395.94MB)
[03/14 23:03:58    612s] 
[03/14 23:03:59    613s] *



[03/14 23:03:59    613s] Total Power
[03/14 23:03:59    613s] -----------------------------------------------------------------------------------------
[03/14 23:03:59    613s] Total Internal Power:      126.74585803 	   73.7930%
[03/14 23:03:59    613s] Total Switching Power:      43.25619271 	   25.1843%
[03/14 23:03:59    613s] Total Leakage Power:         1.75657055 	    1.0227%
[03/14 23:03:59    613s] Total Power:               171.75862133
[03/14 23:03:59    613s] -----------------------------------------------------------------------------------------
[03/14 23:03:59    613s] Processing average sequential pin duty cycle 
[03/14 23:04:00    613s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:04:00    613s] ### Creating PhyDesignMc. totSessionCpu=0:10:14 mem=1615.2M
[03/14 23:04:00    613s] OPERPROF: Starting DPlace-Init at level 1, MEM:1615.2M
[03/14 23:04:00    613s] z: 2, totalTracks: 1
[03/14 23:04:00    613s] z: 4, totalTracks: 1
[03/14 23:04:00    613s] z: 6, totalTracks: 1
[03/14 23:04:00    613s] z: 8, totalTracks: 1
[03/14 23:04:00    613s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:04:00    613s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1615.2M
[03/14 23:04:00    614s] OPERPROF:     Starting CMU at level 3, MEM:1615.2M
[03/14 23:04:00    614s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1615.2M
[03/14 23:04:00    614s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.099, MEM:1615.2M
[03/14 23:04:00    614s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1615.2MB).
[03/14 23:04:00    614s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.161, MEM:1615.2M
[03/14 23:04:00    614s] TotalInstCnt at PhyDesignMc Initialization: 37,719
[03/14 23:04:00    614s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:14 mem=1615.2M
[03/14 23:04:00    614s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1615.2M
[03/14 23:04:00    614s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1615.2M
[03/14 23:04:00    614s] Finished cut-off ROI computation ...
[03/14 23:04:03    617s] Completed resizing move eval ...
[03/14 23:04:03    617s] Committed moves ...
[03/14 23:04:03    617s] FDS :: Updated timing
[03/14 23:04:04    618s] FDS :: Design WNS: -7.639 ns
[03/14 23:04:04    618s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1661.3M
[03/14 23:04:04    618s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.083, MEM:1661.3M
[03/14 23:04:04    618s] TotalInstCnt at PhyDesignMc Destruction: 37,719
[03/14 23:04:04    618s] 
[03/14 23:04:04    618s]  538 instances changed cell type
[03/14 23:04:04    618s] 
[03/14 23:04:04    618s]                        UpSize    DownSize   SameSize   Total
[03/14 23:04:04    618s]                        ------    --------   --------   -----
[03/14 23:04:04    618s]     Sequential            0          0          0          0
[03/14 23:04:04    618s]  Combinational            0        538          0        538
[03/14 23:04:04    618s] 
[03/14 23:04:04    618s]  538 instances resized during new FDS.
[03/14 23:04:04    618s] 
[03/14 23:04:04    618s] Number of insts committed for which the initial cell was dont use = 0
[03/14 23:04:04    618s] 
[03/14 23:04:04    618s] *** FDS finished (cpu=0:00:14.8 real=0:00:15.0 mem=1661.3M) ***
[03/14 23:04:04    618s] 
[03/14 23:04:04    618s] The useful skew maximum allowed delay is: 0.2
[03/14 23:04:05    619s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:04:05    619s] optDesignOneStep: Power Flow
[03/14 23:04:05    619s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:04:05    619s] Deleting Lib Analyzer.
[03/14 23:04:05    619s] Info: 1 clock net  excluded from IPO operation.
[03/14 23:04:05    619s] ### Creating LA Mngr. totSessionCpu=0:10:20 mem=1661.3M
[03/14 23:04:05    619s] ### Creating LA Mngr, finished. totSessionCpu=0:10:20 mem=1661.3M
[03/14 23:04:05    619s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/14 23:04:05    619s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:19.7/0:26:11.5 (0.4), mem = 1661.3M
[03/14 23:04:05    619s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.1
[03/14 23:04:06    620s] (I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
[03/14 23:04:06    620s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:04:06    620s] ### Creating PhyDesignMc. totSessionCpu=0:10:20 mem=1661.3M
[03/14 23:04:06    620s] OPERPROF: Starting DPlace-Init at level 1, MEM:1661.3M
[03/14 23:04:06    620s] z: 2, totalTracks: 1
[03/14 23:04:06    620s] z: 4, totalTracks: 1
[03/14 23:04:06    620s] z: 6, totalTracks: 1
[03/14 23:04:06    620s] z: 8, totalTracks: 1
[03/14 23:04:06    620s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:04:06    620s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1661.3M
[03/14 23:04:06    620s] OPERPROF:     Starting CMU at level 3, MEM:1661.3M
[03/14 23:04:06    620s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1661.3M
[03/14 23:04:06    620s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.111, MEM:1661.3M
[03/14 23:04:06    620s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1661.3MB).
[03/14 23:04:06    620s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.158, MEM:1661.3M
[03/14 23:04:06    620s] TotalInstCnt at PhyDesignMc Initialization: 37,719
[03/14 23:04:06    620s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:21 mem=1661.3M
[03/14 23:04:06    620s] ### Creating TopoMgr, started
[03/14 23:04:06    620s] ### Creating TopoMgr, finished
[03/14 23:04:06    620s] 
[03/14 23:04:06    620s] Footprint cell information for calculating maxBufDist
[03/14 23:04:06    620s] *info: There are 18 candidate Buffer cells
[03/14 23:04:06    620s] *info: There are 18 candidate Inverter cells
[03/14 23:04:06    620s] 
[03/14 23:04:07    621s] ### Creating RouteCongInterface, started
[03/14 23:04:07    621s] 
[03/14 23:04:07    621s] Creating Lib Analyzer ...
[03/14 23:04:07    621s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 23:04:07    621s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 23:04:07    621s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 23:04:07    621s] 
[03/14 23:04:08    622s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:22 mem=1744.2M
[03/14 23:04:08    622s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:22 mem=1744.2M
[03/14 23:04:08    622s] Creating Lib Analyzer, finished. 
[03/14 23:04:08    622s] 
[03/14 23:04:08    622s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 23:04:08    622s] 
[03/14 23:04:08    622s] #optDebug: {0, 1.200}
[03/14 23:04:08    622s] ### Creating RouteCongInterface, finished
[03/14 23:04:10    624s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1763.2M
[03/14 23:04:10    624s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1763.2M
[03/14 23:04:10    624s] 
[03/14 23:04:10    624s] Netlist preparation processing... 
[03/14 23:04:10    624s] 
[03/14 23:04:10    624s] Constant propagation run...
[03/14 23:04:10    624s] CPU of constant propagation run : 0:00:00.0 (mem :1763.2M)
[03/14 23:04:10    624s] 
[03/14 23:04:10    624s] Dangling output instance removal run...
[03/14 23:04:10    624s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1763.2M)
[03/14 23:04:10    624s] 
[03/14 23:04:10    624s] Dont care observability instance removal run...
[03/14 23:04:10    624s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1763.2M)
[03/14 23:04:10    624s] 
[03/14 23:04:10    624s] Removed instances... 
[03/14 23:04:10    624s] 
[03/14 23:04:10    624s] Replaced instances... 
[03/14 23:04:10    624s] 
[03/14 23:04:10    624s] Removed 0 instance
[03/14 23:04:10    624s] 	CPU for removing db instances : 0:00:00.0 (mem :1763.2M)
[03/14 23:04:10    624s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1763.2M)
[03/14 23:04:10    624s] CPU of: netlist preparation :0:00:00.1 (mem :1763.2M)
[03/14 23:04:10    624s] 
[03/14 23:04:10    624s] Mark undriven nets with IPOIgnored run...
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
[03/14 23:04:10    624s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/14 23:04:10    624s] To increase the message display limit, refer to the product command reference manual.
[03/14 23:04:10    624s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1763.2M)
[03/14 23:04:10    624s] *info: Marking 0 isolation instances dont touch
[03/14 23:04:10    624s] *info: Marking 0 level shifter instances dont touch
[03/14 23:04:10    624s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1744.2M
[03/14 23:04:11    624s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.088, MEM:1744.2M
[03/14 23:04:11    624s] TotalInstCnt at PhyDesignMc Destruction: 37,719
[03/14 23:04:11    625s] (I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
[03/14 23:04:11    625s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.1
[03/14 23:04:11    625s] *** AreaOpt [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:10:25.2/0:26:17.0 (0.4), mem = 1744.2M
[03/14 23:04:11    625s] 
[03/14 23:04:11    625s] =============================================================================================
[03/14 23:04:11    625s]  Step TAT Report for SimplifyNetlist #1
[03/14 23:04:11    625s] =============================================================================================
[03/14 23:04:11    625s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 23:04:11    625s] ---------------------------------------------------------------------------------------------
[03/14 23:04:11    625s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  19.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 23:04:11    625s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:04:11    625s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   6.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 23:04:11    625s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 23:04:11    625s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (   9.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 23:04:11    625s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:04:11    625s] [ MISC                   ]          0:00:03.6  (  62.6 % )     0:00:03.6 /  0:00:03.6    1.0
[03/14 23:04:11    625s] ---------------------------------------------------------------------------------------------
[03/14 23:04:11    625s]  SimplifyNetlist #1 TOTAL           0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.7    1.0
[03/14 23:04:11    625s] ---------------------------------------------------------------------------------------------
[03/14 23:04:11    625s] 
[03/14 23:04:11    625s] skipped the cell partition in DRV
[03/14 23:04:12    626s] Leakage Power Opt: re-selecting buf/inv list 
[03/14 23:04:12    626s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:04:12    626s] optDesignOneStep: Power Flow
[03/14 23:04:12    626s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:04:12    626s] Deleting Lib Analyzer.
[03/14 23:04:12    626s] Begin: GigaOpt high fanout net optimization
[03/14 23:04:12    626s] GigaOpt HFN: use maxLocalDensity 1.2
[03/14 23:04:12    626s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 23:04:12    626s] Info: 1 clock net  excluded from IPO operation.
[03/14 23:04:12    626s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:26.5/0:26:18.3 (0.4), mem = 1678.2M
[03/14 23:04:12    626s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.2
[03/14 23:04:13    627s] (I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
[03/14 23:04:13    627s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:04:13    627s] ### Creating PhyDesignMc. totSessionCpu=0:10:27 mem=1678.2M
[03/14 23:04:13    627s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 23:04:13    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:1678.2M
[03/14 23:04:13    627s] z: 2, totalTracks: 1
[03/14 23:04:13    627s] z: 4, totalTracks: 1
[03/14 23:04:13    627s] z: 6, totalTracks: 1
[03/14 23:04:13    627s] z: 8, totalTracks: 1
[03/14 23:04:13    627s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:04:13    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1678.2M
[03/14 23:04:13    627s] OPERPROF:     Starting CMU at level 3, MEM:1678.2M
[03/14 23:04:13    627s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1678.2M
[03/14 23:04:13    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:1678.2M
[03/14 23:04:13    627s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1678.2MB).
[03/14 23:04:13    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.156, MEM:1678.2M
[03/14 23:04:13    627s] TotalInstCnt at PhyDesignMc Initialization: 37,719
[03/14 23:04:13    627s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:28 mem=1678.2M
[03/14 23:04:13    627s] ### Creating RouteCongInterface, started
[03/14 23:04:13    627s] 
[03/14 23:04:13    627s] Creating Lib Analyzer ...
[03/14 23:04:13    627s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 23:04:13    627s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 23:04:13    627s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 23:04:13    627s] 
[03/14 23:04:14    628s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:29 mem=1678.2M
[03/14 23:04:14    628s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:29 mem=1678.2M
[03/14 23:04:14    628s] Creating Lib Analyzer, finished. 
[03/14 23:04:14    628s] 
[03/14 23:04:14    628s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/14 23:04:14    628s] 
[03/14 23:04:14    628s] #optDebug: {0, 1.200}
[03/14 23:04:14    628s] ### Creating RouteCongInterface, finished
[03/14 23:04:18    632s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:04:18    632s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1678.2M
[03/14 23:04:18    632s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.084, MEM:1678.2M
[03/14 23:04:18    632s] TotalInstCnt at PhyDesignMc Destruction: 37,719
[03/14 23:04:18    632s] (I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
[03/14 23:04:18    632s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.2
[03/14 23:04:18    632s] *** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:10:32.5/0:26:24.2 (0.4), mem = 1678.2M
[03/14 23:04:18    632s] 
[03/14 23:04:18    632s] =============================================================================================
[03/14 23:04:18    632s]  Step TAT Report for DrvOpt #1
[03/14 23:04:18    632s] =============================================================================================
[03/14 23:04:18    632s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 23:04:18    632s] ---------------------------------------------------------------------------------------------
[03/14 23:04:18    632s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  18.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 23:04:18    632s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:04:18    632s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 23:04:18    632s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 23:04:18    632s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:04:18    632s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/14 23:04:18    632s] [ MISC                   ]          0:00:04.5  (  73.1 % )     0:00:04.5 /  0:00:04.5    1.0
[03/14 23:04:18    632s] ---------------------------------------------------------------------------------------------
[03/14 23:04:18    632s]  DrvOpt #1 TOTAL                    0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.1    1.0
[03/14 23:04:18    632s] ---------------------------------------------------------------------------------------------
[03/14 23:04:18    632s] 
[03/14 23:04:18    632s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/14 23:04:18    632s] End: GigaOpt high fanout net optimization
[03/14 23:04:18    632s] Begin: GigaOpt DRV Optimization
[03/14 23:04:18    632s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 23:04:18    632s] Info: 1 clock net  excluded from IPO operation.
[03/14 23:04:18    632s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:32.6/0:26:24.4 (0.4), mem = 1678.2M
[03/14 23:04:18    632s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.3
[03/14 23:04:19    633s] (I,S,L,T): WC_VIEW: 124.281, 42.2291, 1.72764, 168.238
[03/14 23:04:19    633s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:04:19    633s] ### Creating PhyDesignMc. totSessionCpu=0:10:33 mem=1678.2M
[03/14 23:04:19    633s] OPERPROF: Starting DPlace-Init at level 1, MEM:1678.2M
[03/14 23:04:19    633s] z: 2, totalTracks: 1
[03/14 23:04:19    633s] z: 4, totalTracks: 1
[03/14 23:04:19    633s] z: 6, totalTracks: 1
[03/14 23:04:19    633s] z: 8, totalTracks: 1
[03/14 23:04:19    633s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:04:19    633s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1678.2M
[03/14 23:04:19    633s] OPERPROF:     Starting CMU at level 3, MEM:1678.2M
[03/14 23:04:19    633s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1678.2M
[03/14 23:04:19    633s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:1678.2M
[03/14 23:04:19    633s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1678.2MB).
[03/14 23:04:19    633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.147, MEM:1678.2M
[03/14 23:04:19    633s] TotalInstCnt at PhyDesignMc Initialization: 37,719
[03/14 23:04:19    633s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:33 mem=1678.2M
[03/14 23:04:19    633s] ### Creating RouteCongInterface, started
[03/14 23:04:19    633s] 
[03/14 23:04:19    633s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/14 23:04:19    633s] 
[03/14 23:04:19    633s] #optDebug: {0, 1.200}
[03/14 23:04:19    633s] ### Creating RouteCongInterface, finished
[03/14 23:04:22    636s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1697.2M
[03/14 23:04:22    636s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1697.2M
[03/14 23:04:23    637s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:04:23    637s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/14 23:04:23    637s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:04:23    637s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 23:04:23    637s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:04:23    637s] Info: violation cost 163049.328125 (cap = 915.162659, tran = 162126.125000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[03/14 23:04:23    637s] |  2372| 20112|   -10.64|   287|   287|    -0.47|     0|     0|     0|     0|    -7.64|-29095.50|       0|       0|       0|  49.23|          |         |
[03/14 23:04:30    644s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:04:30    644s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.24| -6291.53|     247|      19|     253|  49.45| 0:00:07.0|  1764.4M|
[03/14 23:04:30    644s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:04:30    644s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.24| -6291.53|       0|       0|       0|  49.45| 0:00:00.0|  1764.4M|
[03/14 23:04:30    644s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:04:30    644s] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:04:30    644s] 0 Ndr or Layer constraints added by optimization 
[03/14 23:04:30    644s] **** End NDR-Layer Usage Statistics ****
[03/14 23:04:30    644s] 
[03/14 23:04:30    644s] *** Finish DRV Fixing (cpu=0:00:07.8 real=0:00:08.0 mem=1764.4M) ***
[03/14 23:04:30    644s] 
[03/14 23:04:30    644s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1745.3M
[03/14 23:04:30    644s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.097, MEM:1745.3M
[03/14 23:04:30    644s] TotalInstCnt at PhyDesignMc Destruction: 37,985
[03/14 23:04:30    644s] (I,S,L,T): WC_VIEW: 123.35, 42.3076, 1.74078, 167.399
[03/14 23:04:30    644s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.3
[03/14 23:04:30    644s] *** DrvOpt [finish] : cpu/real = 0:00:12.4/0:00:12.3 (1.0), totSession cpu/real = 0:10:44.9/0:26:36.7 (0.4), mem = 1745.3M
[03/14 23:04:30    644s] 
[03/14 23:04:30    644s] =============================================================================================
[03/14 23:04:30    644s]  Step TAT Report for DrvOpt #2
[03/14 23:04:30    644s] =============================================================================================
[03/14 23:04:30    644s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 23:04:30    644s] ---------------------------------------------------------------------------------------------
[03/14 23:04:30    644s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 23:04:30    644s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/14 23:04:30    644s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 23:04:30    644s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 23:04:30    644s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:04:30    644s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:06.6 /  0:00:06.6    1.0
[03/14 23:04:30    644s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:04:30    644s] [ OptEval                ]      3   0:00:02.7  (  21.9 % )     0:00:02.7 /  0:00:02.8    1.0
[03/14 23:04:30    644s] [ OptCommit              ]      3   0:00:00.6  (   5.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 23:04:30    644s] [ IncrTimingUpdate       ]      2   0:00:01.0  (   7.9 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 23:04:30    644s] [ PostCommitDelayUpdate  ]      2   0:00:00.4  (   3.2 % )     0:00:02.2 /  0:00:02.2    1.0
[03/14 23:04:30    644s] [ IncrDelayCalc          ]     14   0:00:01.9  (  14.9 % )     0:00:01.9 /  0:00:01.9    1.0
[03/14 23:04:30    644s] [ DrvFindVioNets         ]      3   0:00:00.6  (   5.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 23:04:30    644s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 23:04:30    644s] [ MISC                   ]          0:00:04.3  (  34.6 % )     0:00:04.3 /  0:00:04.3    1.0
[03/14 23:04:30    644s] ---------------------------------------------------------------------------------------------
[03/14 23:04:30    644s]  DrvOpt #2 TOTAL                    0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.5    1.0
[03/14 23:04:30    644s] ---------------------------------------------------------------------------------------------
[03/14 23:04:30    644s] 
[03/14 23:04:30    644s] End: GigaOpt DRV Optimization
[03/14 23:04:30    644s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/14 23:04:30    644s] Leakage Power Opt: resetting the buf/inv selection
[03/14 23:04:30    644s] **optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 1379.5M, totSessionCpu=0:10:45 **
[03/14 23:04:31    645s] 
[03/14 23:04:31    645s] Active setup views:
[03/14 23:04:31    645s]  WC_VIEW
[03/14 23:04:31    645s]   Dominating endpoints: 0
[03/14 23:04:31    645s]   Dominating TNS: -0.000
[03/14 23:04:31    645s] 
[03/14 23:04:31    645s] Leakage Power Opt: re-selecting buf/inv list 
[03/14 23:04:31    645s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:04:31    645s] optDesignOneStep: Power Flow
[03/14 23:04:31    645s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:04:31    645s] Deleting Lib Analyzer.
[03/14 23:04:31    645s] Begin: GigaOpt Global Optimization
[03/14 23:04:31    645s] *info: use new DP (enabled)
[03/14 23:04:31    645s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[03/14 23:04:31    645s] Info: 1 clock net  excluded from IPO operation.
[03/14 23:04:31    645s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:45.6/0:26:37.3 (0.4), mem = 1707.3M
[03/14 23:04:31    645s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.4
[03/14 23:04:32    646s] (I,S,L,T): WC_VIEW: 123.35, 42.3076, 1.74078, 167.399
[03/14 23:04:32    646s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:04:32    646s] ### Creating PhyDesignMc. totSessionCpu=0:10:46 mem=1707.3M
[03/14 23:04:32    646s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 23:04:32    646s] OPERPROF: Starting DPlace-Init at level 1, MEM:1707.3M
[03/14 23:04:32    646s] z: 2, totalTracks: 1
[03/14 23:04:32    646s] z: 4, totalTracks: 1
[03/14 23:04:32    646s] z: 6, totalTracks: 1
[03/14 23:04:32    646s] z: 8, totalTracks: 1
[03/14 23:04:32    646s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:04:32    646s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1707.3M
[03/14 23:04:32    646s] OPERPROF:     Starting CMU at level 3, MEM:1707.3M
[03/14 23:04:32    646s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1707.3M
[03/14 23:04:32    646s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:1707.3M
[03/14 23:04:32    646s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1707.3MB).
[03/14 23:04:32    646s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.158, MEM:1707.3M
[03/14 23:04:32    646s] TotalInstCnt at PhyDesignMc Initialization: 37,985
[03/14 23:04:32    646s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:46 mem=1707.3M
[03/14 23:04:32    646s] ### Creating RouteCongInterface, started
[03/14 23:04:32    646s] 
[03/14 23:04:32    646s] Creating Lib Analyzer ...
[03/14 23:04:32    646s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 23:04:32    646s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 23:04:32    646s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 23:04:32    646s] 
[03/14 23:04:33    647s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:48 mem=1707.3M
[03/14 23:04:33    647s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:48 mem=1707.3M
[03/14 23:04:33    647s] Creating Lib Analyzer, finished. 
[03/14 23:04:33    647s] 
[03/14 23:04:33    647s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 23:04:33    647s] 
[03/14 23:04:33    647s] #optDebug: {0, 1.200}
[03/14 23:04:33    647s] ### Creating RouteCongInterface, finished
[03/14 23:04:39    653s] *info: 1 clock net excluded
[03/14 23:04:39    653s] *info: 2 special nets excluded.
[03/14 23:04:39    653s] *info: 178 no-driver nets excluded.
[03/14 23:04:41    655s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1726.4M
[03/14 23:04:41    655s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1726.4M
[03/14 23:04:42    656s] ** GigaOpt Global Opt WNS Slack -2.242  TNS Slack -6291.530 
[03/14 23:04:42    656s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:04:42    656s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:04:42    656s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:04:42    656s] |  -2.242|-6291.530|    49.45%|   0:00:00.0| 1742.4M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
[03/14 23:05:13    687s] |  -2.116|-4580.794|    49.65%|   0:00:31.0| 1850.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
[03/14 23:05:33    707s] |  -1.849|-4030.612|    50.04%|   0:00:20.0| 1895.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/14 23:05:36    710s] |  -1.849|-4030.612|    50.04%|   0:00:03.0| 1895.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/14 23:06:24    758s] |  -1.501|-3002.886|    50.61%|   0:00:48.0| 1895.5M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/14 23:06:51    785s] |  -1.476|-2878.458|    50.69%|   0:00:27.0| 1914.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/14 23:06:59    793s] |  -1.476|-2815.676|    50.79%|   0:00:08.0| 1914.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/14 23:07:02    796s] |  -1.476|-2815.676|    50.79%|   0:00:03.0| 1914.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/14 23:07:21    815s] |  -1.378|-2689.100|    51.08%|   0:00:19.0| 1914.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:07:34    828s] |  -1.363|-2675.144|    51.12%|   0:00:13.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:07:38    832s] |  -1.363|-2671.157|    51.12%|   0:00:04.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:07:41    835s] |  -1.363|-2671.157|    51.12%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:07:51    846s] |  -1.343|-2626.425|    51.33%|   0:00:10.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:08:02    856s] |  -1.333|-2624.614|    51.34%|   0:00:11.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/14 23:08:05    859s] |  -1.333|-2624.608|    51.34%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/14 23:08:08    862s] |  -1.333|-2624.608|    51.34%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/14 23:08:16    871s] |  -1.322|-2611.965|    51.49%|   0:00:08.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/14 23:08:25    879s] |  -1.322|-2612.026|    51.49%|   0:00:09.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/14 23:08:28    882s] |  -1.322|-2611.954|    51.49%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/14 23:08:30    885s] |  -1.322|-2611.954|    51.49%|   0:00:02.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/14 23:08:36    890s] |  -1.322|-2609.047|    51.58%|   0:00:06.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:08:43    897s] |  -1.322|-2609.047|    51.58%|   0:00:07.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:08:46    900s] |  -1.322|-2609.047|    51.58%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:08:49    903s] |  -1.322|-2609.047|    51.58%|   0:00:03.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:08:53    907s] |  -1.322|-2608.331|    51.61%|   0:00:04.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:09:04    918s] |  -1.322|-2608.197|    51.61%|   0:00:11.0| 1933.7M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
[03/14 23:09:04    918s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:09:04    918s] 
[03/14 23:09:04    918s] *** Finish pre-CTS Global Setup Fixing (cpu=0:04:22 real=0:04:22 mem=1933.7M) ***
[03/14 23:09:04    918s] 
[03/14 23:09:04    918s] *** Finish pre-CTS Setup Fixing (cpu=0:04:22 real=0:04:22 mem=1933.7M) ***
[03/14 23:09:04    918s] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:09:04    918s] 0 Ndr or Layer constraints added by optimization 
[03/14 23:09:04    918s] **** End NDR-Layer Usage Statistics ****
[03/14 23:09:04    918s] ** GigaOpt Global Opt End WNS Slack -1.322  TNS Slack -2608.197 
[03/14 23:09:04    918s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1898.6M
[03/14 23:09:04    918s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.093, MEM:1898.6M
[03/14 23:09:04    918s] TotalInstCnt at PhyDesignMc Destruction: 38,716
[03/14 23:09:04    918s] (I,S,L,T): WC_VIEW: 129.098, 44.6684, 1.95132, 175.718
[03/14 23:09:04    918s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.4
[03/14 23:09:04    918s] *** SetupOpt [finish] : cpu/real = 0:04:33.4/0:04:33.1 (1.0), totSession cpu/real = 0:15:19.0/0:31:10.4 (0.5), mem = 1898.6M
[03/14 23:09:04    918s] 
[03/14 23:09:04    918s] =============================================================================================
[03/14 23:09:04    918s]  Step TAT Report for GlobalOpt #1
[03/14 23:09:04    918s] =============================================================================================
[03/14 23:09:04    918s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 23:09:04    918s] ---------------------------------------------------------------------------------------------
[03/14 23:09:04    918s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 23:09:04    918s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 23:09:04    918s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:09:04    918s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 23:09:04    918s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 23:09:04    918s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:09:04    918s] [ TransformInit          ]      1   0:00:08.0  (   2.9 % )     0:00:08.0 /  0:00:08.0    1.0
[03/14 23:09:04    918s] [ OptSingleIteration     ]     25   0:00:01.1  (   0.4 % )     0:04:21.5 /  0:04:21.8    1.0
[03/14 23:09:04    918s] [ OptGetWeight           ]     25   0:00:30.9  (  11.3 % )     0:00:30.9 /  0:00:30.9    1.0
[03/14 23:09:04    918s] [ OptEval                ]     25   0:02:08.9  (  47.2 % )     0:02:08.9 /  0:02:09.0    1.0
[03/14 23:09:04    918s] [ OptCommit              ]     25   0:00:02.6  (   0.9 % )     0:00:02.6 /  0:00:02.6    1.0
[03/14 23:09:04    918s] [ IncrTimingUpdate       ]     19   0:00:08.4  (   3.1 % )     0:00:08.4 /  0:00:08.5    1.0
[03/14 23:09:04    918s] [ PostCommitDelayUpdate  ]     25   0:00:02.7  (   1.0 % )     0:00:18.4 /  0:00:18.3    1.0
[03/14 23:09:04    918s] [ IncrDelayCalc          ]    213   0:00:15.6  (   5.7 % )     0:00:15.6 /  0:00:15.6    1.0
[03/14 23:09:04    918s] [ SetupOptGetWorkingSet  ]     25   0:00:27.9  (  10.2 % )     0:00:27.9 /  0:00:27.9    1.0
[03/14 23:09:04    918s] [ SetupOptGetActiveNode  ]     25   0:00:03.5  (   1.3 % )     0:00:03.5 /  0:00:03.5    1.0
[03/14 23:09:04    918s] [ SetupOptSlackGraph     ]     25   0:00:39.7  (  14.5 % )     0:00:39.7 /  0:00:39.8    1.0
[03/14 23:09:04    918s] [ MISC                   ]          0:00:01.8  (   0.7 % )     0:00:01.8 /  0:00:01.8    1.0
[03/14 23:09:04    918s] ---------------------------------------------------------------------------------------------
[03/14 23:09:04    918s]  GlobalOpt #1 TOTAL                 0:04:33.1  ( 100.0 % )     0:04:33.1 /  0:04:33.4    1.0
[03/14 23:09:04    918s] ---------------------------------------------------------------------------------------------
[03/14 23:09:04    918s] 
[03/14 23:09:04    918s] End: GigaOpt Global Optimization
[03/14 23:09:04    919s] Leakage Power Opt: resetting the buf/inv selection
[03/14 23:09:04    919s] *** Timing NOT met, worst failing slack is -1.322
[03/14 23:09:04    919s] *** Check timing (0:00:00.1)
[03/14 23:09:04    919s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:09:04    919s] optDesignOneStep: Power Flow
[03/14 23:09:04    919s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:09:04    919s] Deleting Lib Analyzer.
[03/14 23:09:04    919s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/14 23:09:04    919s] Info: 1 clock net  excluded from IPO operation.
[03/14 23:09:04    919s] ### Creating LA Mngr. totSessionCpu=0:15:19 mem=1779.6M
[03/14 23:09:04    919s] ### Creating LA Mngr, finished. totSessionCpu=0:15:19 mem=1779.6M
[03/14 23:09:04    919s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/14 23:09:05    919s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1779.6M
[03/14 23:09:05    919s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.113, MEM:1779.6M
[03/14 23:09:05    919s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:09:05    919s] ### Creating PhyDesignMc. totSessionCpu=0:15:19 mem=1798.7M
[03/14 23:09:05    919s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.7M
[03/14 23:09:05    919s] z: 2, totalTracks: 1
[03/14 23:09:05    919s] z: 4, totalTracks: 1
[03/14 23:09:05    919s] z: 6, totalTracks: 1
[03/14 23:09:05    919s] z: 8, totalTracks: 1
[03/14 23:09:05    919s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:09:05    919s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.7M
[03/14 23:09:05    919s] OPERPROF:     Starting CMU at level 3, MEM:1798.7M
[03/14 23:09:05    919s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1798.7M
[03/14 23:09:05    919s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:1798.7M
[03/14 23:09:05    919s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1798.7MB).
[03/14 23:09:05    919s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.159, MEM:1798.7M
[03/14 23:09:05    919s] TotalInstCnt at PhyDesignMc Initialization: 38,716
[03/14 23:09:05    919s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:20 mem=1798.7M
[03/14 23:09:05    919s] Begin: Area Reclaim Optimization
[03/14 23:09:05    919s] 
[03/14 23:09:05    919s] Creating Lib Analyzer ...
[03/14 23:09:05    919s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 23:09:05    919s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 23:09:05    919s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 23:09:05    919s] 
[03/14 23:09:06    921s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:21 mem=1816.7M
[03/14 23:09:06    921s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:21 mem=1816.7M
[03/14 23:09:06    921s] Creating Lib Analyzer, finished. 
[03/14 23:09:06    921s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:21.0/0:31:12.5 (0.5), mem = 1816.7M
[03/14 23:09:06    921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.5
[03/14 23:09:07    921s] (I,S,L,T): WC_VIEW: 129.098, 44.6684, 1.95132, 175.718
[03/14 23:09:07    921s] ### Creating RouteCongInterface, started
[03/14 23:09:07    921s] 
[03/14 23:09:07    921s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 23:09:07    921s] 
[03/14 23:09:07    921s] #optDebug: {0, 1.200}
[03/14 23:09:07    921s] ### Creating RouteCongInterface, finished
[03/14 23:09:08    922s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1816.7M
[03/14 23:09:08    922s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1816.7M
[03/14 23:09:08    923s] Reclaim Optimization WNS Slack -1.322  TNS Slack -2608.197 Density 51.61
[03/14 23:09:08    923s] +----------+---------+--------+---------+------------+--------+
[03/14 23:09:08    923s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 23:09:08    923s] +----------+---------+--------+---------+------------+--------+
[03/14 23:09:08    923s] |    51.61%|        -|  -1.322|-2608.197|   0:00:00.0| 1816.7M|
[03/14 23:09:16    930s] |    51.59%|       94|  -1.322|-2606.552|   0:00:08.0| 1854.8M|
[03/14 23:09:16    930s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 23:09:16    930s] |    51.59%|        0|  -1.322|-2606.552|   0:00:00.0| 1854.8M|
[03/14 23:09:19    933s] |    51.57%|       37|  -1.322|-2606.552|   0:00:03.0| 1854.8M|
[03/14 23:09:31    945s] |    51.25%|     1089|  -1.319|-2606.566|   0:00:12.0| 1854.8M|
[03/14 23:09:33    947s] |    51.22%|      117|  -1.319|-2606.461|   0:00:02.0| 1854.8M|
[03/14 23:09:33    948s] |    51.22%|       11|  -1.319|-2606.433|   0:00:00.0| 1854.8M|
[03/14 23:09:34    948s] |    51.22%|        0|  -1.319|-2606.433|   0:00:01.0| 1854.8M|
[03/14 23:09:34    948s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 23:09:34    948s] |    51.22%|        0|  -1.319|-2606.433|   0:00:00.0| 1854.8M|
[03/14 23:09:34    948s] +----------+---------+--------+---------+------------+--------+
[03/14 23:09:34    948s] Reclaim Optimization End WNS Slack -1.319  TNS Slack -2606.433 Density 51.22
[03/14 23:09:34    948s] 
[03/14 23:09:34    948s] ** Summary: Restruct = 94 Buffer Deletion = 37 Declone = 4 Resize = 1086 **
[03/14 23:09:34    948s] --------------------------------------------------------------
[03/14 23:09:34    948s] |                                   | Total     | Sequential |
[03/14 23:09:34    948s] --------------------------------------------------------------
[03/14 23:09:34    948s] | Num insts resized                 |     969  |       4    |
[03/14 23:09:34    948s] | Num insts undone                  |     130  |       0    |
[03/14 23:09:34    948s] | Num insts Downsized               |     969  |       4    |
[03/14 23:09:34    948s] | Num insts Samesized               |       0  |       0    |
[03/14 23:09:34    948s] | Num insts Upsized                 |       0  |       0    |
[03/14 23:09:34    948s] | Num multiple commits+uncommits    |     119  |       -    |
[03/14 23:09:34    948s] --------------------------------------------------------------
[03/14 23:09:34    948s] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:09:34    948s] 0 Ndr or Layer constraints added by optimization 
[03/14 23:09:34    948s] **** End NDR-Layer Usage Statistics ****
[03/14 23:09:34    948s] End: Core Area Reclaim Optimization (cpu = 0:00:29.1) (real = 0:00:29.0) **
[03/14 23:09:34    949s] (I,S,L,T): WC_VIEW: 128.798, 44.4067, 1.92537, 175.13
[03/14 23:09:34    949s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.5
[03/14 23:09:34    949s] *** AreaOpt [finish] : cpu/real = 0:00:28.2/0:00:28.1 (1.0), totSession cpu/real = 0:15:49.2/0:31:40.6 (0.5), mem = 1854.8M
[03/14 23:09:34    949s] 
[03/14 23:09:34    949s] =============================================================================================
[03/14 23:09:34    949s]  Step TAT Report for AreaOpt #1
[03/14 23:09:34    949s] =============================================================================================
[03/14 23:09:34    949s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 23:09:34    949s] ---------------------------------------------------------------------------------------------
[03/14 23:09:34    949s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 23:09:34    949s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   4.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 23:09:34    949s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:09:34    949s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 23:09:34    949s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:09:34    949s] [ OptSingleIteration     ]      8   0:00:00.8  (   2.6 % )     0:00:24.5 /  0:00:24.6    1.0
[03/14 23:09:34    949s] [ OptGetWeight           ]    287   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/14 23:09:34    949s] [ OptEval                ]    287   0:00:15.1  (  51.7 % )     0:00:15.1 /  0:00:15.0    1.0
[03/14 23:09:34    949s] [ OptCommit              ]    287   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.1
[03/14 23:09:34    949s] [ IncrTimingUpdate       ]    105   0:00:03.7  (  12.8 % )     0:00:03.7 /  0:00:03.7    1.0
[03/14 23:09:34    949s] [ PostCommitDelayUpdate  ]    312   0:00:01.0  (   3.4 % )     0:00:04.6 /  0:00:04.6    1.0
[03/14 23:09:34    949s] [ IncrDelayCalc          ]    363   0:00:03.6  (  12.1 % )     0:00:03.6 /  0:00:03.6    1.0
[03/14 23:09:34    949s] [ MISC                   ]          0:00:03.1  (  10.6 % )     0:00:03.1 /  0:00:03.1    1.0
[03/14 23:09:34    949s] ---------------------------------------------------------------------------------------------
[03/14 23:09:34    949s]  AreaOpt #1 TOTAL                   0:00:29.3  ( 100.0 % )     0:00:29.3 /  0:00:29.4    1.0
[03/14 23:09:34    949s] ---------------------------------------------------------------------------------------------
[03/14 23:09:34    949s] 
[03/14 23:09:34    949s] Executing incremental physical updates
[03/14 23:09:34    949s] Executing incremental physical updates
[03/14 23:09:34    949s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1819.7M
[03/14 23:09:34    949s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.092, MEM:1819.7M
[03/14 23:09:34    949s] TotalInstCnt at PhyDesignMc Destruction: 38,563
[03/14 23:09:35    949s] End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:29, mem=1780.75M, totSessionCpu=0:15:49).
[03/14 23:09:35    949s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1780.7M
[03/14 23:09:35    950s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.104, MEM:1780.7M
[03/14 23:09:35    950s] 
[03/14 23:09:35    950s] *** Start incrementalPlace ***
[03/14 23:09:35    950s] User Input Parameters:
[03/14 23:09:35    950s] - Congestion Driven    : On
[03/14 23:09:35    950s] - Timing Driven        : On
[03/14 23:09:35    950s] - Area-Violation Based : On
[03/14 23:09:35    950s] - Start Rollback Level : -5
[03/14 23:09:35    950s] - Legalized            : On
[03/14 23:09:35    950s] - Window Based         : Off
[03/14 23:09:35    950s] - eDen incr mode       : Off
[03/14 23:09:35    950s] - Small incr mode      : Off
[03/14 23:09:35    950s] 
[03/14 23:09:35    950s] no activity file in design. spp won't run.
[03/14 23:09:36    950s] Effort level <high> specified for reg2reg path_group
[03/14 23:09:36    951s] Collecting buffer chain nets ...
[03/14 23:09:36    951s] No Views given, use default active views for adaptive view pruning
[03/14 23:09:36    951s] SKP will enable view:
[03/14 23:09:36    951s]   WC_VIEW
[03/14 23:09:36    951s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1782.7M
[03/14 23:09:36    951s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.016, MEM:1782.7M
[03/14 23:09:36    951s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1782.7M
[03/14 23:09:36    951s] Starting Early Global Route congestion estimation: mem = 1782.7M
[03/14 23:09:36    951s] (I)       Started Loading and Dumping File ( Curr Mem: 1782.75 MB )
[03/14 23:09:36    951s] (I)       Reading DB...
[03/14 23:09:36    951s] (I)       Read data from FE... (mem=1782.7M)
[03/14 23:09:36    951s] (I)       Read nodes and places... (mem=1782.7M)
[03/14 23:09:36    951s] (I)       Done Read nodes and places (cpu=0.060s, mem=1797.6M)
[03/14 23:09:36    951s] (I)       Read nets... (mem=1797.6M)
[03/14 23:09:37    951s] (I)       Done Read nets (cpu=0.160s, mem=1813.1M)
[03/14 23:09:37    951s] (I)       Done Read data from FE (cpu=0.230s, mem=1813.1M)
[03/14 23:09:37    951s] (I)       before initializing RouteDB syMemory usage = 1813.1 MB
[03/14 23:09:37    951s] (I)       Honor MSV route constraint: false
[03/14 23:09:37    951s] (I)       Maximum routing layer  : 127
[03/14 23:09:37    951s] (I)       Minimum routing layer  : 2
[03/14 23:09:37    951s] (I)       Supply scale factor H  : 1.00
[03/14 23:09:37    951s] (I)       Supply scale factor V  : 1.00
[03/14 23:09:37    951s] (I)       Tracks used by clock wire: 0
[03/14 23:09:37    951s] (I)       Reverse direction      : 
[03/14 23:09:37    951s] (I)       Honor partition pin guides: true
[03/14 23:09:37    951s] (I)       Route selected nets only: false
[03/14 23:09:37    951s] (I)       Route secondary PG pins: false
[03/14 23:09:37    951s] (I)       Second PG max fanout   : 2147483647
[03/14 23:09:37    951s] (I)       Apply function for special wires: true
[03/14 23:09:37    951s] (I)       Layer by layer blockage reading: true
[03/14 23:09:37    951s] (I)       Offset calculation fix : true
[03/14 23:09:37    951s] (I)       Route stripe layer range: 
[03/14 23:09:37    951s] (I)       Honor partition fences : 
[03/14 23:09:37    951s] (I)       Honor partition pin    : 
[03/14 23:09:37    951s] (I)       Honor partition fences with feedthrough: 
[03/14 23:09:37    951s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:09:37    951s] (I)       Use row-based GCell size
[03/14 23:09:37    951s] (I)       Use row-based GCell align
[03/14 23:09:37    951s] (I)       GCell unit size   : 3600
[03/14 23:09:37    951s] (I)       GCell multiplier  : 1
[03/14 23:09:37    951s] (I)       GCell row height  : 3600
[03/14 23:09:37    951s] (I)       Actual row height : 3600
[03/14 23:09:37    951s] (I)       GCell align ref   : 20000 20000
[03/14 23:09:37    951s] [NR-eGR] Track table information for default rule: 
[03/14 23:09:37    951s] [NR-eGR] M1 has no routable track
[03/14 23:09:37    951s] [NR-eGR] M2 has single uniform track structure
[03/14 23:09:37    951s] [NR-eGR] M3 has single uniform track structure
[03/14 23:09:37    951s] [NR-eGR] M4 has single uniform track structure
[03/14 23:09:37    951s] [NR-eGR] M5 has single uniform track structure
[03/14 23:09:37    951s] [NR-eGR] M6 has single uniform track structure
[03/14 23:09:37    951s] [NR-eGR] M7 has single uniform track structure
[03/14 23:09:37    951s] [NR-eGR] M8 has single uniform track structure
[03/14 23:09:37    951s] (I)       ===========================================================================
[03/14 23:09:37    951s] (I)       == Report All Rule Vias ==
[03/14 23:09:37    951s] (I)       ===========================================================================
[03/14 23:09:37    951s] (I)        Via Rule : (Default)
[03/14 23:09:37    951s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:09:37    951s] (I)       ---------------------------------------------------------------------------
[03/14 23:09:37    951s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:09:37    951s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:09:37    951s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:09:37    951s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:09:37    951s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:09:37    951s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:09:37    951s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:09:37    951s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:09:37    951s] (I)       ===========================================================================
[03/14 23:09:37    951s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1813.12 MB )
[03/14 23:09:37    951s] [NR-eGR] Read 232 PG shapes
[03/14 23:09:37    951s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1813.12 MB )
[03/14 23:09:37    951s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:09:37    951s] [NR-eGR] #Instance Blockages : 0
[03/14 23:09:37    951s] [NR-eGR] #PG Blockages       : 232
[03/14 23:09:37    951s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:09:37    951s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:09:37    951s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:09:37    951s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:09:37    951s] (I)       readDataFromPlaceDB
[03/14 23:09:37    951s] (I)       Read net information..
[03/14 23:09:37    951s] [NR-eGR] Read numTotalNets=42907  numIgnoredNets=0
[03/14 23:09:37    951s] (I)       Read testcase time = 0.020 seconds
[03/14 23:09:37    951s] 
[03/14 23:09:37    951s] (I)       early_global_route_priority property id does not exist.
[03/14 23:09:37    951s] (I)       Start initializing grid graph
[03/14 23:09:37    951s] (I)       End initializing grid graph
[03/14 23:09:37    951s] (I)       Model blockages into capacity
[03/14 23:09:37    951s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:09:37    951s] (I)       Started Modeling ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Modeling Layer 1 ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Modeling Layer 2 ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:09:37    951s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Modeling Layer 3 ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:09:37    951s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Modeling Layer 4 ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:09:37    951s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Modeling Layer 5 ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:09:37    951s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Modeling Layer 6 ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:09:37    951s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Modeling Layer 7 ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:09:37    951s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Modeling Layer 8 ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:09:37    951s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       -- layer congestion ratio --
[03/14 23:09:37    951s] (I)       Layer 1 : 0.100000
[03/14 23:09:37    951s] (I)       Layer 2 : 0.700000
[03/14 23:09:37    951s] (I)       Layer 3 : 0.700000
[03/14 23:09:37    951s] (I)       Layer 4 : 0.700000
[03/14 23:09:37    951s] (I)       Layer 5 : 0.700000
[03/14 23:09:37    951s] (I)       Layer 6 : 0.700000
[03/14 23:09:37    951s] (I)       Layer 7 : 0.700000
[03/14 23:09:37    951s] (I)       Layer 8 : 0.700000
[03/14 23:09:37    951s] (I)       ----------------------------
[03/14 23:09:37    951s] (I)       Number of ignored nets = 0
[03/14 23:09:37    951s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:09:37    951s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:09:37    951s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:09:37    951s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:09:37    951s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:09:37    951s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:09:37    951s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:09:37    951s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:09:37    951s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:09:37    951s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:09:37    951s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1822.6 MB
[03/14 23:09:37    951s] (I)       Ndr track 0 does not exist
[03/14 23:09:37    951s] (I)       Layer1  viaCost=300.00
[03/14 23:09:37    951s] (I)       Layer2  viaCost=100.00
[03/14 23:09:37    951s] (I)       Layer3  viaCost=100.00
[03/14 23:09:37    951s] (I)       Layer4  viaCost=100.00
[03/14 23:09:37    951s] (I)       Layer5  viaCost=100.00
[03/14 23:09:37    951s] (I)       Layer6  viaCost=200.00
[03/14 23:09:37    951s] (I)       Layer7  viaCost=100.00
[03/14 23:09:37    951s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:09:37    951s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:09:37    951s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:09:37    951s] (I)       Site width          :   400  (dbu)
[03/14 23:09:37    951s] (I)       Row height          :  3600  (dbu)
[03/14 23:09:37    951s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:09:37    951s] (I)       GCell width         :  3600  (dbu)
[03/14 23:09:37    951s] (I)       GCell height        :  3600  (dbu)
[03/14 23:09:37    951s] (I)       Grid                :   359   358     8
[03/14 23:09:37    951s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:09:37    951s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:09:37    951s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:09:37    951s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:09:37    951s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:09:37    951s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:09:37    951s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:09:37    951s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:09:37    951s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:09:37    951s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:09:37    951s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:09:37    951s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:09:37    951s] (I)       --------------------------------------------------------
[03/14 23:09:37    951s] 
[03/14 23:09:37    951s] [NR-eGR] ============ Routing rule table ============
[03/14 23:09:37    951s] [NR-eGR] Rule id: 0  Nets: 42891 
[03/14 23:09:37    951s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:09:37    951s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:09:37    951s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:09:37    951s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:09:37    951s] [NR-eGR] ========================================
[03/14 23:09:37    951s] [NR-eGR] 
[03/14 23:09:37    951s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:09:37    951s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/14 23:09:37    951s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/14 23:09:37    951s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/14 23:09:37    951s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/14 23:09:37    951s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/14 23:09:37    951s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/14 23:09:37    951s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/14 23:09:37    951s] (I)       After initializing earlyGlobalRoute syMemory usage = 1822.6 MB
[03/14 23:09:37    951s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Started Global Routing ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       ============= Initialization =============
[03/14 23:09:37    951s] (I)       totalPins=148873  totalGlobalPin=144893 (97.33%)
[03/14 23:09:37    951s] (I)       Started Build MST ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Generate topology with single threads
[03/14 23:09:37    951s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/14 23:09:37    951s] [NR-eGR] Layer group 1: route 42891 net(s) in layer range [2, 8]
[03/14 23:09:37    951s] (I)       ============  Phase 1a Route ============
[03/14 23:09:37    951s] (I)       Started Phase 1a ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Usage: 533166 = (275180 H, 257986 V) = (10.58% H, 7.12% V) = (4.953e+05um H, 4.644e+05um V)
[03/14 23:09:37    951s] (I)       
[03/14 23:09:37    951s] (I)       ============  Phase 1b Route ============
[03/14 23:09:37    951s] (I)       Usage: 533166 = (275180 H, 257986 V) = (10.58% H, 7.12% V) = (4.953e+05um H, 4.644e+05um V)
[03/14 23:09:37    951s] (I)       
[03/14 23:09:37    951s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.596988e+05um
[03/14 23:09:37    951s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 23:09:37    951s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 23:09:37    951s] (I)       ============  Phase 1c Route ============
[03/14 23:09:37    951s] (I)       Usage: 533166 = (275180 H, 257986 V) = (10.58% H, 7.12% V) = (4.953e+05um H, 4.644e+05um V)
[03/14 23:09:37    951s] (I)       
[03/14 23:09:37    951s] (I)       ============  Phase 1d Route ============
[03/14 23:09:37    951s] (I)       Usage: 533166 = (275180 H, 257986 V) = (10.58% H, 7.12% V) = (4.953e+05um H, 4.644e+05um V)
[03/14 23:09:37    951s] (I)       
[03/14 23:09:37    951s] (I)       ============  Phase 1e Route ============
[03/14 23:09:37    951s] (I)       Started Phase 1e ( Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Usage: 533166 = (275180 H, 257986 V) = (10.58% H, 7.12% V) = (4.953e+05um H, 4.644e+05um V)
[03/14 23:09:37    951s] (I)       
[03/14 23:09:37    951s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.596988e+05um
[03/14 23:09:37    951s] [NR-eGR] 
[03/14 23:09:37    951s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    951s] (I)       Running layer assignment with 1 threads
[03/14 23:09:37    952s] (I)       Finished Phase 1l ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    952s] (I)       ============  Phase 1l Route ============
[03/14 23:09:37    952s] (I)       
[03/14 23:09:37    952s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 23:09:37    952s] [NR-eGR]                        OverCon           OverCon            
[03/14 23:09:37    952s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 23:09:37    952s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/14 23:09:37    952s] [NR-eGR] ---------------------------------------------------------------
[03/14 23:09:37    952s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:09:37    952s] [NR-eGR]      M2  (2)        13( 0.01%)         3( 0.00%)   ( 0.01%) 
[03/14 23:09:37    952s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:09:37    952s] [NR-eGR]      M4  (4)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:09:37    952s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:09:37    952s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:09:37    952s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:09:37    952s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:09:37    952s] [NR-eGR] ---------------------------------------------------------------
[03/14 23:09:37    952s] [NR-eGR] Total               18( 0.00%)         3( 0.00%)   ( 0.00%) 
[03/14 23:09:37    952s] [NR-eGR] 
[03/14 23:09:37    952s] (I)       Finished Global Routing ( CPU: 0.60 sec, Real: 0.60 sec, Curr Mem: 1822.62 MB )
[03/14 23:09:37    952s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/14 23:09:37    952s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:09:37    952s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:09:37    952s] Early Global Route congestion estimation runtime: 1.02 seconds, mem = 1822.6M
[03/14 23:09:37    952s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.030, REAL:1.021, MEM:1822.6M
[03/14 23:09:37    952s] OPERPROF: Starting HotSpotCal at level 1, MEM:1822.6M
[03/14 23:09:37    952s] [hotspot] +------------+---------------+---------------+
[03/14 23:09:37    952s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 23:09:37    952s] [hotspot] +------------+---------------+---------------+
[03/14 23:09:37    952s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 23:09:37    952s] [hotspot] +------------+---------------+---------------+
[03/14 23:09:37    952s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:09:37    952s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 23:09:37    952s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1822.6M
[03/14 23:09:37    952s] 
[03/14 23:09:37    952s] === incrementalPlace Internal Loop 1 ===
[03/14 23:09:37    952s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/14 23:09:37    952s] OPERPROF: Starting IPInitSPData at level 1, MEM:1822.6M
[03/14 23:09:37    952s] z: 2, totalTracks: 1
[03/14 23:09:37    952s] z: 4, totalTracks: 1
[03/14 23:09:37    952s] z: 6, totalTracks: 1
[03/14 23:09:37    952s] z: 8, totalTracks: 1
[03/14 23:09:37    952s] #spOpts: N=65 minPadR=1.1 
[03/14 23:09:37    952s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1822.6M
[03/14 23:09:38    952s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.215, MEM:1822.6M
[03/14 23:09:38    952s] OPERPROF:   Starting post-place ADS at level 2, MEM:1822.6M
[03/14 23:09:38    952s] ADSU 0.512 -> 0.512. GS 14.400
[03/14 23:09:38    952s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.110, REAL:0.110, MEM:1822.6M
[03/14 23:09:38    952s] OPERPROF:   Starting spMPad at level 2, MEM:1822.6M
[03/14 23:09:38    952s] OPERPROF:     Starting spContextMPad at level 3, MEM:1822.6M
[03/14 23:09:38    952s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1822.6M
[03/14 23:09:38    952s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.023, MEM:1822.6M
[03/14 23:09:38    952s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1822.6M
[03/14 23:09:38    952s] no activity file in design. spp won't run.
[03/14 23:09:38    952s] [spp] 0
[03/14 23:09:38    952s] [adp] 0:1:1:3
[03/14 23:09:38    952s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.013, MEM:1822.6M
[03/14 23:09:38    952s] SP #FI/SF FL/PI 0/0 38563/0
[03/14 23:09:38    952s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.440, REAL:0.442, MEM:1822.6M
[03/14 23:09:38    952s] PP off. flexM 0
[03/14 23:09:38    952s] OPERPROF: Starting CDPad at level 1, MEM:1822.6M
[03/14 23:09:38    952s] 3DP is on.
[03/14 23:09:38    952s] 3DP OF M2 0.000, M4 0.000. Diff 0
[03/14 23:09:38    952s] design sh 0.046.
[03/14 23:09:38    952s] design sh 0.046.
[03/14 23:09:38    952s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/14 23:09:38    952s] design sh 0.046.
[03/14 23:09:39    953s] CDPadU 0.608 -> 0.572. R=0.512, N=38563, GS=1.800
[03/14 23:09:39    953s] OPERPROF: Finished CDPad at level 1, CPU:0.770, REAL:0.773, MEM:1822.6M
[03/14 23:09:39    953s] OPERPROF: Starting InitSKP at level 1, MEM:1822.6M
[03/14 23:09:39    953s] no activity file in design. spp won't run.
[03/14 23:09:41    955s] no activity file in design. spp won't run.
[03/14 23:09:45    959s] *** Finished SKP initialization (cpu=0:00:06.1, real=0:00:06.0)***
[03/14 23:09:45    959s] OPERPROF: Finished InitSKP at level 1, CPU:6.130, REAL:6.124, MEM:1877.2M
[03/14 23:09:45    959s] NP #FI/FS/SF FL/PI: 0/0/0 38563/0
[03/14 23:09:45    959s] no activity file in design. spp won't run.
[03/14 23:09:45    959s] 
[03/14 23:09:45    959s] AB Est...
[03/14 23:09:45    959s] OPERPROF: Starting npPlace at level 1, MEM:1885.3M
[03/14 23:09:45    960s] OPERPROF: Finished npPlace at level 1, CPU:0.270, REAL:0.275, MEM:2049.5M
[03/14 23:09:45    960s] Iteration  5: Skipped, with CDP Off
[03/14 23:09:45    960s] 
[03/14 23:09:45    960s] AB Est...
[03/14 23:09:45    960s] OPERPROF: Starting npPlace at level 1, MEM:2049.5M
[03/14 23:09:46    960s] OPERPROF: Finished npPlace at level 1, CPU:0.230, REAL:0.229, MEM:2049.5M
[03/14 23:09:46    960s] Iteration  6: Skipped, with CDP Off
[03/14 23:09:46    960s] 
[03/14 23:09:46    960s] AB Est...
[03/14 23:09:46    960s] OPERPROF: Starting npPlace at level 1, MEM:2049.5M
[03/14 23:09:46    960s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.215, MEM:2049.5M
[03/14 23:09:46    960s] Iteration  7: Skipped, with CDP Off
[03/14 23:09:46    961s] OPERPROF: Starting npPlace at level 1, MEM:2049.5M
[03/14 23:09:46    961s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 23:09:46    961s] No instances found in the vector
[03/14 23:09:46    961s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2049.5M, DRC: 0)
[03/14 23:09:46    961s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:10:19    993s] Iteration  8: Total net bbox = 8.726e+05 (4.81e+05 3.92e+05)
[03/14 23:10:19    993s]               Est.  stn bbox = 1.068e+06 (5.71e+05 4.98e+05)
[03/14 23:10:19    993s]               cpu = 0:00:32.4 real = 0:00:33.0 mem = 2076.6M
[03/14 23:10:19    993s] OPERPROF: Finished npPlace at level 1, CPU:32.610, REAL:32.550, MEM:2076.6M
[03/14 23:10:19    993s] no activity file in design. spp won't run.
[03/14 23:10:19    993s] NP #FI/FS/SF FL/PI: 0/0/0 38563/0
[03/14 23:10:19    993s] no activity file in design. spp won't run.
[03/14 23:10:19    994s] OPERPROF: Starting npPlace at level 1, MEM:2076.6M
[03/14 23:10:20    994s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 23:10:20    994s] No instances found in the vector
[03/14 23:10:20    994s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2076.6M, DRC: 0)
[03/14 23:10:20    994s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:11:36   1071s] Iteration  9: Total net bbox = 8.830e+05 (4.86e+05 3.97e+05)
[03/14 23:11:36   1071s]               Est.  stn bbox = 1.080e+06 (5.76e+05 5.03e+05)
[03/14 23:11:36   1071s]               cpu = 0:01:16 real = 0:01:16 mem = 2072.8M
[03/14 23:11:36   1071s] OPERPROF: Finished npPlace at level 1, CPU:76.710, REAL:76.505, MEM:2072.8M
[03/14 23:11:36   1071s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2072.8M
[03/14 23:11:36   1071s] Starting Early Global Route rough congestion estimation: mem = 2072.8M
[03/14 23:11:36   1071s] (I)       Started Loading and Dumping File ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Reading DB...
[03/14 23:11:36   1071s] (I)       Read data from FE... (mem=2072.8M)
[03/14 23:11:36   1071s] (I)       Read nodes and places... (mem=2072.8M)
[03/14 23:11:36   1071s] (I)       Done Read nodes and places (cpu=0.050s, mem=2072.8M)
[03/14 23:11:36   1071s] (I)       Read nets... (mem=2072.8M)
[03/14 23:11:36   1071s] (I)       Done Read nets (cpu=0.140s, mem=2072.8M)
[03/14 23:11:36   1071s] (I)       Done Read data from FE (cpu=0.190s, mem=2072.8M)
[03/14 23:11:36   1071s] (I)       before initializing RouteDB syMemory usage = 2072.8 MB
[03/14 23:11:36   1071s] (I)       Print mode             : 2
[03/14 23:11:36   1071s] (I)       Stop if highly congested: false
[03/14 23:11:36   1071s] (I)       Honor MSV route constraint: false
[03/14 23:11:36   1071s] (I)       Maximum routing layer  : 127
[03/14 23:11:36   1071s] (I)       Minimum routing layer  : 2
[03/14 23:11:36   1071s] (I)       Supply scale factor H  : 1.00
[03/14 23:11:36   1071s] (I)       Supply scale factor V  : 1.00
[03/14 23:11:36   1071s] (I)       Tracks used by clock wire: 0
[03/14 23:11:36   1071s] (I)       Reverse direction      : 
[03/14 23:11:36   1071s] (I)       Honor partition pin guides: true
[03/14 23:11:36   1071s] (I)       Route selected nets only: false
[03/14 23:11:36   1071s] (I)       Route secondary PG pins: false
[03/14 23:11:36   1071s] (I)       Second PG max fanout   : 2147483647
[03/14 23:11:36   1071s] (I)       Assign partition pins  : false
[03/14 23:11:36   1071s] (I)       Support large GCell    : true
[03/14 23:11:36   1071s] (I)       Number of rows per GCell: 3
[03/14 23:11:36   1071s] (I)       Max num rows per GCell : 32
[03/14 23:11:36   1071s] (I)       Apply function for special wires: true
[03/14 23:11:36   1071s] (I)       Layer by layer blockage reading: true
[03/14 23:11:36   1071s] (I)       Offset calculation fix : true
[03/14 23:11:36   1071s] (I)       Route stripe layer range: 
[03/14 23:11:36   1071s] (I)       Honor partition fences : 
[03/14 23:11:36   1071s] (I)       Honor partition pin    : 
[03/14 23:11:36   1071s] (I)       Honor partition fences with feedthrough: 
[03/14 23:11:36   1071s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:11:36   1071s] (I)       Use row-based GCell size
[03/14 23:11:36   1071s] (I)       Use row-based GCell align
[03/14 23:11:36   1071s] (I)       GCell unit size   : 3600
[03/14 23:11:36   1071s] (I)       GCell multiplier  : 3
[03/14 23:11:36   1071s] (I)       GCell row height  : 3600
[03/14 23:11:36   1071s] (I)       Actual row height : 3600
[03/14 23:11:36   1071s] (I)       GCell align ref   : 20000 20000
[03/14 23:11:36   1071s] [NR-eGR] Track table information for default rule: 
[03/14 23:11:36   1071s] [NR-eGR] M1 has no routable track
[03/14 23:11:36   1071s] [NR-eGR] M2 has single uniform track structure
[03/14 23:11:36   1071s] [NR-eGR] M3 has single uniform track structure
[03/14 23:11:36   1071s] [NR-eGR] M4 has single uniform track structure
[03/14 23:11:36   1071s] [NR-eGR] M5 has single uniform track structure
[03/14 23:11:36   1071s] [NR-eGR] M6 has single uniform track structure
[03/14 23:11:36   1071s] [NR-eGR] M7 has single uniform track structure
[03/14 23:11:36   1071s] [NR-eGR] M8 has single uniform track structure
[03/14 23:11:36   1071s] (I)       ===========================================================================
[03/14 23:11:36   1071s] (I)       == Report All Rule Vias ==
[03/14 23:11:36   1071s] (I)       ===========================================================================
[03/14 23:11:36   1071s] (I)        Via Rule : (Default)
[03/14 23:11:36   1071s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:11:36   1071s] (I)       ---------------------------------------------------------------------------
[03/14 23:11:36   1071s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:11:36   1071s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:11:36   1071s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:11:36   1071s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:11:36   1071s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:11:36   1071s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:11:36   1071s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:11:36   1071s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:11:36   1071s] (I)       ===========================================================================
[03/14 23:11:36   1071s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] [NR-eGR] Read 232 PG shapes
[03/14 23:11:36   1071s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:11:36   1071s] [NR-eGR] #Instance Blockages : 0
[03/14 23:11:36   1071s] [NR-eGR] #PG Blockages       : 232
[03/14 23:11:36   1071s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:11:36   1071s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:11:36   1071s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:11:36   1071s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:11:36   1071s] (I)       readDataFromPlaceDB
[03/14 23:11:36   1071s] (I)       Read net information..
[03/14 23:11:36   1071s] [NR-eGR] Read numTotalNets=42907  numIgnoredNets=0
[03/14 23:11:36   1071s] (I)       Read testcase time = 0.020 seconds
[03/14 23:11:36   1071s] 
[03/14 23:11:36   1071s] (I)       early_global_route_priority property id does not exist.
[03/14 23:11:36   1071s] (I)       Start initializing grid graph
[03/14 23:11:36   1071s] (I)       End initializing grid graph
[03/14 23:11:36   1071s] (I)       Model blockages into capacity
[03/14 23:11:36   1071s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:11:36   1071s] (I)       Started Modeling ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Modeling Layer 1 ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Modeling Layer 2 ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:11:36   1071s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Modeling Layer 3 ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:11:36   1071s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Modeling Layer 4 ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:11:36   1071s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Modeling Layer 5 ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:11:36   1071s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Modeling Layer 6 ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:11:36   1071s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Modeling Layer 7 ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:11:36   1071s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Modeling Layer 8 ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:11:36   1071s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       -- layer congestion ratio --
[03/14 23:11:36   1071s] (I)       Layer 1 : 0.100000
[03/14 23:11:36   1071s] (I)       Layer 2 : 0.700000
[03/14 23:11:36   1071s] (I)       Layer 3 : 0.700000
[03/14 23:11:36   1071s] (I)       Layer 4 : 0.700000
[03/14 23:11:36   1071s] (I)       Layer 5 : 0.700000
[03/14 23:11:36   1071s] (I)       Layer 6 : 0.700000
[03/14 23:11:36   1071s] (I)       Layer 7 : 0.700000
[03/14 23:11:36   1071s] (I)       Layer 8 : 0.700000
[03/14 23:11:36   1071s] (I)       ----------------------------
[03/14 23:11:36   1071s] (I)       Number of ignored nets = 0
[03/14 23:11:36   1071s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:11:36   1071s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:11:36   1071s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:11:36   1071s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:11:36   1071s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:11:36   1071s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:11:36   1071s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:11:36   1071s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:11:36   1071s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:11:36   1071s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:11:36   1071s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2072.8 MB
[03/14 23:11:36   1071s] (I)       Ndr track 0 does not exist
[03/14 23:11:36   1071s] (I)       Layer1  viaCost=300.00
[03/14 23:11:36   1071s] (I)       Layer2  viaCost=100.00
[03/14 23:11:36   1071s] (I)       Layer3  viaCost=100.00
[03/14 23:11:36   1071s] (I)       Layer4  viaCost=100.00
[03/14 23:11:36   1071s] (I)       Layer5  viaCost=100.00
[03/14 23:11:36   1071s] (I)       Layer6  viaCost=200.00
[03/14 23:11:36   1071s] (I)       Layer7  viaCost=100.00
[03/14 23:11:36   1071s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:11:36   1071s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:11:36   1071s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:11:36   1071s] (I)       Site width          :   400  (dbu)
[03/14 23:11:36   1071s] (I)       Row height          :  3600  (dbu)
[03/14 23:11:36   1071s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:11:36   1071s] (I)       GCell width         : 10800  (dbu)
[03/14 23:11:36   1071s] (I)       GCell height        : 10800  (dbu)
[03/14 23:11:36   1071s] (I)       Grid                :   120   120     8
[03/14 23:11:36   1071s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:11:36   1071s] (I)       Vertical capacity   :     0 10800     0 10800     0 10800     0 10800
[03/14 23:11:36   1071s] (I)       Horizontal capacity :     0     0 10800     0 10800     0 10800     0
[03/14 23:11:36   1071s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:11:36   1071s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:11:36   1071s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:11:36   1071s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:11:36   1071s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:11:36   1071s] (I)       Num tracks per GCell: 30.00 27.00 27.00 27.00 27.00 27.00  6.75  6.75
[03/14 23:11:36   1071s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:11:36   1071s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:11:36   1071s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:11:36   1071s] (I)       --------------------------------------------------------
[03/14 23:11:36   1071s] 
[03/14 23:11:36   1071s] [NR-eGR] ============ Routing rule table ============
[03/14 23:11:36   1071s] [NR-eGR] Rule id: 0  Nets: 42907 
[03/14 23:11:36   1071s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:11:36   1071s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:11:36   1071s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:11:36   1071s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:11:36   1071s] [NR-eGR] ========================================
[03/14 23:11:36   1071s] [NR-eGR] 
[03/14 23:11:36   1071s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:11:36   1071s] (I)       blocked tracks on layer2 : = 11124 / 388200 (2.87%)
[03/14 23:11:36   1071s] (I)       blocked tracks on layer3 : = 1160 / 386640 (0.30%)
[03/14 23:11:36   1071s] (I)       blocked tracks on layer4 : = 37284 / 388200 (9.60%)
[03/14 23:11:36   1071s] (I)       blocked tracks on layer5 : = 0 / 386640 (0.00%)
[03/14 23:11:36   1071s] (I)       blocked tracks on layer6 : = 0 / 388200 (0.00%)
[03/14 23:11:36   1071s] (I)       blocked tracks on layer7 : = 0 / 96720 (0.00%)
[03/14 23:11:36   1071s] (I)       blocked tracks on layer8 : = 0 / 96960 (0.00%)
[03/14 23:11:36   1071s] (I)       After initializing earlyGlobalRoute syMemory usage = 2072.8 MB
[03/14 23:11:36   1071s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       ============= Initialization =============
[03/14 23:11:36   1071s] (I)       numLocalWires=78154  numGlobalNetBranches=25176  numLocalNetBranches=14003
[03/14 23:11:36   1071s] (I)       totalPins=148905  totalGlobalPin=97675 (65.60%)
[03/14 23:11:36   1071s] (I)       Started Build MST ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Generate topology with single threads
[03/14 23:11:36   1071s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       total 2D Cap : 2083295 = (869282 H, 1214013 V)
[03/14 23:11:36   1071s] (I)       ============  Phase 1a Route ============
[03/14 23:11:36   1071s] (I)       Started Phase 1a ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 23:11:36   1071s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2072.82 MB )
[03/14 23:11:36   1071s] (I)       Usage: 182879 = (99419 H, 83460 V) = (11.44% H, 6.87% V) = (5.369e+05um H, 4.507e+05um V)
[03/14 23:11:36   1071s] (I)       
[03/14 23:11:36   1071s] (I)       ============  Phase 1b Route ============
[03/14 23:11:36   1071s] (I)       Usage: 182879 = (99419 H, 83460 V) = (11.44% H, 6.87% V) = (5.369e+05um H, 4.507e+05um V)
[03/14 23:11:36   1071s] (I)       
[03/14 23:11:36   1071s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 23:11:36   1071s] 
[03/14 23:11:36   1071s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:11:36   1071s] Finished Early Global Route rough congestion estimation: mem = 2072.8M
[03/14 23:11:36   1071s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.410, REAL:0.403, MEM:2072.8M
[03/14 23:11:36   1071s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/14 23:11:36   1071s] OPERPROF: Starting CDPad at level 1, MEM:2072.8M
[03/14 23:11:37   1071s] CDPadU 0.572 -> 0.572. R=0.512, N=38563, GS=5.400
[03/14 23:11:37   1071s] OPERPROF: Finished CDPad at level 1, CPU:0.240, REAL:0.243, MEM:2072.8M
[03/14 23:11:37   1071s] no activity file in design. spp won't run.
[03/14 23:11:37   1071s] NP #FI/FS/SF FL/PI: 0/0/0 38563/0
[03/14 23:11:37   1071s] no activity file in design. spp won't run.
[03/14 23:11:37   1072s] OPERPROF: Starting npPlace at level 1, MEM:2072.8M
[03/14 23:11:37   1072s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 23:11:37   1072s] No instances found in the vector
[03/14 23:11:37   1072s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2072.8M, DRC: 0)
[03/14 23:11:37   1072s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:11:39   1074s] OPERPROF: Finished npPlace at level 1, CPU:1.950, REAL:1.949, MEM:2078.6M
[03/14 23:11:39   1074s] no activity file in design. spp won't run.
[03/14 23:11:39   1074s] NP #FI/FS/SF FL/PI: 0/0/0 38563/0
[03/14 23:11:39   1074s] no activity file in design. spp won't run.
[03/14 23:11:40   1074s] OPERPROF: Starting npPlace at level 1, MEM:2078.6M
[03/14 23:11:40   1075s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 23:11:40   1075s] No instances found in the vector
[03/14 23:11:40   1075s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2078.6M, DRC: 0)
[03/14 23:11:40   1075s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:12:21   1116s] Iteration 10: Total net bbox = 8.740e+05 (4.76e+05 3.98e+05)
[03/14 23:12:21   1116s]               Est.  stn bbox = 1.069e+06 (5.66e+05 5.03e+05)
[03/14 23:12:21   1116s]               cpu = 0:00:41.4 real = 0:00:41.0 mem = 2082.4M
[03/14 23:12:21   1116s] OPERPROF: Finished npPlace at level 1, CPU:41.540, REAL:41.463, MEM:2082.4M
[03/14 23:12:21   1116s] no activity file in design. spp won't run.
[03/14 23:12:21   1116s] NP #FI/FS/SF FL/PI: 0/0/0 38563/0
[03/14 23:12:22   1116s] no activity file in design. spp won't run.
[03/14 23:12:22   1117s] OPERPROF: Starting npPlace at level 1, MEM:2082.4M
[03/14 23:12:22   1117s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 23:12:22   1117s] No instances found in the vector
[03/14 23:12:22   1117s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2082.4M, DRC: 0)
[03/14 23:12:22   1117s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:13:01   1156s] Iteration 11: Total net bbox = 8.806e+05 (4.72e+05 4.08e+05)
[03/14 23:13:01   1156s]               Est.  stn bbox = 1.074e+06 (5.61e+05 5.13e+05)
[03/14 23:13:01   1156s]               cpu = 0:00:39.3 real = 0:00:39.0 mem = 2083.2M
[03/14 23:13:01   1156s] OPERPROF: Finished npPlace at level 1, CPU:39.450, REAL:39.347, MEM:2083.2M
[03/14 23:13:01   1156s] no activity file in design. spp won't run.
[03/14 23:13:01   1156s] NP #FI/FS/SF FL/PI: 0/0/0 38563/0
[03/14 23:13:02   1156s] no activity file in design. spp won't run.
[03/14 23:13:02   1157s] OPERPROF: Starting npPlace at level 1, MEM:2083.2M
[03/14 23:13:02   1157s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/14 23:13:02   1157s] No instances found in the vector
[03/14 23:13:02   1157s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2083.2M, DRC: 0)
[03/14 23:13:02   1157s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:13:19   1174s] Iteration 12: Total net bbox = 8.865e+05 (4.77e+05 4.10e+05)
[03/14 23:13:19   1174s]               Est.  stn bbox = 1.081e+06 (5.66e+05 5.15e+05)
[03/14 23:13:19   1174s]               cpu = 0:00:16.7 real = 0:00:17.0 mem = 2085.5M
[03/14 23:13:19   1174s] OPERPROF: Finished npPlace at level 1, CPU:16.900, REAL:16.891, MEM:2085.5M
[03/14 23:13:19   1174s] Move report: Timing Driven Placement moves 38563 insts, mean move: 12.52 um, max move: 191.28 um
[03/14 23:13:19   1174s] 	Max move on inst (kmem_instance/FE_OFC1271_N232): (125.20, 316.00) --> (69.68, 451.76)
[03/14 23:13:19   1174s] no activity file in design. spp won't run.
[03/14 23:13:19   1174s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.015, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2081.1M
[03/14 23:13:19   1174s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.060, REAL:0.052, MEM:2081.1M
[03/14 23:13:19   1174s] 
[03/14 23:13:19   1174s] Finished Incremental Placement (cpu=0:03:42, real=0:03:42, mem=2081.1M)
[03/14 23:13:19   1174s] CongRepair sets shifter mode to gplace
[03/14 23:13:19   1174s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2081.1M
[03/14 23:13:19   1174s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2081.1M
[03/14 23:13:19   1174s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2081.1M
[03/14 23:13:19   1174s] z: 2, totalTracks: 1
[03/14 23:13:19   1174s] z: 4, totalTracks: 1
[03/14 23:13:19   1174s] z: 6, totalTracks: 1
[03/14 23:13:19   1174s] z: 8, totalTracks: 1
[03/14 23:13:19   1174s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:13:19   1174s] All LLGs are deleted
[03/14 23:13:19   1174s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2081.1M
[03/14 23:13:19   1174s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2081.1M
[03/14 23:13:19   1174s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2081.1M
[03/14 23:13:19   1174s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2081.1M
[03/14 23:13:19   1174s] Core basic site is core
[03/14 23:13:19   1174s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 23:13:19   1174s] SiteArray: use 4,620,288 bytes
[03/14 23:13:19   1174s] SiteArray: current memory after site array memory allocation 2085.5M
[03/14 23:13:19   1174s] SiteArray: FP blocked sites are writable
[03/14 23:13:19   1174s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:13:19   1174s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2085.5M
[03/14 23:13:19   1174s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 23:13:19   1174s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.100, REAL:0.102, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:         Starting CMU at level 5, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.122, MEM:2085.5M
[03/14 23:13:19   1174s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2085.5MB).
[03/14 23:13:19   1174s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.180, REAL:0.175, MEM:2085.5M
[03/14 23:13:19   1174s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.180, REAL:0.175, MEM:2085.5M
[03/14 23:13:19   1174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.2
[03/14 23:13:19   1174s] OPERPROF:   Starting RefinePlace at level 2, MEM:2085.5M
[03/14 23:13:19   1174s] *** Starting refinePlace (0:19:34 mem=2085.5M) ***
[03/14 23:13:19   1174s] Total net bbox length = 8.820e+05 (4.712e+05 4.108e+05) (ext = 4.166e+04)
[03/14 23:13:19   1174s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:13:19   1174s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2085.5M
[03/14 23:13:19   1174s] Starting refinePlace ...
[03/14 23:13:19   1174s] ** Cut row section cpu time 0:00:00.0.
[03/14 23:13:19   1174s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:13:20   1175s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=2085.5MB) @(0:19:34 - 0:19:36).
[03/14 23:13:20   1175s] Move report: preRPlace moves 38563 insts, mean move: 0.53 um, max move: 6.19 um
[03/14 23:13:20   1175s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_81_): (454.81, 198.20) --> (458.20, 195.40)
[03/14 23:13:20   1175s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/14 23:13:20   1175s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:13:20   1175s] Placement tweakage begins.
[03/14 23:13:21   1175s] wire length = 1.037e+06
[03/14 23:13:25   1179s] wire length = 1.008e+06
[03/14 23:13:25   1179s] Placement tweakage ends.
[03/14 23:13:25   1179s] Move report: tweak moves 5710 insts, mean move: 2.92 um, max move: 33.60 um
[03/14 23:13:25   1179s] 	Max move on inst (qmem_instance/FE_OFC672_n1270): (114.40, 303.40) --> (80.80, 303.40)
[03/14 23:13:25   1179s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.2, real=0:00:05.0, mem=2085.5MB) @(0:19:36 - 0:19:40).
[03/14 23:13:25   1180s] 
[03/14 23:13:25   1180s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/14 23:13:26   1181s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:13:26   1181s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2085.5MB) @(0:19:40 - 0:19:41).
[03/14 23:13:26   1181s] Move report: Detail placement moves 38563 insts, mean move: 0.95 um, max move: 33.88 um
[03/14 23:13:26   1181s] 	Max move on inst (qmem_instance/FE_OFC672_n1270): (113.78, 304.30) --> (80.80, 303.40)
[03/14 23:13:26   1181s] 	Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 2085.5MB
[03/14 23:13:26   1181s] Statistics of distance of Instance movement in refine placement:
[03/14 23:13:26   1181s]   maximum (X+Y) =        33.88 um
[03/14 23:13:26   1181s]   inst (qmem_instance/FE_OFC672_n1270) with max move: (113.781, 304.3) -> (80.8, 303.4)
[03/14 23:13:26   1181s]   mean    (X+Y) =         0.95 um
[03/14 23:13:26   1181s] Summary Report:
[03/14 23:13:26   1181s] Instances move: 38563 (out of 38563 movable)
[03/14 23:13:26   1181s] Instances flipped: 0
[03/14 23:13:26   1181s] Mean displacement: 0.95 um
[03/14 23:13:26   1181s] Max displacement: 33.88 um (Instance: qmem_instance/FE_OFC672_n1270) (113.781, 304.3) -> (80.8, 303.4)
[03/14 23:13:26   1181s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
[03/14 23:13:26   1181s] Total instances moved : 38563
[03/14 23:13:26   1181s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.690, REAL:6.638, MEM:2085.5M
[03/14 23:13:26   1181s] Total net bbox length = 8.567e+05 (4.443e+05 4.124e+05) (ext = 4.170e+04)
[03/14 23:13:26   1181s] Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 2085.5MB
[03/14 23:13:26   1181s] [CPU] RefinePlace/total (cpu=0:00:06.8, real=0:00:07.0, mem=2085.5MB) @(0:19:34 - 0:19:41).
[03/14 23:13:26   1181s] *** Finished refinePlace (0:19:41 mem=2085.5M) ***
[03/14 23:13:26   1181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.2
[03/14 23:13:26   1181s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.790, REAL:6.749, MEM:2085.5M
[03/14 23:13:26   1181s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2085.5M
[03/14 23:13:26   1181s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.091, MEM:2085.5M
[03/14 23:13:26   1181s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.060, REAL:7.016, MEM:2085.5M
[03/14 23:13:26   1181s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2085.5M
[03/14 23:13:26   1181s] Starting Early Global Route congestion estimation: mem = 2085.5M
[03/14 23:13:26   1181s] (I)       Started Loading and Dumping File ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Reading DB...
[03/14 23:13:26   1181s] (I)       Read data from FE... (mem=2085.5M)
[03/14 23:13:26   1181s] (I)       Read nodes and places... (mem=2085.5M)
[03/14 23:13:26   1181s] (I)       Done Read nodes and places (cpu=0.050s, mem=2085.5M)
[03/14 23:13:26   1181s] (I)       Read nets... (mem=2085.5M)
[03/14 23:13:26   1181s] (I)       Done Read nets (cpu=0.140s, mem=2085.5M)
[03/14 23:13:26   1181s] (I)       Done Read data from FE (cpu=0.190s, mem=2085.5M)
[03/14 23:13:26   1181s] (I)       before initializing RouteDB syMemory usage = 2085.5 MB
[03/14 23:13:26   1181s] (I)       Honor MSV route constraint: false
[03/14 23:13:26   1181s] (I)       Maximum routing layer  : 127
[03/14 23:13:26   1181s] (I)       Minimum routing layer  : 2
[03/14 23:13:26   1181s] (I)       Supply scale factor H  : 1.00
[03/14 23:13:26   1181s] (I)       Supply scale factor V  : 1.00
[03/14 23:13:26   1181s] (I)       Tracks used by clock wire: 0
[03/14 23:13:26   1181s] (I)       Reverse direction      : 
[03/14 23:13:26   1181s] (I)       Honor partition pin guides: true
[03/14 23:13:26   1181s] (I)       Route selected nets only: false
[03/14 23:13:26   1181s] (I)       Route secondary PG pins: false
[03/14 23:13:26   1181s] (I)       Second PG max fanout   : 2147483647
[03/14 23:13:26   1181s] (I)       Apply function for special wires: true
[03/14 23:13:26   1181s] (I)       Layer by layer blockage reading: true
[03/14 23:13:26   1181s] (I)       Offset calculation fix : true
[03/14 23:13:26   1181s] (I)       Route stripe layer range: 
[03/14 23:13:26   1181s] (I)       Honor partition fences : 
[03/14 23:13:26   1181s] (I)       Honor partition pin    : 
[03/14 23:13:26   1181s] (I)       Honor partition fences with feedthrough: 
[03/14 23:13:26   1181s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:13:26   1181s] (I)       Use row-based GCell size
[03/14 23:13:26   1181s] (I)       Use row-based GCell align
[03/14 23:13:26   1181s] (I)       GCell unit size   : 3600
[03/14 23:13:26   1181s] (I)       GCell multiplier  : 1
[03/14 23:13:26   1181s] (I)       GCell row height  : 3600
[03/14 23:13:26   1181s] (I)       Actual row height : 3600
[03/14 23:13:26   1181s] (I)       GCell align ref   : 20000 20000
[03/14 23:13:26   1181s] [NR-eGR] Track table information for default rule: 
[03/14 23:13:26   1181s] [NR-eGR] M1 has no routable track
[03/14 23:13:26   1181s] [NR-eGR] M2 has single uniform track structure
[03/14 23:13:26   1181s] [NR-eGR] M3 has single uniform track structure
[03/14 23:13:26   1181s] [NR-eGR] M4 has single uniform track structure
[03/14 23:13:26   1181s] [NR-eGR] M5 has single uniform track structure
[03/14 23:13:26   1181s] [NR-eGR] M6 has single uniform track structure
[03/14 23:13:26   1181s] [NR-eGR] M7 has single uniform track structure
[03/14 23:13:26   1181s] [NR-eGR] M8 has single uniform track structure
[03/14 23:13:26   1181s] (I)       ===========================================================================
[03/14 23:13:26   1181s] (I)       == Report All Rule Vias ==
[03/14 23:13:26   1181s] (I)       ===========================================================================
[03/14 23:13:26   1181s] (I)        Via Rule : (Default)
[03/14 23:13:26   1181s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:13:26   1181s] (I)       ---------------------------------------------------------------------------
[03/14 23:13:26   1181s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:13:26   1181s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:13:26   1181s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:13:26   1181s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:13:26   1181s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:13:26   1181s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:13:26   1181s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:13:26   1181s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:13:26   1181s] (I)       ===========================================================================
[03/14 23:13:26   1181s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] [NR-eGR] Read 232 PG shapes
[03/14 23:13:26   1181s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:13:26   1181s] [NR-eGR] #Instance Blockages : 0
[03/14 23:13:26   1181s] [NR-eGR] #PG Blockages       : 232
[03/14 23:13:26   1181s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:13:26   1181s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:13:26   1181s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:13:26   1181s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:13:26   1181s] (I)       readDataFromPlaceDB
[03/14 23:13:26   1181s] (I)       Read net information..
[03/14 23:13:26   1181s] [NR-eGR] Read numTotalNets=42907  numIgnoredNets=0
[03/14 23:13:26   1181s] (I)       Read testcase time = 0.020 seconds
[03/14 23:13:26   1181s] 
[03/14 23:13:26   1181s] (I)       early_global_route_priority property id does not exist.
[03/14 23:13:26   1181s] (I)       Start initializing grid graph
[03/14 23:13:26   1181s] (I)       End initializing grid graph
[03/14 23:13:26   1181s] (I)       Model blockages into capacity
[03/14 23:13:26   1181s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:13:26   1181s] (I)       Started Modeling ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Modeling Layer 1 ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Modeling Layer 2 ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:13:26   1181s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Modeling Layer 3 ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:13:26   1181s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Modeling Layer 4 ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:13:26   1181s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Modeling Layer 5 ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:13:26   1181s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Modeling Layer 6 ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:13:26   1181s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Modeling Layer 7 ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:13:26   1181s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Modeling Layer 8 ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:13:26   1181s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       -- layer congestion ratio --
[03/14 23:13:26   1181s] (I)       Layer 1 : 0.100000
[03/14 23:13:26   1181s] (I)       Layer 2 : 0.700000
[03/14 23:13:26   1181s] (I)       Layer 3 : 0.700000
[03/14 23:13:26   1181s] (I)       Layer 4 : 0.700000
[03/14 23:13:26   1181s] (I)       Layer 5 : 0.700000
[03/14 23:13:26   1181s] (I)       Layer 6 : 0.700000
[03/14 23:13:26   1181s] (I)       Layer 7 : 0.700000
[03/14 23:13:26   1181s] (I)       Layer 8 : 0.700000
[03/14 23:13:26   1181s] (I)       ----------------------------
[03/14 23:13:26   1181s] (I)       Number of ignored nets = 0
[03/14 23:13:26   1181s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:13:26   1181s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:13:26   1181s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:13:26   1181s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:13:26   1181s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:13:26   1181s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:13:26   1181s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:13:26   1181s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:13:26   1181s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:13:26   1181s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:13:26   1181s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2085.5 MB
[03/14 23:13:26   1181s] (I)       Ndr track 0 does not exist
[03/14 23:13:26   1181s] (I)       Layer1  viaCost=300.00
[03/14 23:13:26   1181s] (I)       Layer2  viaCost=100.00
[03/14 23:13:26   1181s] (I)       Layer3  viaCost=100.00
[03/14 23:13:26   1181s] (I)       Layer4  viaCost=100.00
[03/14 23:13:26   1181s] (I)       Layer5  viaCost=100.00
[03/14 23:13:26   1181s] (I)       Layer6  viaCost=200.00
[03/14 23:13:26   1181s] (I)       Layer7  viaCost=100.00
[03/14 23:13:26   1181s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:13:26   1181s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:13:26   1181s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:13:26   1181s] (I)       Site width          :   400  (dbu)
[03/14 23:13:26   1181s] (I)       Row height          :  3600  (dbu)
[03/14 23:13:26   1181s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:13:26   1181s] (I)       GCell width         :  3600  (dbu)
[03/14 23:13:26   1181s] (I)       GCell height        :  3600  (dbu)
[03/14 23:13:26   1181s] (I)       Grid                :   359   358     8
[03/14 23:13:26   1181s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:13:26   1181s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:13:26   1181s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:13:26   1181s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:13:26   1181s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:13:26   1181s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:13:26   1181s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:13:26   1181s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:13:26   1181s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:13:26   1181s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:13:26   1181s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:13:26   1181s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:13:26   1181s] (I)       --------------------------------------------------------
[03/14 23:13:26   1181s] 
[03/14 23:13:26   1181s] [NR-eGR] ============ Routing rule table ============
[03/14 23:13:26   1181s] [NR-eGR] Rule id: 0  Nets: 42907 
[03/14 23:13:26   1181s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:13:26   1181s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:13:26   1181s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:13:26   1181s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:13:26   1181s] [NR-eGR] ========================================
[03/14 23:13:26   1181s] [NR-eGR] 
[03/14 23:13:26   1181s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:13:26   1181s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/14 23:13:26   1181s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/14 23:13:26   1181s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/14 23:13:26   1181s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/14 23:13:26   1181s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/14 23:13:26   1181s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/14 23:13:26   1181s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/14 23:13:26   1181s] (I)       After initializing earlyGlobalRoute syMemory usage = 2085.5 MB
[03/14 23:13:26   1181s] (I)       Finished Loading and Dumping File ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Started Global Routing ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       ============= Initialization =============
[03/14 23:13:26   1181s] (I)       totalPins=148905  totalGlobalPin=145459 (97.69%)
[03/14 23:13:26   1181s] (I)       Started Build MST ( Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       Generate topology with single threads
[03/14 23:13:26   1181s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:26   1181s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/14 23:13:26   1181s] [NR-eGR] Layer group 1: route 42907 net(s) in layer range [2, 8]
[03/14 23:13:26   1181s] (I)       ============  Phase 1a Route ============
[03/14 23:13:26   1181s] (I)       Started Phase 1a ( Curr Mem: 2085.51 MB )
[03/14 23:13:27   1181s] (I)       Finished Phase 1a ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:27   1181s] (I)       Usage: 546409 = (283659 H, 262750 V) = (10.90% H, 7.25% V) = (5.106e+05um H, 4.730e+05um V)
[03/14 23:13:27   1181s] (I)       
[03/14 23:13:27   1181s] (I)       ============  Phase 1b Route ============
[03/14 23:13:27   1181s] (I)       Usage: 546409 = (283659 H, 262750 V) = (10.90% H, 7.25% V) = (5.106e+05um H, 4.730e+05um V)
[03/14 23:13:27   1181s] (I)       
[03/14 23:13:27   1181s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.835362e+05um
[03/14 23:13:27   1181s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 23:13:27   1181s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 23:13:27   1181s] (I)       ============  Phase 1c Route ============
[03/14 23:13:27   1181s] (I)       Usage: 546409 = (283659 H, 262750 V) = (10.90% H, 7.25% V) = (5.106e+05um H, 4.730e+05um V)
[03/14 23:13:27   1181s] (I)       
[03/14 23:13:27   1181s] (I)       ============  Phase 1d Route ============
[03/14 23:13:27   1181s] (I)       Usage: 546409 = (283659 H, 262750 V) = (10.90% H, 7.25% V) = (5.106e+05um H, 4.730e+05um V)
[03/14 23:13:27   1181s] (I)       
[03/14 23:13:27   1181s] (I)       ============  Phase 1e Route ============
[03/14 23:13:27   1181s] (I)       Started Phase 1e ( Curr Mem: 2085.51 MB )
[03/14 23:13:27   1181s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:27   1181s] (I)       Usage: 546409 = (283659 H, 262750 V) = (10.90% H, 7.25% V) = (5.106e+05um H, 4.730e+05um V)
[03/14 23:13:27   1181s] (I)       
[03/14 23:13:27   1181s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.835362e+05um
[03/14 23:13:27   1181s] [NR-eGR] 
[03/14 23:13:27   1181s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:27   1181s] (I)       Running layer assignment with 1 threads
[03/14 23:13:27   1182s] (I)       Finished Phase 1l ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:27   1182s] (I)       ============  Phase 1l Route ============
[03/14 23:13:27   1182s] (I)       
[03/14 23:13:27   1182s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 23:13:27   1182s] [NR-eGR]                        OverCon           OverCon            
[03/14 23:13:27   1182s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 23:13:27   1182s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/14 23:13:27   1182s] [NR-eGR] ---------------------------------------------------------------
[03/14 23:13:27   1182s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:13:27   1182s] [NR-eGR]      M2  (2)        24( 0.02%)         1( 0.00%)   ( 0.02%) 
[03/14 23:13:27   1182s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:13:27   1182s] [NR-eGR]      M4  (4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:13:27   1182s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:13:27   1182s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:13:27   1182s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:13:27   1182s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:13:27   1182s] [NR-eGR] ---------------------------------------------------------------
[03/14 23:13:27   1182s] [NR-eGR] Total               30( 0.00%)         1( 0.00%)   ( 0.00%) 
[03/14 23:13:27   1182s] [NR-eGR] 
[03/14 23:13:27   1182s] (I)       Finished Global Routing ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:27   1182s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/14 23:13:27   1182s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:13:27   1182s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:13:27   1182s] Early Global Route congestion estimation runtime: 0.95 seconds, mem = 2085.5M
[03/14 23:13:27   1182s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.950, REAL:0.949, MEM:2085.5M
[03/14 23:13:27   1182s] OPERPROF: Starting HotSpotCal at level 1, MEM:2085.5M
[03/14 23:13:27   1182s] [hotspot] +------------+---------------+---------------+
[03/14 23:13:27   1182s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 23:13:27   1182s] [hotspot] +------------+---------------+---------------+
[03/14 23:13:27   1182s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 23:13:27   1182s] [hotspot] +------------+---------------+---------------+
[03/14 23:13:27   1182s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:13:27   1182s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 23:13:27   1182s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2085.5M
[03/14 23:13:27   1182s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2085.5M
[03/14 23:13:27   1182s] Starting Early Global Route wiring: mem = 2085.5M
[03/14 23:13:27   1182s] (I)       ============= track Assignment ============
[03/14 23:13:27   1182s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2085.51 MB )
[03/14 23:13:27   1182s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:27   1182s] (I)       Started Greedy Track Assignment ( Curr Mem: 2085.51 MB )
[03/14 23:13:27   1182s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:13:27   1182s] (I)       Running track assignment with 1 threads
[03/14 23:13:27   1182s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:27   1182s] (I)       Run Multi-thread track assignment
[03/14 23:13:28   1182s] (I)       Finished Greedy Track Assignment ( CPU: 0.60 sec, Real: 0.61 sec, Curr Mem: 2085.51 MB )
[03/14 23:13:28   1183s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:13:28   1183s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 148604
[03/14 23:13:28   1183s] [NR-eGR]     M2  (2V) length: 3.548279e+05um, number of vias: 218982
[03/14 23:13:28   1183s] [NR-eGR]     M3  (3H) length: 3.983322e+05um, number of vias: 12780
[03/14 23:13:28   1183s] [NR-eGR]     M4  (4V) length: 1.259005e+05um, number of vias: 4411
[03/14 23:13:28   1183s] [NR-eGR]     M5  (5H) length: 1.188167e+05um, number of vias: 471
[03/14 23:13:28   1183s] [NR-eGR]     M6  (6V) length: 1.051309e+04um, number of vias: 29
[03/14 23:13:28   1183s] [NR-eGR]     M7  (7H) length: 1.173000e+03um, number of vias: 29
[03/14 23:13:28   1183s] [NR-eGR]     M8  (8V) length: 1.980000e+02um, number of vias: 0
[03/14 23:13:28   1183s] [NR-eGR] Total length: 1.009761e+06um, number of vias: 385306
[03/14 23:13:28   1183s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:13:28   1183s] [NR-eGR] Total eGR-routed clock nets wire length: 3.177830e+04um 
[03/14 23:13:28   1183s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:13:28   1183s] Early Global Route wiring runtime: 1.08 seconds, mem = 1981.5M
[03/14 23:13:28   1183s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.070, REAL:1.077, MEM:1981.5M
[03/14 23:13:28   1183s] 0 delay mode for cte disabled.
[03/14 23:13:28   1183s] SKP cleared!
[03/14 23:13:28   1183s] 
[03/14 23:13:28   1183s] *** Finished incrementalPlace (cpu=0:03:53, real=0:03:53)***
[03/14 23:13:28   1183s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1981.5M
[03/14 23:13:28   1183s] All LLGs are deleted
[03/14 23:13:28   1183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1981.5M
[03/14 23:13:28   1183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.012, MEM:1977.1M
[03/14 23:13:28   1183s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.013, MEM:1977.1M
[03/14 23:13:28   1183s] Start to check current routing status for nets...
[03/14 23:13:28   1183s] All nets are already routed correctly.
[03/14 23:13:28   1183s] End to check current routing status for nets (mem=1977.1M)
[03/14 23:13:28   1183s] Extraction called for design 'core' of instances=38563 and nets=43115 using extraction engine 'preRoute' .
[03/14 23:13:28   1183s] PreRoute RC Extraction called for design core.
[03/14 23:13:28   1183s] RC Extraction called in multi-corner(2) mode.
[03/14 23:13:28   1183s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:13:28   1183s] RCMode: PreRoute
[03/14 23:13:28   1183s]       RC Corner Indexes            0       1   
[03/14 23:13:28   1183s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:13:28   1183s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:13:28   1183s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:13:28   1183s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:13:28   1183s] Shrink Factor                : 1.00000
[03/14 23:13:28   1183s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:13:28   1183s] Using capacitance table file ...
[03/14 23:13:29   1183s] LayerId::1 widthSet size::4
[03/14 23:13:29   1183s] LayerId::2 widthSet size::4
[03/14 23:13:29   1183s] LayerId::3 widthSet size::4
[03/14 23:13:29   1183s] LayerId::4 widthSet size::4
[03/14 23:13:29   1183s] LayerId::5 widthSet size::4
[03/14 23:13:29   1183s] LayerId::6 widthSet size::4
[03/14 23:13:29   1183s] LayerId::7 widthSet size::4
[03/14 23:13:29   1183s] LayerId::8 widthSet size::4
[03/14 23:13:29   1183s] Updating RC grid for preRoute extraction ...
[03/14 23:13:29   1183s] Initializing multi-corner capacitance tables ... 
[03/14 23:13:29   1183s] Initializing multi-corner resistance tables ...
[03/14 23:13:29   1184s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295766 ; uaWl: 1.000000 ; uaWlH: 0.254121 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[03/14 23:13:29   1184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1977.105M)
[03/14 23:13:31   1185s] Compute RC Scale Done ...
[03/14 23:13:31   1185s] **optDesign ... cpu = 0:10:07, real = 0:10:07, mem = 1373.1M, totSessionCpu=0:19:46 **
[03/14 23:13:31   1185s] skipped the cell partition in DRV
[03/14 23:13:31   1186s] #################################################################################
[03/14 23:13:31   1186s] # Design Stage: PreRoute
[03/14 23:13:31   1186s] # Design Name: core
[03/14 23:13:31   1186s] # Design Mode: 65nm
[03/14 23:13:31   1186s] # Analysis Mode: MMMC Non-OCV 
[03/14 23:13:31   1186s] # Parasitics Mode: No SPEF/RCDB
[03/14 23:13:31   1186s] # Signoff Settings: SI Off 
[03/14 23:13:31   1186s] #################################################################################
[03/14 23:13:33   1187s] Calculate delays in BcWc mode...
[03/14 23:13:33   1187s] Topological Sorting (REAL = 0:00:00.0, MEM = 1819.0M, InitMEM = 1813.1M)
[03/14 23:13:33   1187s] Start delay calculation (fullDC) (1 T). (MEM=1819.04)
[03/14 23:13:33   1188s] End AAE Lib Interpolated Model. (MEM=1830.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 23:13:42   1196s] Total number of fetched objects 42929
[03/14 23:13:42   1197s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 23:13:42   1197s] End delay calculation. (MEM=1878.25 CPU=0:00:07.0 REAL=0:00:07.0)
[03/14 23:13:42   1197s] End delay calculation (fullDC). (MEM=1878.25 CPU=0:00:09.2 REAL=0:00:09.0)
[03/14 23:13:42   1197s] *** CDM Built up (cpu=0:00:11.1  real=0:00:11.0  mem= 1878.2M) ***
[03/14 23:13:45   1200s] *** Timing NOT met, worst failing slack is -1.335
[03/14 23:13:45   1200s] *** Check timing (0:00:00.1)
[03/14 23:13:45   1200s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:13:45   1200s] optDesignOneStep: Power Flow
[03/14 23:13:45   1200s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:13:45   1200s] Deleting Lib Analyzer.
[03/14 23:13:45   1200s] Begin: GigaOpt Optimization in TNS mode
[03/14 23:13:48   1203s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/14 23:13:48   1203s] Info: 1 clock net  excluded from IPO operation.
[03/14 23:13:48   1203s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:03.8/0:35:54.7 (0.6), mem = 1878.2M
[03/14 23:13:48   1203s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.6
[03/14 23:13:49   1204s] (I,S,L,T): WC_VIEW: 128.808, 44.7694, 1.92537, 175.503
[03/14 23:13:49   1204s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:13:49   1204s] ### Creating PhyDesignMc. totSessionCpu=0:20:04 mem=1878.2M
[03/14 23:13:49   1204s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 23:13:49   1204s] OPERPROF: Starting DPlace-Init at level 1, MEM:1878.2M
[03/14 23:13:49   1204s] z: 2, totalTracks: 1
[03/14 23:13:49   1204s] z: 4, totalTracks: 1
[03/14 23:13:49   1204s] z: 6, totalTracks: 1
[03/14 23:13:49   1204s] z: 8, totalTracks: 1
[03/14 23:13:49   1204s] #spOpts: N=65 minPadR=1.1 
[03/14 23:13:49   1204s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1878.2M
[03/14 23:13:49   1204s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1878.2M
[03/14 23:13:49   1204s] Core basic site is core
[03/14 23:13:49   1204s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 23:13:49   1204s] SiteArray: use 4,620,288 bytes
[03/14 23:13:49   1204s] SiteArray: current memory after site array memory allocation 1882.7M
[03/14 23:13:49   1204s] SiteArray: FP blocked sites are writable
[03/14 23:13:49   1204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:13:49   1204s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1882.7M
[03/14 23:13:49   1204s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 23:13:49   1204s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1882.7M
[03/14 23:13:49   1204s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.095, MEM:1882.7M
[03/14 23:13:49   1204s] OPERPROF:     Starting CMU at level 3, MEM:1882.7M
[03/14 23:13:49   1204s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1882.7M
[03/14 23:13:49   1204s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.116, MEM:1882.7M
[03/14 23:13:49   1204s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1882.7MB).
[03/14 23:13:49   1204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.167, MEM:1882.7M
[03/14 23:13:49   1204s] TotalInstCnt at PhyDesignMc Initialization: 38,563
[03/14 23:13:49   1204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:05 mem=1882.7M
[03/14 23:13:49   1204s] ### Creating RouteCongInterface, started
[03/14 23:13:50   1204s] 
[03/14 23:13:50   1204s] Creating Lib Analyzer ...
[03/14 23:13:50   1204s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 23:13:50   1204s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 23:13:50   1204s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 23:13:50   1204s] 
[03/14 23:13:51   1206s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:06 mem=1882.7M
[03/14 23:13:51   1206s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:06 mem=1882.7M
[03/14 23:13:51   1206s] Creating Lib Analyzer, finished. 
[03/14 23:13:51   1206s] 
[03/14 23:13:51   1206s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 23:13:51   1206s] 
[03/14 23:13:51   1206s] #optDebug: {0, 1.200}
[03/14 23:13:51   1206s] ### Creating RouteCongInterface, finished
[03/14 23:13:51   1206s] ### Creating LA Mngr. totSessionCpu=0:20:06 mem=1882.7M
[03/14 23:13:51   1206s] ### Creating LA Mngr, finished. totSessionCpu=0:20:06 mem=1882.7M
[03/14 23:13:58   1213s] *info: 1 clock net excluded
[03/14 23:13:58   1213s] *info: 2 special nets excluded.
[03/14 23:13:58   1213s] *info: 202 no-driver nets excluded.
[03/14 23:14:00   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.1
[03/14 23:14:00   1215s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 23:14:01   1216s] ** GigaOpt Optimizer WNS Slack -1.335 TNS Slack -2619.678 Density 51.22
[03/14 23:14:01   1216s] Optimizer TNS Opt
[03/14 23:14:01   1216s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.077|  -16.605|
|reg2reg   |-1.335|-2603.701|
|HEPG      |-1.335|-2603.701|
|All Paths |-1.335|-2619.678|
+----------+------+---------+

[03/14 23:14:01   1216s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1901.7M
[03/14 23:14:01   1216s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1901.7M
[03/14 23:14:01   1216s] Active Path Group: reg2reg  
[03/14 23:14:01   1216s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:14:01   1216s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:14:01   1216s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:14:01   1216s] |  -1.335|   -1.335|-2603.701|-2619.678|    51.22%|   0:00:00.0| 1917.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/14 23:14:02   1217s] |  -1.323|   -1.323|-2591.438|-2607.415|    51.23%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/14 23:14:02   1217s] |  -1.312|   -1.312|-2587.551|-2603.528|    51.24%|   0:00:00.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/14 23:14:04   1219s] |  -1.303|   -1.303|-2572.006|-2587.983|    51.25%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/14 23:14:05   1220s] |  -1.290|   -1.290|-2559.431|-2575.408|    51.26%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/14 23:14:06   1221s] |  -1.288|   -1.288|-2550.316|-2566.293|    51.28%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:06   1221s] |  -1.278|   -1.278|-2543.451|-2559.428|    51.29%|   0:00:00.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:07   1222s] |  -1.268|   -1.268|-2533.343|-2549.320|    51.31%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:08   1223s] |  -1.255|   -1.255|-2519.785|-2535.762|    51.34%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:10   1225s] |  -1.251|   -1.251|-2505.783|-2521.760|    51.38%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:12   1227s] |  -1.244|   -1.244|-2495.482|-2511.459|    51.41%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
[03/14 23:14:13   1228s] |  -1.241|   -1.241|-2485.887|-2501.865|    51.43%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
[03/14 23:14:14   1229s] |  -1.239|   -1.239|-2477.690|-2493.667|    51.44%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
[03/14 23:14:15   1230s] |  -1.239|   -1.239|-2467.637|-2483.614|    51.45%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:15   1230s] |  -1.239|   -1.239|-2467.261|-2483.238|    51.45%|   0:00:00.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:16   1231s] |  -1.231|   -1.231|-2460.711|-2476.689|    51.47%|   0:00:01.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:18   1233s] |  -1.225|   -1.225|-2453.451|-2469.428|    51.50%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:20   1235s] |  -1.222|   -1.222|-2446.064|-2462.042|    51.52%|   0:00:02.0| 1925.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:22   1236s] |  -1.221|   -1.221|-2438.068|-2454.045|    51.54%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:22   1237s] |  -1.221|   -1.221|-2437.313|-2453.290|    51.54%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:22   1237s] |  -1.221|   -1.221|-2435.635|-2451.613|    51.55%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:23   1238s] |  -1.218|   -1.218|-2432.938|-2448.916|    51.56%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:24   1239s] |  -1.215|   -1.215|-2430.509|-2446.488|    51.58%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:25   1240s] |  -1.210|   -1.210|-2427.592|-2443.573|    51.59%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:27   1242s] |  -1.211|   -1.211|-2420.615|-2436.595|    51.61%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:28   1243s] |  -1.211|   -1.211|-2420.589|-2436.570|    51.61%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:29   1244s] |  -1.207|   -1.207|-2416.379|-2432.361|    51.64%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:30   1245s] |  -1.203|   -1.203|-2411.479|-2427.460|    51.65%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:31   1246s] |  -1.203|   -1.203|-2409.761|-2425.743|    51.66%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:32   1247s] |  -1.199|   -1.199|-2404.848|-2420.830|    51.69%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:34   1249s] |  -1.199|   -1.199|-2401.532|-2417.514|    51.70%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:34   1249s] |  -1.199|   -1.199|-2401.461|-2417.443|    51.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:35   1250s] |  -1.195|   -1.195|-2398.038|-2414.021|    51.74%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:36   1251s] |  -1.192|   -1.192|-2396.205|-2412.187|    51.75%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:38   1253s] |  -1.192|   -1.192|-2395.143|-2411.125|    51.76%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:38   1253s] |  -1.192|   -1.192|-2394.927|-2410.909|    51.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:39   1254s] |  -1.190|   -1.190|-2391.790|-2407.774|    51.81%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:41   1256s] |  -1.190|   -1.190|-2389.274|-2405.255|    51.82%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:14:42   1257s] |  -1.187|   -1.187|-2385.672|-2401.653|    51.85%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
[03/14 23:14:43   1258s] |  -1.185|   -1.185|-2383.002|-2398.983|    51.88%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_18_/D   |
[03/14 23:14:45   1260s] |  -1.185|   -1.185|-2382.365|-2398.345|    51.88%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_18_/D   |
[03/14 23:14:45   1260s] |  -1.185|   -1.185|-2380.119|-2396.099|    51.91%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/14 23:14:46   1261s] |  -1.183|   -1.183|-2380.146|-2396.126|    51.91%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
[03/14 23:14:46   1261s] |  -1.183|   -1.183|-2379.095|-2395.076|    51.91%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
[03/14 23:14:47   1262s] |  -1.181|   -1.181|-2377.552|-2393.532|    51.93%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/14 23:14:48   1263s] |  -1.181|   -1.181|-2377.010|-2392.991|    51.93%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/14 23:14:48   1263s] |  -1.180|   -1.180|-2376.275|-2392.256|    51.94%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
[03/14 23:14:51   1265s] |  -1.177|   -1.177|-2373.903|-2389.884|    51.96%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:52   1267s] |  -1.177|   -1.177|-2372.305|-2388.285|    51.97%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:52   1267s] |  -1.177|   -1.177|-2372.237|-2388.217|    51.97%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:14:53   1268s] |  -1.175|   -1.175|-2366.886|-2382.867|    52.01%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
[03/14 23:14:55   1270s] |  -1.175|   -1.175|-2365.765|-2381.745|    52.02%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
[03/14 23:14:56   1271s] |  -1.173|   -1.173|-2364.542|-2380.527|    52.05%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:56   1271s] |  -1.173|   -1.173|-2363.906|-2379.891|    52.06%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:57   1272s] |  -1.172|   -1.172|-2362.647|-2378.631|    52.08%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:58   1273s] |  -1.172|   -1.172|-2362.353|-2378.337|    52.08%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:14:59   1274s] |  -1.170|   -1.170|-2360.589|-2376.573|    52.10%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
[03/14 23:15:00   1275s] |  -1.170|   -1.170|-2359.805|-2375.792|    52.10%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
[03/14 23:15:00   1275s] |  -1.168|   -1.168|-2358.247|-2374.234|    52.12%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:02   1277s] |  -1.168|   -1.168|-2355.634|-2371.633|    52.13%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:03   1278s] |  -1.166|   -1.166|-2354.234|-2370.234|    52.16%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:15:04   1279s] |  -1.166|   -1.166|-2353.410|-2369.410|    52.17%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:15:06   1280s] |  -1.165|   -1.165|-2351.080|-2367.080|    52.20%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/14 23:15:07   1282s] |  -1.165|   -1.165|-2348.903|-2364.903|    52.21%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/14 23:15:07   1282s] |  -1.165|   -1.165|-2348.737|-2364.737|    52.21%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/14 23:15:08   1283s] |  -1.164|   -1.164|-2346.451|-2362.450|    52.24%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:15:09   1284s] |  -1.164|   -1.164|-2346.291|-2362.290|    52.24%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/14 23:15:09   1284s] |  -1.162|   -1.162|-2344.635|-2360.634|    52.25%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:15:11   1286s] |  -1.162|   -1.162|-2343.399|-2359.399|    52.26%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
[03/14 23:15:11   1286s] |  -1.161|   -1.161|-2342.735|-2358.735|    52.28%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
[03/14 23:15:16   1290s] |  -1.160|   -1.160|-2339.335|-2355.334|    52.30%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:17   1292s] |  -1.160|   -1.160|-2337.843|-2353.843|    52.32%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:19   1294s] |  -1.160|   -1.160|-2337.096|-2353.096|    52.33%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:19   1294s] |  -1.160|   -1.160|-2336.991|-2352.991|    52.33%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:20   1295s] |  -1.156|   -1.156|-2333.539|-2349.539|    52.37%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:30   1305s] |  -1.155|   -1.155|-2331.190|-2347.203|    52.40%|   0:00:10.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:32   1307s] |  -1.155|   -1.155|-2330.994|-2347.007|    52.41%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:36   1311s] |  -1.152|   -1.152|-2328.128|-2344.142|    52.48%|   0:00:04.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/14 23:15:43   1318s] |  -1.153|   -1.153|-2325.546|-2341.561|    52.51%|   0:00:07.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/14 23:15:44   1319s] |  -1.153|   -1.153|-2324.834|-2340.848|    52.51%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/14 23:15:46   1321s] |  -1.148|   -1.148|-2317.253|-2333.267|    52.58%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
[03/14 23:15:51   1326s] |  -1.148|   -1.148|-2315.397|-2331.412|    52.60%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
[03/14 23:15:52   1327s] |  -1.148|   -1.148|-2315.253|-2331.267|    52.60%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
[03/14 23:15:55   1330s] |  -1.146|   -1.146|-2311.919|-2327.948|    52.67%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:59   1334s] |  -1.146|   -1.146|-2310.120|-2326.170|    52.68%|   0:00:04.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:15:59   1334s] |  -1.146|   -1.146|-2310.089|-2326.139|    52.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:16:01   1336s] |  -1.146|   -1.146|-2307.276|-2323.326|    52.76%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:16:02   1337s] |  -1.142|   -1.142|-2306.227|-2322.277|    52.77%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:16:07   1342s] |  -1.142|   -1.142|-2304.781|-2320.849|    52.79%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:16:08   1343s] |  -1.142|   -1.142|-2304.762|-2320.830|    52.79%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:16:10   1345s] |  -1.142|   -1.142|-2304.455|-2320.522|    52.80%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/D  |
[03/14 23:16:12   1347s] |  -1.140|   -1.140|-2301.352|-2317.419|    52.87%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:15   1350s] |  -1.140|   -1.140|-2301.005|-2317.071|    52.88%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:15   1350s] |  -1.140|   -1.140|-2300.733|-2316.799|    52.88%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:17   1352s] |  -1.138|   -1.138|-2294.952|-2311.019|    52.96%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:20   1355s] |  -1.138|   -1.138|-2293.823|-2309.913|    52.96%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:20   1355s] |  -1.138|   -1.138|-2293.769|-2309.859|    52.96%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:22   1357s] |  -1.135|   -1.135|-2291.349|-2307.440|    53.04%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:27   1362s] |  -1.133|   -1.133|-2290.874|-2306.964|    53.06%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
[03/14 23:16:30   1365s] |  -1.133|   -1.133|-2290.872|-2306.963|    53.06%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
[03/14 23:16:32   1367s] |  -1.130|   -1.130|-2287.550|-2303.655|    53.14%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
[03/14 23:16:37   1372s] |  -1.130|   -1.130|-2286.837|-2302.942|    53.15%|   0:00:05.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
[03/14 23:16:39   1374s] |  -1.130|   -1.130|-2286.693|-2302.798|    53.16%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
[03/14 23:16:41   1376s] |  -1.129|   -1.129|-2284.170|-2300.274|    53.22%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:43   1378s] |  -1.129|   -1.129|-2282.461|-2298.587|    53.23%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:43   1378s] |  -1.129|   -1.129|-2282.364|-2298.489|    53.24%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:45   1380s] |  -1.129|   -1.129|-2282.110|-2298.235|    53.29%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:45   1380s] |  -1.129|   -1.129|-2280.678|-2296.804|    53.30%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:48   1383s] |  -1.129|   -1.129|-2278.060|-2294.185|    53.31%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:50   1385s] |  -1.128|   -1.128|-2274.748|-2290.873|    53.38%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:53   1388s] |  -1.128|   -1.128|-2272.956|-2289.125|    53.39%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:55   1390s] |  -1.128|   -1.128|-2271.274|-2287.444|    53.47%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:55   1390s] |  -1.128|   -1.128|-2271.015|-2287.185|    53.47%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:56   1391s] |  -1.128|   -1.128|-2271.014|-2287.186|    53.48%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:57   1392s] |  -1.128|   -1.128|-2270.343|-2286.515|    53.51%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:16:57   1392s] |  -1.128|   -1.128|-2269.585|-2285.757|    53.51%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:17:01   1396s] |  -1.128|   -1.128|-2267.024|-2283.196|    53.54%|   0:00:04.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
[03/14 23:17:02   1397s] |  -1.128|   -1.128|-2266.875|-2283.046|    53.55%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
[03/14 23:17:04   1399s] |  -1.128|   -1.128|-2265.610|-2281.781|    53.59%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
[03/14 23:17:05   1401s] |  -1.128|   -1.128|-2265.213|-2281.385|    53.61%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
[03/14 23:17:06   1401s] |  -1.128|   -1.128|-2263.980|-2280.170|    53.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
[03/14 23:17:06   1401s] |  -1.128|   -1.128|-2263.875|-2280.065|    53.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
[03/14 23:17:08   1403s] |  -1.128|   -1.128|-2262.534|-2278.724|    53.67%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
[03/14 23:17:09   1404s] |  -1.128|   -1.128|-2262.496|-2278.686|    53.68%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
[03/14 23:17:13   1408s] |  -1.128|   -1.128|-2262.018|-2278.208|    53.70%|   0:00:04.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:13   1408s] |  -1.128|   -1.128|-2261.727|-2277.917|    53.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:16   1411s] |  -1.128|   -1.128|-2259.564|-2275.770|    53.79%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/14 23:17:16   1411s] |  -1.128|   -1.128|-2259.007|-2275.213|    53.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:19   1414s] |  -1.128|   -1.128|-2258.469|-2274.689|    53.81%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:21   1416s] |  -1.128|   -1.128|-2257.163|-2273.384|    53.86%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:21   1416s] |  -1.128|   -1.128|-2257.163|-2273.383|    53.86%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:24   1420s] |  -1.128|   -1.128|-2257.098|-2273.318|    53.87%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:26   1421s] |  -1.128|   -1.128|-2255.170|-2271.390|    53.94%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:26   1421s] |  -1.128|   -1.128|-2255.050|-2271.270|    53.94%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
[03/14 23:17:32   1427s] |  -1.128|   -1.128|-2252.960|-2269.183|    53.98%|   0:00:06.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D  |
[03/14 23:17:32   1427s] |  -1.128|   -1.128|-2252.645|-2268.867|    53.98%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
[03/14 23:17:34   1429s] |  -1.128|   -1.128|-2250.527|-2266.750|    54.06%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
[03/14 23:17:35   1430s] |  -1.128|   -1.128|-2250.433|-2266.656|    54.06%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
[03/14 23:17:37   1432s] |  -1.128|   -1.128|-2249.817|-2266.039|    54.07%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
[03/14 23:17:39   1434s] |  -1.128|   -1.128|-2249.302|-2265.525|    54.13%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
[03/14 23:17:39   1434s] |  -1.128|   -1.128|-2249.091|-2265.313|    54.13%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
[03/14 23:17:41   1436s] |  -1.128|   -1.128|-2247.828|-2264.050|    54.14%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_18_/D   |
[03/14 23:17:42   1437s] |  -1.128|   -1.128|-2247.518|-2263.741|    54.15%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/14 23:17:42   1437s] |  -1.128|   -1.128|-2247.305|-2263.527|    54.16%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/14 23:17:43   1438s] |  -1.128|   -1.128|-2246.386|-2262.630|    54.16%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/14 23:17:44   1439s] |  -1.128|   -1.128|-2245.866|-2262.110|    54.17%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/14 23:17:44   1439s] |  -1.128|   -1.128|-2245.792|-2262.036|    54.18%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/14 23:17:45   1440s] |  -1.128|   -1.128|-2245.245|-2261.489|    54.18%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/14 23:17:45   1441s] |  -1.128|   -1.128|-2245.196|-2261.439|    54.18%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/14 23:17:47   1442s] |  -1.128|   -1.128|-2244.704|-2260.947|    54.19%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_14_/D   |
[03/14 23:17:48   1443s] |  -1.128|   -1.128|-2244.300|-2260.543|    54.20%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_14_/D   |
[03/14 23:17:49   1444s] |  -1.128|   -1.128|-2243.792|-2260.035|    54.21%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_14_/D   |
[03/14 23:17:51   1446s] |  -1.128|   -1.128|-2241.856|-2258.100|    54.22%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
[03/14 23:17:52   1447s] |  -1.129|   -1.129|-2241.534|-2257.793|    54.24%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
[03/14 23:17:52   1447s] |  -1.129|   -1.129|-2240.525|-2256.785|    54.25%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
[03/14 23:17:53   1448s] |  -1.129|   -1.129|-2240.207|-2256.484|    54.25%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
[03/14 23:17:54   1449s] |  -1.129|   -1.129|-2239.985|-2256.262|    54.27%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
[03/14 23:17:55   1450s] |  -1.129|   -1.129|-2239.473|-2255.751|    54.28%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_11_/D  |
[03/14 23:17:56   1451s] |  -1.129|   -1.129|-2239.238|-2255.516|    54.28%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_11_/D  |
[03/14 23:17:57   1452s] |  -1.127|   -1.127|-2238.500|-2254.778|    54.31%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_11_/D  |
[03/14 23:17:57   1452s] |  -1.127|   -1.127|-2238.423|-2254.701|    54.31%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_11_/D  |
[03/14 23:17:59   1454s] |  -1.127|   -1.127|-2238.031|-2254.310|    54.33%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/14 23:17:59   1455s] |  -1.127|   -1.127|-2238.014|-2254.292|    54.33%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/14 23:18:00   1455s] |  -1.127|   -1.127|-2237.132|-2253.410|    54.35%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/14 23:18:00   1456s] |  -1.127|   -1.127|-2236.989|-2253.268|    54.35%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/14 23:18:02   1457s] |  -1.127|   -1.127|-2236.973|-2253.251|    54.35%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/14 23:18:02   1457s] |  -1.127|   -1.127|-2236.807|-2253.085|    54.36%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/14 23:18:04   1459s] |  -1.127|   -1.127|-2235.932|-2252.210|    54.37%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
[03/14 23:18:04   1459s] |  -1.127|   -1.127|-2235.905|-2252.183|    54.37%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
[03/14 23:18:04   1459s] |  -1.127|   -1.127|-2235.713|-2251.991|    54.37%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/14 23:18:05   1460s] |  -1.127|   -1.127|-2235.423|-2251.701|    54.37%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
[03/14 23:18:05   1460s] |  -1.127|   -1.127|-2235.419|-2251.698|    54.37%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
[03/14 23:18:06   1461s] |  -1.127|   -1.127|-2235.307|-2251.586|    54.38%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
[03/14 23:18:06   1461s] |  -1.127|   -1.127|-2235.054|-2251.333|    54.39%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
[03/14 23:18:07   1463s] |  -1.127|   -1.127|-2235.026|-2251.304|    54.39%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
[03/14 23:18:08   1463s] |  -1.127|   -1.127|-2234.891|-2251.169|    54.40%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
[03/14 23:18:08   1463s] |  -1.127|   -1.127|-2234.634|-2250.913|    54.41%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/14 23:18:11   1466s] |  -1.127|   -1.127|-2233.094|-2249.373|    54.42%|   0:00:03.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_11_/D   |
[03/14 23:18:11   1466s] |  -1.127|   -1.127|-2232.014|-2248.293|    54.44%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
[03/14 23:18:12   1467s] |  -1.127|   -1.127|-2231.577|-2247.856|    54.45%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
[03/14 23:18:13   1468s] |  -1.127|   -1.127|-2231.529|-2247.808|    54.45%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
[03/14 23:18:13   1468s] |  -1.127|   -1.127|-2231.313|-2247.591|    54.47%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
[03/14 23:18:14   1469s] |  -1.127|   -1.127|-2231.282|-2247.561|    54.47%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
[03/14 23:18:14   1469s] |  -1.127|   -1.127|-2231.141|-2247.419|    54.47%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_/D  |
[03/14 23:18:16   1471s] |  -1.127|   -1.127|-2230.669|-2246.947|    54.48%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_11_/D   |
[03/14 23:18:16   1471s] |  -1.127|   -1.127|-2230.293|-2246.572|    54.49%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_11_/D   |
[03/14 23:18:17   1473s] |  -1.127|   -1.127|-2227.156|-2243.434|    54.49%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_11_/D  |
[03/14 23:18:18   1473s] |  -1.127|   -1.127|-2226.976|-2243.254|    54.50%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_11_/D  |
[03/14 23:18:19   1475s] |  -1.127|   -1.127|-2226.079|-2242.358|    54.51%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/14 23:18:19   1475s] |  -1.127|   -1.127|-2226.002|-2242.281|    54.51%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/14 23:18:20   1475s] |  -1.127|   -1.127|-2225.184|-2241.462|    54.51%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/14 23:18:20   1475s] |  -1.127|   -1.127|-2224.757|-2241.035|    54.52%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/14 23:18:20   1476s] |  -1.127|   -1.127|-2224.683|-2240.961|    54.52%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/14 23:18:21   1477s] |  -1.127|   -1.127|-2220.849|-2237.127|    54.52%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_9_/D   |
[03/14 23:18:22   1477s] |  -1.127|   -1.127|-2220.702|-2236.980|    54.53%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_9_/D   |
[03/14 23:18:23   1478s] |  -1.127|   -1.127|-2219.624|-2235.902|    54.53%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/14 23:18:24   1479s] |  -1.127|   -1.127|-2219.585|-2235.864|    54.53%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/14 23:18:24   1479s] |  -1.127|   -1.127|-2219.066|-2235.345|    54.54%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/14 23:18:25   1481s] |  -1.127|   -1.127|-2217.864|-2234.168|    54.55%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
[03/14 23:18:25   1481s] |  -1.127|   -1.127|-2217.724|-2234.029|    54.56%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
[03/14 23:18:26   1481s] |  -1.127|   -1.127|-2217.636|-2233.941|    54.56%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
[03/14 23:18:26   1481s] |  -1.127|   -1.127|-2217.594|-2233.899|    54.56%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
[03/14 23:18:26   1482s] |  -1.127|   -1.127|-2217.119|-2233.424|    54.56%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
[03/14 23:18:26   1482s] |  -1.127|   -1.127|-2216.898|-2233.203|    54.56%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
[03/14 23:18:28   1483s] |  -1.127|   -1.127|-2213.623|-2229.932|    54.57%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
[03/14 23:18:28   1483s] |  -1.127|   -1.127|-2213.375|-2229.684|    54.57%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
[03/14 23:18:28   1484s] |  -1.127|   -1.127|-2213.369|-2229.677|    54.58%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
[03/14 23:18:29   1484s] |  -1.127|   -1.127|-2212.744|-2229.053|    54.58%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_7_/D    |
[03/14 23:18:29   1484s] |  -1.127|   -1.127|-2212.675|-2228.984|    54.58%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_7_/D    |
[03/14 23:18:30   1485s] |  -1.127|   -1.127|-2211.901|-2228.210|    54.58%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/14 23:18:31   1486s] |  -1.127|   -1.127|-2211.518|-2227.827|    54.59%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/14 23:18:31   1486s] |  -1.127|   -1.127|-2210.848|-2227.157|    54.59%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/14 23:18:31   1487s] |  -1.127|   -1.127|-2209.167|-2225.476|    54.59%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
[03/14 23:18:32   1487s] |  -1.127|   -1.127|-2209.026|-2225.335|    54.60%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
[03/14 23:18:33   1488s] |  -1.127|   -1.127|-2207.347|-2223.656|    54.61%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D   |
[03/14 23:18:33   1488s] |  -1.127|   -1.127|-2207.341|-2223.650|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D   |
[03/14 23:18:33   1488s] |  -1.127|   -1.127|-2207.326|-2223.635|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D   |
[03/14 23:18:34   1489s] |  -1.127|   -1.127|-2205.787|-2222.096|    54.61%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
[03/14 23:18:34   1489s] |  -1.127|   -1.127|-2205.745|-2222.054|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
[03/14 23:18:34   1489s] |  -1.127|   -1.127|-2205.013|-2221.322|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
[03/14 23:18:34   1490s] |  -1.127|   -1.127|-2204.917|-2221.225|    54.61%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
[03/14 23:18:36   1491s] |  -1.127|   -1.127|-2202.654|-2218.969|    54.62%|   0:00:02.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/14 23:18:36   1491s] |  -1.127|   -1.127|-2202.511|-2218.825|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/14 23:18:36   1491s] |  -1.127|   -1.127|-2202.461|-2218.775|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/14 23:18:36   1491s] |  -1.127|   -1.127|-2202.413|-2218.727|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/14 23:18:37   1492s] |  -1.127|   -1.127|-2201.562|-2217.877|    54.62%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D   |
[03/14 23:18:37   1492s] |  -1.127|   -1.127|-2201.292|-2217.612|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D   |
[03/14 23:18:37   1493s] |  -1.127|   -1.127|-2201.289|-2217.609|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D   |
[03/14 23:18:37   1493s] |  -1.127|   -1.127|-2201.265|-2217.586|    54.62%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D   |
[03/14 23:18:38   1493s] |  -1.127|   -1.127|-2199.629|-2215.952|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_5_/D    |
[03/14 23:18:38   1494s] |  -1.127|   -1.127|-2199.602|-2215.925|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/14 23:18:39   1494s] |  -1.127|   -1.127|-2199.469|-2215.792|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/14 23:18:39   1494s] |  -1.127|   -1.127|-2199.464|-2215.789|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/14 23:18:39   1494s] |  -1.127|   -1.127|-2199.462|-2215.786|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/14 23:18:40   1495s] |  -1.127|   -1.127|-2199.265|-2215.590|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
[03/14 23:18:40   1495s] |  -1.127|   -1.127|-2198.896|-2215.221|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
[03/14 23:18:41   1496s] |  -1.127|   -1.127|-2198.517|-2214.845|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_5_/D    |
[03/14 23:18:41   1496s] |  -1.127|   -1.127|-2198.434|-2214.762|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
[03/14 23:18:41   1496s] |  -1.127|   -1.127|-2198.414|-2214.743|    54.63%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
[03/14 23:18:42   1497s] |  -1.127|   -1.127|-2197.965|-2214.296|    54.63%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
[03/14 23:18:43   1498s] |  -1.127|   -1.127|-2197.474|-2213.805|    54.64%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
[03/14 23:18:43   1498s] |  -1.127|   -1.127|-2197.451|-2213.782|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
[03/14 23:18:43   1498s] |  -1.127|   -1.127|-2197.442|-2213.773|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
[03/14 23:18:43   1498s] |  -1.127|   -1.127|-2197.430|-2213.761|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
[03/14 23:18:44   1499s] |  -1.127|   -1.127|-2197.120|-2213.451|    54.64%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_5_/D   |
[03/14 23:18:44   1499s] |  -1.127|   -1.127|-2197.005|-2213.336|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
[03/14 23:18:44   1499s] |  -1.127|   -1.127|-2196.983|-2213.314|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
[03/14 23:18:45   1500s] |  -1.127|   -1.127|-2196.109|-2212.440|    54.64%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/14 23:18:45   1500s] |  -1.127|   -1.127|-2195.682|-2212.016|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
[03/14 23:18:45   1501s] |  -1.127|   -1.127|-2195.552|-2211.888|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
[03/14 23:18:45   1501s] |  -1.127|   -1.127|-2195.542|-2211.878|    54.64%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
[03/14 23:18:46   1501s] |  -1.127|   -1.127|-2194.719|-2211.055|    54.65%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:46   1501s] |  -1.127|   -1.127|-2194.640|-2210.976|    54.65%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:47   1502s] |  -1.127|   -1.127|-2194.617|-2210.953|    54.65%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:47   1502s] |  -1.127|   -1.127|-2194.470|-2210.806|    54.65%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:47   1502s] |  -1.127|   -1.127|-2194.451|-2210.787|    54.65%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:47   1503s] |  -1.127|   -1.127|-2194.182|-2210.519|    54.65%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:48   1503s] |  -1.127|   -1.127|-2194.118|-2210.456|    54.66%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:48   1503s] |  -1.127|   -1.127|-2193.948|-2210.286|    54.66%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/14 23:18:48   1503s] |  -1.127|   -1.127|-2193.879|-2210.217|    54.66%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/14 23:18:48   1504s] |  -1.127|   -1.127|-2193.841|-2210.178|    54.66%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/14 23:18:49   1504s] |  -1.127|   -1.127|-2193.341|-2209.678|    54.66%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/14 23:18:49   1504s] |  -1.127|   -1.127|-2193.264|-2209.602|    54.66%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_4_/D   |
[03/14 23:18:50   1505s] |  -1.127|   -1.127|-2192.969|-2209.307|    54.67%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:50   1505s] |  -1.127|   -1.127|-2192.795|-2209.133|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:50   1506s] |  -1.127|   -1.127|-2192.451|-2208.789|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:50   1506s] |  -1.127|   -1.127|-2191.761|-2208.099|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
[03/14 23:18:51   1506s] |  -1.127|   -1.127|-2191.152|-2207.489|    54.67%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
[03/14 23:18:51   1506s] |  -1.127|   -1.127|-2190.146|-2206.483|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/14 23:18:51   1507s] |  -1.127|   -1.127|-2189.954|-2206.293|    54.67%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
[03/14 23:18:52   1507s] |  -1.127|   -1.127|-2189.882|-2206.221|    54.67%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
[03/14 23:18:52   1508s] |  -1.127|   -1.127|-2189.431|-2205.775|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
[03/14 23:18:53   1508s] |  -1.127|   -1.127|-2189.393|-2205.738|    54.68%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
[03/14 23:18:53   1508s] |  -1.127|   -1.127|-2189.387|-2205.732|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
[03/14 23:18:53   1508s] |  -1.127|   -1.127|-2189.387|-2205.732|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
[03/14 23:18:53   1508s] |  -1.127|   -1.127|-2189.385|-2205.730|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
[03/14 23:18:54   1509s] |  -1.127|   -1.127|-2188.212|-2204.565|    54.68%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
[03/14 23:18:54   1509s] |  -1.127|   -1.127|-2187.505|-2203.858|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_3_/D   |
[03/14 23:18:54   1510s] |  -1.127|   -1.127|-2185.623|-2201.976|    54.68%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:55   1510s] |  -1.127|   -1.127|-2184.591|-2200.947|    54.68%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_3_/D   |
[03/14 23:18:55   1510s] |  -1.127|   -1.127|-2183.850|-2200.207|    54.69%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:55   1510s] |  -1.127|   -1.127|-2183.737|-2200.095|    54.69%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:55   1511s] |  -1.127|   -1.127|-2181.936|-2198.295|    54.69%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
[03/14 23:18:56   1511s] |  -1.127|   -1.127|-2181.568|-2197.926|    54.69%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:56   1511s] |  -1.127|   -1.127|-2181.529|-2197.887|    54.69%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:56   1512s] |  -1.127|   -1.127|-2180.597|-2196.956|    54.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:57   1512s] |  -1.127|   -1.127|-2180.584|-2196.943|    54.70%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:57   1512s] |  -1.127|   -1.127|-2180.203|-2196.561|    54.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:57   1512s] |  -1.127|   -1.127|-2179.762|-2196.121|    54.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
[03/14 23:18:57   1513s] |  -1.127|   -1.127|-2179.574|-2195.932|    54.70%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
[03/14 23:18:57   1513s] |  -1.127|   -1.127|-2179.237|-2195.596|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:18:58   1513s] |  -1.127|   -1.127|-2179.183|-2195.542|    54.71%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:18:58   1513s] |  -1.127|   -1.127|-2179.164|-2195.523|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:18:58   1513s] |  -1.127|   -1.127|-2178.857|-2195.216|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:58   1513s] |  -1.127|   -1.127|-2178.705|-2195.064|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:58   1513s] |  -1.127|   -1.127|-2178.605|-2194.964|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:59   1514s] |  -1.127|   -1.127|-2178.408|-2194.767|    54.71%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:59   1514s] |  -1.127|   -1.127|-2178.154|-2194.513|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:59   1514s] |  -1.127|   -1.127|-2178.153|-2194.512|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/14 23:18:59   1515s] |  -1.127|   -1.127|-2177.664|-2194.023|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:19:00   1515s] |  -1.127|   -1.127|-2177.371|-2193.729|    54.71%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
[03/14 23:19:00   1515s] |  -1.127|   -1.127|-2177.303|-2193.662|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D   |
[03/14 23:19:00   1515s] |  -1.127|   -1.127|-2177.250|-2193.610|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_3_/D    |
[03/14 23:19:00   1515s] |  -1.127|   -1.127|-2177.209|-2193.570|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_3_/D    |
[03/14 23:19:00   1516s] |  -1.127|   -1.127|-2177.207|-2193.568|    54.71%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_3_/D    |
[03/14 23:19:01   1516s] |  -1.127|   -1.127|-2177.177|-2193.538|    54.72%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/14 23:19:01   1516s] |  -1.127|   -1.127|-2175.855|-2192.216|    54.73%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:19:02   1518s] |  -1.127|   -1.127|-2175.434|-2191.795|    54.74%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:19:02   1518s] |  -1.127|   -1.127|-2175.349|-2191.710|    54.74%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:19:03   1518s] |  -1.127|   -1.127|-2175.127|-2191.488|    54.74%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:19:03   1518s] |  -1.127|   -1.127|-2174.930|-2191.291|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
[03/14 23:19:03   1519s] |  -1.127|   -1.127|-2174.916|-2191.277|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_3_/D   |
[03/14 23:19:04   1519s] |  -1.127|   -1.127|-2174.911|-2191.272|    54.75%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_3_/D   |
[03/14 23:19:04   1519s] |  -1.127|   -1.127|-2174.902|-2191.263|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
[03/14 23:19:04   1519s] |  -1.127|   -1.127|-2174.740|-2191.102|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/14 23:19:04   1520s] |  -1.127|   -1.127|-2174.613|-2190.973|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
[03/14 23:19:05   1520s] |  -1.127|   -1.127|-2174.400|-2190.761|    54.75%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
[03/14 23:19:05   1520s] |  -1.127|   -1.127|-2173.193|-2189.554|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/14 23:19:06   1521s] |  -1.127|   -1.127|-2173.040|-2189.406|    54.75%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/14 23:19:06   1521s] |  -1.127|   -1.127|-2172.849|-2189.218|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
[03/14 23:19:06   1521s] |  -1.127|   -1.127|-2172.774|-2189.145|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
[03/14 23:19:06   1521s] |  -1.127|   -1.127|-2172.319|-2188.690|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/14 23:19:06   1521s] |  -1.127|   -1.127|-2172.290|-2188.662|    54.75%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/14 23:19:06   1521s] |  -1.127|   -1.127|-2172.194|-2188.565|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/14 23:19:06   1522s] |  -1.127|   -1.127|-2171.903|-2188.274|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/14 23:19:07   1522s] |  -1.127|   -1.127|-2171.236|-2187.610|    54.76%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
[03/14 23:19:07   1522s] |  -1.127|   -1.127|-2170.792|-2187.171|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D    |
[03/14 23:19:07   1522s] |  -1.127|   -1.127|-2170.621|-2187.009|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D    |
[03/14 23:19:07   1522s] |  -1.127|   -1.127|-2170.264|-2186.653|    54.76%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/14 23:19:08   1523s] |  -1.127|   -1.127|-2169.881|-2186.270|    54.77%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
[03/14 23:19:08   1523s] |  -1.127|   -1.127|-2169.527|-2185.915|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D    |
[03/14 23:19:08   1523s] |  -1.127|   -1.127|-2169.455|-2185.844|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D    |
[03/14 23:19:08   1523s] |  -1.127|   -1.127|-2169.331|-2185.728|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/14 23:19:08   1524s] |  -1.127|   -1.127|-2169.181|-2185.578|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/14 23:19:08   1524s] |  -1.127|   -1.127|-2169.051|-2185.448|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/14 23:19:09   1524s] |  -1.127|   -1.127|-2168.877|-2185.274|    54.77%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/14 23:19:09   1524s] |  -1.127|   -1.127|-2168.788|-2185.185|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/14 23:19:09   1524s] |  -1.127|   -1.127|-2168.740|-2185.137|    54.77%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
[03/14 23:19:10   1525s] |  -1.127|   -1.127|-2167.120|-2183.517|    54.77%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
[03/14 23:19:10   1525s] |  -1.127|   -1.127|-2166.909|-2183.306|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
[03/14 23:19:10   1525s] |  -1.127|   -1.127|-2165.585|-2181.982|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
[03/14 23:19:10   1525s] |  -1.127|   -1.127|-2165.329|-2181.726|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
[03/14 23:19:10   1526s] |  -1.127|   -1.127|-2165.212|-2181.612|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/14 23:19:10   1526s] |  -1.127|   -1.127|-2164.994|-2181.393|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/14 23:19:10   1526s] |  -1.127|   -1.127|-2164.846|-2181.245|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/14 23:19:11   1526s] |  -1.127|   -1.127|-2164.748|-2181.147|    54.78%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/14 23:19:11   1526s] |  -1.127|   -1.127|-2164.728|-2181.127|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/14 23:19:11   1526s] |  -1.127|   -1.127|-2164.679|-2181.078|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_1_/D    |
[03/14 23:19:11   1526s] |  -1.127|   -1.127|-2164.337|-2180.737|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D    |
[03/14 23:19:11   1526s] |  -1.127|   -1.127|-2164.091|-2180.490|    54.78%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D    |
[03/14 23:19:12   1527s] |  -1.127|   -1.127|-2163.684|-2180.091|    54.78%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_1_/D   |
[03/14 23:19:12   1527s] |  -1.127|   -1.127|-2162.938|-2179.351|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
[03/14 23:19:12   1527s] |  -1.127|   -1.127|-2162.645|-2179.058|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_1_/D    |
[03/14 23:19:12   1527s] |  -1.127|   -1.127|-2162.627|-2179.044|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_1_/D    |
[03/14 23:19:12   1527s] |  -1.127|   -1.127|-2162.593|-2179.009|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D    |
[03/14 23:19:13   1528s] |  -1.127|   -1.127|-2162.055|-2178.474|    54.79%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D   |
[03/14 23:19:13   1528s] |  -1.127|   -1.127|-2161.640|-2178.060|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D   |
[03/14 23:19:13   1528s] |  -1.127|   -1.127|-2161.501|-2177.921|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D   |
[03/14 23:19:13   1529s] |  -1.127|   -1.127|-2161.482|-2177.902|    54.79%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
[03/14 23:19:13   1529s] |  -1.127|   -1.127|-2161.116|-2177.535|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
[03/14 23:19:14   1529s] |  -1.127|   -1.127|-2161.109|-2177.529|    54.80%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
[03/14 23:19:14   1529s] |  -1.127|   -1.127|-2161.029|-2177.448|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_1_/D   |
[03/14 23:19:14   1529s] |  -1.127|   -1.127|-2160.979|-2177.398|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_1_/D   |
[03/14 23:19:14   1529s] |  -1.127|   -1.127|-2160.956|-2177.375|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_1_/D   |
[03/14 23:19:14   1530s] |  -1.127|   -1.127|-2160.937|-2177.356|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D    |
[03/14 23:19:15   1530s] |  -1.127|   -1.127|-2159.863|-2176.282|    54.80%|   0:00:01.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_0_/D    |
[03/14 23:19:15   1530s] |  -1.127|   -1.127|-2159.193|-2175.626|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_4_/ |
[03/14 23:19:15   1530s] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/14 23:19:15   1530s] |  -1.127|   -1.127|-2159.160|-2175.597|    54.80%|   0:00:00.0| 1922.7M|        NA|       NA| NA                                                 |
[03/14 23:19:15   1530s] |  -1.127|   -1.127|-2159.160|-2175.597|    54.80%|   0:00:00.0| 1922.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:19:15   1530s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:19:15   1530s] 
[03/14 23:19:15   1530s] *** Finish Core Optimize Step (cpu=0:05:14 real=0:05:14 mem=1922.7M) ***
[03/14 23:19:15   1530s] 
[03/14 23:19:15   1530s] *** Finished Optimize Step Cumulative (cpu=0:05:14 real=0:05:14 mem=1922.7M) ***
[03/14 23:19:15   1530s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.077|  -17.023|
|reg2reg   |-1.127|-2159.160|
|HEPG      |-1.127|-2159.160|
|All Paths |-1.127|-2175.597|
+----------+------+---------+

[03/14 23:19:15   1530s] ** GigaOpt Optimizer WNS Slack -1.127 TNS Slack -2175.597 Density 54.80
[03/14 23:19:15   1530s] Placement Snapshot: Density distribution:
[03/14 23:19:15   1530s] [1.00 -  +++]: 341 (27.84%)
[03/14 23:19:15   1530s] [0.95 - 1.00]: 6 (0.49%)
[03/14 23:19:15   1530s] [0.90 - 0.95]: 7 (0.57%)
[03/14 23:19:15   1530s] [0.85 - 0.90]: 10 (0.82%)
[03/14 23:19:15   1530s] [0.80 - 0.85]: 10 (0.82%)
[03/14 23:19:15   1530s] [0.75 - 0.80]: 12 (0.98%)
[03/14 23:19:15   1530s] [0.70 - 0.75]: 9 (0.73%)
[03/14 23:19:15   1530s] [0.65 - 0.70]: 8 (0.65%)
[03/14 23:19:15   1530s] [0.60 - 0.65]: 11 (0.90%)
[03/14 23:19:15   1530s] [0.55 - 0.60]: 12 (0.98%)
[03/14 23:19:15   1530s] [0.50 - 0.55]: 12 (0.98%)
[03/14 23:19:15   1530s] [0.45 - 0.50]: 18 (1.47%)
[03/14 23:19:15   1530s] [0.40 - 0.45]: 25 (2.04%)
[03/14 23:19:15   1530s] [0.35 - 0.40]: 80 (6.53%)
[03/14 23:19:15   1530s] [0.30 - 0.35]: 142 (11.59%)
[03/14 23:19:15   1530s] [0.25 - 0.30]: 151 (12.33%)
[03/14 23:19:15   1530s] [0.20 - 0.25]: 93 (7.59%)
[03/14 23:19:15   1530s] [0.15 - 0.20]: 102 (8.33%)
[03/14 23:19:15   1530s] [0.10 - 0.15]: 83 (6.78%)
[03/14 23:19:15   1530s] [0.05 - 0.10]: 60 (4.90%)
[03/14 23:19:15   1530s] [0.00 - 0.05]: 33 (2.69%)
[03/14 23:19:15   1530s] Begin: Area Reclaim Optimization
[03/14 23:19:15   1530s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:30.8/0:41:21.3 (0.6), mem = 1922.7M
[03/14 23:19:16   1531s] (I,S,L,T): WC_VIEW: 135.091, 49.6743, 2.11559, 186.881
[03/14 23:19:16   1532s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1922.7M
[03/14 23:19:16   1532s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1922.7M
[03/14 23:19:17   1532s] Reclaim Optimization WNS Slack -1.127  TNS Slack -2175.597 Density 54.80
[03/14 23:19:17   1532s] +----------+---------+--------+---------+------------+--------+
[03/14 23:19:17   1532s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 23:19:17   1532s] +----------+---------+--------+---------+------------+--------+
[03/14 23:19:17   1532s] |    54.80%|        -|  -1.127|-2175.597|   0:00:00.0| 1922.7M|
[03/14 23:19:17   1532s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 23:19:20   1536s] |    54.76%|       49|  -1.127|-2178.108|   0:00:03.0| 1922.7M|
[03/14 23:19:34   1549s] |    54.48%|     1035|  -1.120|-2178.972|   0:00:14.0| 1922.7M|
[03/14 23:19:35   1550s] |    54.48%|        0|  -1.120|-2178.972|   0:00:01.0| 1922.7M|
[03/14 23:19:35   1550s] +----------+---------+--------+---------+------------+--------+
[03/14 23:19:35   1550s] Reclaim Optimization End WNS Slack -1.120  TNS Slack -2178.972 Density 54.48
[03/14 23:19:35   1550s] 
[03/14 23:19:35   1550s] ** Summary: Restruct = 0 Buffer Deletion = 40 Declone = 10 Resize = 820 **
[03/14 23:19:35   1550s] --------------------------------------------------------------
[03/14 23:19:35   1550s] |                                   | Total     | Sequential |
[03/14 23:19:35   1550s] --------------------------------------------------------------
[03/14 23:19:35   1550s] | Num insts resized                 |     820  |       1    |
[03/14 23:19:35   1550s] | Num insts undone                  |     215  |       0    |
[03/14 23:19:35   1550s] | Num insts Downsized               |     820  |       1    |
[03/14 23:19:35   1550s] | Num insts Samesized               |       0  |       0    |
[03/14 23:19:35   1550s] | Num insts Upsized                 |       0  |       0    |
[03/14 23:19:35   1550s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 23:19:35   1550s] --------------------------------------------------------------
[03/14 23:19:35   1550s] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:19:35   1550s] 0 Ndr or Layer constraints added by optimization 
[03/14 23:19:35   1550s] **** End NDR-Layer Usage Statistics ****
[03/14 23:19:35   1550s] End: Core Area Reclaim Optimization (cpu = 0:00:19.7) (real = 0:00:20.0) **
[03/14 23:19:35   1550s] (I,S,L,T): WC_VIEW: 134.633, 49.3518, 2.09674, 186.082
[03/14 23:19:35   1550s] *** AreaOpt [finish] : cpu/real = 0:00:20.0/0:00:19.9 (1.0), totSession cpu/real = 0:25:50.7/0:41:41.2 (0.6), mem = 1922.7M
[03/14 23:19:35   1550s] 
[03/14 23:19:35   1550s] =============================================================================================
[03/14 23:19:35   1550s]  Step TAT Report for AreaOpt #2
[03/14 23:19:35   1550s] =============================================================================================
[03/14 23:19:35   1550s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 23:19:35   1550s] ---------------------------------------------------------------------------------------------
[03/14 23:19:35   1550s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 23:19:35   1550s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:19:35   1550s] [ OptSingleIteration     ]      3   0:00:00.4  (   2.3 % )     0:00:17.2 /  0:00:17.3    1.0
[03/14 23:19:35   1550s] [ OptGetWeight           ]    132   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[03/14 23:19:35   1550s] [ OptEval                ]    132   0:00:10.6  (  53.3 % )     0:00:10.6 /  0:00:10.7    1.0
[03/14 23:19:35   1550s] [ OptCommit              ]    132   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.2    0.9
[03/14 23:19:35   1550s] [ IncrTimingUpdate       ]     81   0:00:03.3  (  16.5 % )     0:00:03.3 /  0:00:03.3    1.0
[03/14 23:19:35   1550s] [ PostCommitDelayUpdate  ]    167   0:00:00.6  (   3.0 % )     0:00:02.6 /  0:00:02.6    1.0
[03/14 23:19:35   1550s] [ IncrDelayCalc          ]    286   0:00:02.0  (   9.8 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 23:19:35   1550s] [ MISC                   ]          0:00:02.4  (  12.1 % )     0:00:02.4 /  0:00:02.4    1.0
[03/14 23:19:35   1550s] ---------------------------------------------------------------------------------------------
[03/14 23:19:35   1550s]  AreaOpt #2 TOTAL                   0:00:19.9  ( 100.0 % )     0:00:19.9 /  0:00:20.0    1.0
[03/14 23:19:35   1550s] ---------------------------------------------------------------------------------------------
[03/14 23:19:35   1550s] 
[03/14 23:19:35   1550s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=1916.73M, totSessionCpu=0:25:51).
[03/14 23:19:35   1550s] Placement Snapshot: Density distribution:
[03/14 23:19:35   1550s] [1.00 -  +++]: 341 (27.84%)
[03/14 23:19:35   1550s] [0.95 - 1.00]: 6 (0.49%)
[03/14 23:19:35   1550s] [0.90 - 0.95]: 7 (0.57%)
[03/14 23:19:35   1550s] [0.85 - 0.90]: 10 (0.82%)
[03/14 23:19:35   1550s] [0.80 - 0.85]: 11 (0.90%)
[03/14 23:19:35   1550s] [0.75 - 0.80]: 11 (0.90%)
[03/14 23:19:35   1550s] [0.70 - 0.75]: 9 (0.73%)
[03/14 23:19:35   1550s] [0.65 - 0.70]: 8 (0.65%)
[03/14 23:19:35   1550s] [0.60 - 0.65]: 12 (0.98%)
[03/14 23:19:35   1550s] [0.55 - 0.60]: 12 (0.98%)
[03/14 23:19:35   1550s] [0.50 - 0.55]: 12 (0.98%)
[03/14 23:19:35   1550s] [0.45 - 0.50]: 20 (1.63%)
[03/14 23:19:35   1550s] [0.40 - 0.45]: 23 (1.88%)
[03/14 23:19:35   1550s] [0.35 - 0.40]: 83 (6.78%)
[03/14 23:19:35   1550s] [0.30 - 0.35]: 141 (11.51%)
[03/14 23:19:35   1550s] [0.25 - 0.30]: 155 (12.65%)
[03/14 23:19:35   1550s] [0.20 - 0.25]: 93 (7.59%)
[03/14 23:19:35   1550s] [0.15 - 0.20]: 111 (9.06%)
[03/14 23:19:35   1550s] [0.10 - 0.15]: 83 (6.78%)
[03/14 23:19:35   1550s] [0.05 - 0.10]: 57 (4.65%)
[03/14 23:19:35   1550s] [0.00 - 0.05]: 20 (1.63%)
[03/14 23:19:35   1550s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.1
[03/14 23:19:35   1550s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.1
[03/14 23:19:35   1551s] ** GigaOpt Optimizer WNS Slack -1.120 TNS Slack -2178.972 Density 54.48
[03/14 23:19:35   1551s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.077|  -16.986|
|reg2reg   |-1.120|-2162.547|
|HEPG      |-1.120|-2162.547|
|All Paths |-1.120|-2178.972|
+----------+------+---------+

[03/14 23:19:35   1551s] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:19:35   1551s] 0 Ndr or Layer constraints added by optimization 
[03/14 23:19:35   1551s] **** End NDR-Layer Usage Statistics ****
[03/14 23:19:35   1551s] 
[03/14 23:19:35   1551s] *** Finish pre-CTS Setup Fixing (cpu=0:05:35 real=0:05:35 mem=1916.7M) ***
[03/14 23:19:35   1551s] 
[03/14 23:19:35   1551s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.1
[03/14 23:19:35   1551s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1881.7M
[03/14 23:19:35   1551s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.107, MEM:1881.7M
[03/14 23:19:35   1551s] TotalInstCnt at PhyDesignMc Destruction: 41,239
[03/14 23:19:36   1551s] (I,S,L,T): WC_VIEW: 134.633, 49.3518, 2.09674, 186.082
[03/14 23:19:36   1551s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.6
[03/14 23:19:36   1551s] *** SetupOpt [finish] : cpu/real = 0:05:48.0/0:05:47.5 (1.0), totSession cpu/real = 0:25:51.8/0:41:42.2 (0.6), mem = 1881.7M
[03/14 23:19:36   1551s] 
[03/14 23:19:36   1551s] =============================================================================================
[03/14 23:19:36   1551s]  Step TAT Report for TnsOpt #1
[03/14 23:19:36   1551s] =============================================================================================
[03/14 23:19:36   1551s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 23:19:36   1551s] ---------------------------------------------------------------------------------------------
[03/14 23:19:36   1551s] [ AreaOpt                ]      1   0:00:02.4  (   0.7 % )     0:00:19.9 /  0:00:20.0    1.0
[03/14 23:19:36   1551s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:19:36   1551s] [ SlackTraversorInit     ]      3   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 23:19:36   1551s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.4 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 23:19:36   1551s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:19:36   1551s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 23:19:36   1551s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 23:19:36   1551s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:19:36   1551s] [ TransformInit          ]      1   0:00:09.6  (   2.8 % )     0:00:09.6 /  0:00:09.6    1.0
[03/14 23:19:36   1551s] [ OptSingleIteration     ]    647   0:00:02.1  (   0.6 % )     0:05:10.3 /  0:05:10.7    1.0
[03/14 23:19:36   1551s] [ OptGetWeight           ]    776   0:00:05.4  (   1.6 % )     0:00:05.4 /  0:00:05.4    1.0
[03/14 23:19:36   1551s] [ OptEval                ]    776   0:03:40.8  (  63.5 % )     0:03:40.8 /  0:03:41.2    1.0
[03/14 23:19:36   1551s] [ OptCommit              ]    776   0:00:03.1  (   0.9 % )     0:00:03.1 /  0:00:03.0    1.0
[03/14 23:19:36   1551s] [ IncrTimingUpdate       ]    557   0:00:26.0  (   7.5 % )     0:00:26.0 /  0:00:26.0    1.0
[03/14 23:19:36   1551s] [ PostCommitDelayUpdate  ]    811   0:00:05.4  (   1.5 % )     0:00:22.9 /  0:00:23.0    1.0
[03/14 23:19:36   1551s] [ IncrDelayCalc          ]   2374   0:00:17.6  (   5.1 % )     0:00:17.6 /  0:00:17.4    1.0
[03/14 23:19:36   1551s] [ SetupOptGetWorkingSet  ]   1533   0:00:13.8  (   4.0 % )     0:00:13.8 /  0:00:13.7    1.0
[03/14 23:19:36   1551s] [ SetupOptGetActiveNode  ]   1533   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.0
[03/14 23:19:36   1551s] [ SetupOptSlackGraph     ]    644   0:00:16.0  (   4.6 % )     0:00:16.0 /  0:00:16.2    1.0
[03/14 23:19:36   1551s] [ MISC                   ]          0:00:22.4  (   6.5 % )     0:00:22.4 /  0:00:22.5    1.0
[03/14 23:19:36   1551s] ---------------------------------------------------------------------------------------------
[03/14 23:19:36   1551s]  TnsOpt #1 TOTAL                    0:05:47.5  ( 100.0 % )     0:05:47.5 /  0:05:48.0    1.0
[03/14 23:19:36   1551s] ---------------------------------------------------------------------------------------------
[03/14 23:19:36   1551s] 
[03/14 23:19:36   1551s] End: GigaOpt Optimization in TNS mode
[03/14 23:19:37   1552s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1841.7M
[03/14 23:19:37   1552s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.108, MEM:1841.7M
[03/14 23:19:37   1552s] 
[03/14 23:19:37   1552s] *** Start incrementalPlace ***
[03/14 23:19:37   1552s] User Input Parameters:
[03/14 23:19:37   1552s] - Congestion Driven    : On
[03/14 23:19:37   1552s] - Timing Driven        : On
[03/14 23:19:37   1552s] - Area-Violation Based : On
[03/14 23:19:37   1552s] - Start Rollback Level : -5
[03/14 23:19:37   1552s] - Legalized            : On
[03/14 23:19:37   1552s] - Window Based         : Off
[03/14 23:19:37   1552s] - eDen incr mode       : Off
[03/14 23:19:37   1552s] - Small incr mode      : Off
[03/14 23:19:37   1552s] 
[03/14 23:19:37   1552s] no activity file in design. spp won't run.
[03/14 23:19:37   1552s] Collecting buffer chain nets ...
[03/14 23:19:37   1552s] No Views given, use default active views for adaptive view pruning
[03/14 23:19:37   1552s] SKP will enable view:
[03/14 23:19:37   1552s]   WC_VIEW
[03/14 23:19:37   1552s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1841.7M
[03/14 23:19:37   1552s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.016, MEM:1841.7M
[03/14 23:19:37   1552s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1841.7M
[03/14 23:19:37   1552s] Starting Early Global Route congestion estimation: mem = 1841.7M
[03/14 23:19:37   1552s] (I)       Started Loading and Dumping File ( Curr Mem: 1841.65 MB )
[03/14 23:19:37   1552s] (I)       Reading DB...
[03/14 23:19:37   1552s] (I)       Read data from FE... (mem=1841.7M)
[03/14 23:19:37   1552s] (I)       Read nodes and places... (mem=1841.7M)
[03/14 23:19:37   1552s] (I)       Done Read nodes and places (cpu=0.060s, mem=1856.5M)
[03/14 23:19:37   1552s] (I)       Read nets... (mem=1856.5M)
[03/14 23:19:37   1553s] (I)       Done Read nets (cpu=0.160s, mem=1872.0M)
[03/14 23:19:37   1553s] (I)       Done Read data from FE (cpu=0.220s, mem=1872.0M)
[03/14 23:19:37   1553s] (I)       before initializing RouteDB syMemory usage = 1872.0 MB
[03/14 23:19:37   1553s] (I)       Honor MSV route constraint: false
[03/14 23:19:37   1553s] (I)       Maximum routing layer  : 127
[03/14 23:19:37   1553s] (I)       Minimum routing layer  : 2
[03/14 23:19:37   1553s] (I)       Supply scale factor H  : 1.00
[03/14 23:19:37   1553s] (I)       Supply scale factor V  : 1.00
[03/14 23:19:37   1553s] (I)       Tracks used by clock wire: 0
[03/14 23:19:37   1553s] (I)       Reverse direction      : 
[03/14 23:19:37   1553s] (I)       Honor partition pin guides: true
[03/14 23:19:37   1553s] (I)       Route selected nets only: false
[03/14 23:19:37   1553s] (I)       Route secondary PG pins: false
[03/14 23:19:37   1553s] (I)       Second PG max fanout   : 2147483647
[03/14 23:19:37   1553s] (I)       Apply function for special wires: true
[03/14 23:19:37   1553s] (I)       Layer by layer blockage reading: true
[03/14 23:19:37   1553s] (I)       Offset calculation fix : true
[03/14 23:19:37   1553s] (I)       Route stripe layer range: 
[03/14 23:19:37   1553s] (I)       Honor partition fences : 
[03/14 23:19:37   1553s] (I)       Honor partition pin    : 
[03/14 23:19:37   1553s] (I)       Honor partition fences with feedthrough: 
[03/14 23:19:37   1553s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:19:37   1553s] (I)       Use row-based GCell size
[03/14 23:19:37   1553s] (I)       Use row-based GCell align
[03/14 23:19:37   1553s] (I)       GCell unit size   : 3600
[03/14 23:19:37   1553s] (I)       GCell multiplier  : 1
[03/14 23:19:37   1553s] (I)       GCell row height  : 3600
[03/14 23:19:37   1553s] (I)       Actual row height : 3600
[03/14 23:19:37   1553s] (I)       GCell align ref   : 20000 20000
[03/14 23:19:37   1553s] [NR-eGR] Track table information for default rule: 
[03/14 23:19:37   1553s] [NR-eGR] M1 has no routable track
[03/14 23:19:37   1553s] [NR-eGR] M2 has single uniform track structure
[03/14 23:19:37   1553s] [NR-eGR] M3 has single uniform track structure
[03/14 23:19:37   1553s] [NR-eGR] M4 has single uniform track structure
[03/14 23:19:37   1553s] [NR-eGR] M5 has single uniform track structure
[03/14 23:19:37   1553s] [NR-eGR] M6 has single uniform track structure
[03/14 23:19:37   1553s] [NR-eGR] M7 has single uniform track structure
[03/14 23:19:37   1553s] [NR-eGR] M8 has single uniform track structure
[03/14 23:19:37   1553s] (I)       ===========================================================================
[03/14 23:19:37   1553s] (I)       == Report All Rule Vias ==
[03/14 23:19:37   1553s] (I)       ===========================================================================
[03/14 23:19:37   1553s] (I)        Via Rule : (Default)
[03/14 23:19:37   1553s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:19:37   1553s] (I)       ---------------------------------------------------------------------------
[03/14 23:19:37   1553s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:19:37   1553s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:19:37   1553s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:19:37   1553s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:19:37   1553s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:19:37   1553s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:19:37   1553s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:19:37   1553s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:19:37   1553s] (I)       ===========================================================================
[03/14 23:19:37   1553s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1872.03 MB )
[03/14 23:19:37   1553s] [NR-eGR] Read 232 PG shapes
[03/14 23:19:37   1553s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.03 MB )
[03/14 23:19:37   1553s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:19:37   1553s] [NR-eGR] #Instance Blockages : 0
[03/14 23:19:37   1553s] [NR-eGR] #PG Blockages       : 232
[03/14 23:19:37   1553s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:19:37   1553s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:19:37   1553s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:19:37   1553s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:19:37   1553s] (I)       readDataFromPlaceDB
[03/14 23:19:37   1553s] (I)       Read net information..
[03/14 23:19:37   1553s] [NR-eGR] Read numTotalNets=45467  numIgnoredNets=0
[03/14 23:19:37   1553s] (I)       Read testcase time = 0.020 seconds
[03/14 23:19:37   1553s] 
[03/14 23:19:37   1553s] (I)       early_global_route_priority property id does not exist.
[03/14 23:19:37   1553s] (I)       Start initializing grid graph
[03/14 23:19:37   1553s] (I)       End initializing grid graph
[03/14 23:19:37   1553s] (I)       Model blockages into capacity
[03/14 23:19:37   1553s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:19:37   1553s] (I)       Started Modeling ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Started Modeling Layer 1 ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Started Modeling Layer 2 ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:19:37   1553s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Started Modeling Layer 3 ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:19:37   1553s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Started Modeling Layer 4 ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:19:37   1553s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Started Modeling Layer 5 ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:19:37   1553s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Started Modeling Layer 6 ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:19:37   1553s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Started Modeling Layer 7 ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:19:37   1553s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Started Modeling Layer 8 ( Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:19:37   1553s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1882.09 MB )
[03/14 23:19:37   1553s] (I)       -- layer congestion ratio --
[03/14 23:19:37   1553s] (I)       Layer 1 : 0.100000
[03/14 23:19:37   1553s] (I)       Layer 2 : 0.700000
[03/14 23:19:37   1553s] (I)       Layer 3 : 0.700000
[03/14 23:19:37   1553s] (I)       Layer 4 : 0.700000
[03/14 23:19:37   1553s] (I)       Layer 5 : 0.700000
[03/14 23:19:37   1553s] (I)       Layer 6 : 0.700000
[03/14 23:19:37   1553s] (I)       Layer 7 : 0.700000
[03/14 23:19:37   1553s] (I)       Layer 8 : 0.700000
[03/14 23:19:37   1553s] (I)       ----------------------------
[03/14 23:19:37   1553s] (I)       Number of ignored nets = 0
[03/14 23:19:37   1553s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:19:37   1553s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:19:37   1553s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:19:37   1553s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:19:37   1553s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:19:37   1553s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:19:37   1553s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:19:37   1553s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:19:37   1553s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:19:37   1553s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:19:37   1553s] (I)       WARNING: There are 32 pins inside gCell located around position 262.00 371.80. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 32 pins inside gCell located around position 269.20 589.60. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 31 pins inside gCell located around position 296.20 424.00. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 32 pins inside gCell located around position 296.20 575.20. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 39 pins inside gCell located around position 328.60 526.60. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 31 pins inside gCell located around position 332.20 523.00. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 32 pins inside gCell located around position 334.00 530.20. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 31 pins inside gCell located around position 425.80 130.60. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 34 pins inside gCell located around position 445.60 236.80. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: There are 34 pins inside gCell located around position 458.20 220.60. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 23:19:37   1553s] (I)       WARNING: Only first 10 messages are printed.
[03/14 23:19:37   1553s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1882.1 MB
[03/14 23:19:37   1553s] (I)       Ndr track 0 does not exist
[03/14 23:19:37   1553s] (I)       Layer1  viaCost=300.00
[03/14 23:19:37   1553s] (I)       Layer2  viaCost=100.00
[03/14 23:19:37   1553s] (I)       Layer3  viaCost=100.00
[03/14 23:19:37   1553s] (I)       Layer4  viaCost=100.00
[03/14 23:19:37   1553s] (I)       Layer5  viaCost=100.00
[03/14 23:19:37   1553s] (I)       Layer6  viaCost=200.00
[03/14 23:19:37   1553s] (I)       Layer7  viaCost=100.00
[03/14 23:19:37   1553s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:19:37   1553s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:19:37   1553s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:19:37   1553s] (I)       Site width          :   400  (dbu)
[03/14 23:19:37   1553s] (I)       Row height          :  3600  (dbu)
[03/14 23:19:37   1553s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:19:37   1553s] (I)       GCell width         :  3600  (dbu)
[03/14 23:19:37   1553s] (I)       GCell height        :  3600  (dbu)
[03/14 23:19:37   1553s] (I)       Grid                :   359   358     8
[03/14 23:19:37   1553s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:19:37   1553s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:19:37   1553s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:19:37   1553s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:19:37   1553s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:19:37   1553s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:19:37   1553s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:19:37   1553s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:19:37   1553s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:19:37   1553s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:19:37   1553s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:19:37   1553s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:19:37   1553s] (I)       --------------------------------------------------------
[03/14 23:19:37   1553s] 
[03/14 23:19:37   1553s] [NR-eGR] ============ Routing rule table ============
[03/14 23:19:37   1553s] [NR-eGR] Rule id: 0  Nets: 45457 
[03/14 23:19:37   1553s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:19:37   1553s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:19:37   1553s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:19:37   1553s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:19:37   1553s] [NR-eGR] ========================================
[03/14 23:19:37   1553s] [NR-eGR] 
[03/14 23:19:37   1553s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:19:37   1553s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/14 23:19:37   1553s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/14 23:19:37   1553s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/14 23:19:37   1553s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/14 23:19:37   1553s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/14 23:19:37   1553s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/14 23:19:37   1553s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/14 23:19:37   1553s] (I)       After initializing earlyGlobalRoute syMemory usage = 1887.2 MB
[03/14 23:19:37   1553s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:37   1553s] (I)       Started Global Routing ( Curr Mem: 1887.24 MB )
[03/14 23:19:37   1553s] (I)       ============= Initialization =============
[03/14 23:19:37   1553s] (I)       totalPins=156016  totalGlobalPin=148264 (95.03%)
[03/14 23:19:37   1553s] (I)       Started Build MST ( Curr Mem: 1887.24 MB )
[03/14 23:19:37   1553s] (I)       Generate topology with single threads
[03/14 23:19:38   1553s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/14 23:19:38   1553s] [NR-eGR] Layer group 1: route 45457 net(s) in layer range [2, 8]
[03/14 23:19:38   1553s] (I)       ============  Phase 1a Route ============
[03/14 23:19:38   1553s] (I)       Started Phase 1a ( Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 23:19:38   1553s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Usage: 552376 = (287349 H, 265027 V) = (11.05% H, 7.32% V) = (5.172e+05um H, 4.770e+05um V)
[03/14 23:19:38   1553s] (I)       
[03/14 23:19:38   1553s] (I)       ============  Phase 1b Route ============
[03/14 23:19:38   1553s] (I)       Started Phase 1b ( Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Usage: 552379 = (287349 H, 265030 V) = (11.05% H, 7.32% V) = (5.172e+05um H, 4.771e+05um V)
[03/14 23:19:38   1553s] (I)       
[03/14 23:19:38   1553s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.942822e+05um
[03/14 23:19:38   1553s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/14 23:19:38   1553s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 23:19:38   1553s] (I)       ============  Phase 1c Route ============
[03/14 23:19:38   1553s] (I)       Started Phase 1c ( Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Level2 Grid: 72 x 72
[03/14 23:19:38   1553s] (I)       Started Two Level Routing ( Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Usage: 552379 = (287349 H, 265030 V) = (11.05% H, 7.32% V) = (5.172e+05um H, 4.771e+05um V)
[03/14 23:19:38   1553s] (I)       
[03/14 23:19:38   1553s] (I)       ============  Phase 1d Route ============
[03/14 23:19:38   1553s] (I)       Started Phase 1d ( Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Finished Phase 1d ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Usage: 552389 = (287357 H, 265032 V) = (11.05% H, 7.32% V) = (5.172e+05um H, 4.771e+05um V)
[03/14 23:19:38   1553s] (I)       
[03/14 23:19:38   1553s] (I)       ============  Phase 1e Route ============
[03/14 23:19:38   1553s] (I)       Started Phase 1e ( Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Usage: 552389 = (287357 H, 265032 V) = (11.05% H, 7.32% V) = (5.172e+05um H, 4.771e+05um V)
[03/14 23:19:38   1553s] (I)       
[03/14 23:19:38   1553s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.943002e+05um
[03/14 23:19:38   1553s] [NR-eGR] 
[03/14 23:19:38   1553s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1553s] (I)       Running layer assignment with 1 threads
[03/14 23:19:38   1554s] (I)       Finished Phase 1l ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1554s] (I)       ============  Phase 1l Route ============
[03/14 23:19:38   1554s] (I)       
[03/14 23:19:38   1554s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 23:19:38   1554s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/14 23:19:38   1554s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/14 23:19:38   1554s] [NR-eGR]       Layer              (1-6)            (7-13)           (14-19)           (20-26)    OverCon 
[03/14 23:19:38   1554s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/14 23:19:38   1554s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:19:38   1554s] [NR-eGR]      M2  (2)        85( 0.07%)        58( 0.05%)        46( 0.04%)         5( 0.00%)   ( 0.15%) 
[03/14 23:19:38   1554s] [NR-eGR]      M3  (3)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/14 23:19:38   1554s] [NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/14 23:19:38   1554s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:19:38   1554s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:19:38   1554s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:19:38   1554s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:19:38   1554s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/14 23:19:38   1554s] [NR-eGR] Total              107( 0.01%)        58( 0.01%)        46( 0.01%)         5( 0.00%)   ( 0.02%) 
[03/14 23:19:38   1554s] [NR-eGR] 
[03/14 23:19:38   1554s] (I)       Finished Global Routing ( CPU: 0.94 sec, Real: 0.94 sec, Curr Mem: 1887.24 MB )
[03/14 23:19:38   1554s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/14 23:19:38   1554s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[03/14 23:19:38   1554s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[03/14 23:19:38   1554s] Early Global Route congestion estimation runtime: 1.37 seconds, mem = 1887.2M
[03/14 23:19:38   1554s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.360, REAL:1.366, MEM:1887.2M
[03/14 23:19:38   1554s] OPERPROF: Starting HotSpotCal at level 1, MEM:1887.2M
[03/14 23:19:38   1554s] [hotspot] +------------+---------------+---------------+
[03/14 23:19:38   1554s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 23:19:38   1554s] [hotspot] +------------+---------------+---------------+
[03/14 23:19:38   1554s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 23:19:38   1554s] [hotspot] +------------+---------------+---------------+
[03/14 23:19:38   1554s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:19:38   1554s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 23:19:38   1554s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1887.2M
[03/14 23:19:38   1554s] 
[03/14 23:19:38   1554s] === incrementalPlace Internal Loop 1 ===
[03/14 23:19:38   1554s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/14 23:19:38   1554s] OPERPROF: Starting IPInitSPData at level 1, MEM:1887.2M
[03/14 23:19:38   1554s] z: 2, totalTracks: 1
[03/14 23:19:38   1554s] z: 4, totalTracks: 1
[03/14 23:19:38   1554s] z: 6, totalTracks: 1
[03/14 23:19:38   1554s] z: 8, totalTracks: 1
[03/14 23:19:38   1554s] #spOpts: N=65 minPadR=1.1 
[03/14 23:19:39   1554s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1887.2M
[03/14 23:19:39   1554s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.228, MEM:1887.2M
[03/14 23:19:39   1554s] OPERPROF:   Starting post-place ADS at level 2, MEM:1887.2M
[03/14 23:19:39   1554s] ADSU 0.545 -> 0.545. GS 14.400
[03/14 23:19:39   1554s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.120, REAL:0.118, MEM:1887.2M
[03/14 23:19:39   1554s] OPERPROF:   Starting spMPad at level 2, MEM:1887.2M
[03/14 23:19:39   1554s] OPERPROF:     Starting spContextMPad at level 3, MEM:1887.2M
[03/14 23:19:39   1554s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1887.2M
[03/14 23:19:39   1554s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.025, MEM:1887.2M
[03/14 23:19:39   1554s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1887.2M
[03/14 23:19:39   1554s] no activity file in design. spp won't run.
[03/14 23:19:39   1554s] [spp] 0
[03/14 23:19:39   1554s] [adp] 0:1:1:3
[03/14 23:19:39   1554s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.015, MEM:1887.2M
[03/14 23:19:39   1554s] SP #FI/SF FL/PI 0/0 41239/0
[03/14 23:19:39   1554s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.470, REAL:0.473, MEM:1887.2M
[03/14 23:19:39   1554s] PP off. flexM 0
[03/14 23:19:39   1554s] OPERPROF: Starting CDPad at level 1, MEM:1887.2M
[03/14 23:19:39   1554s] 3DP is on.
[03/14 23:19:39   1554s] 3DP OF M2 0.013, M4 0.000. Diff 0
[03/14 23:19:39   1554s] design sh 0.037.
[03/14 23:19:39   1554s] design sh 0.037.
[03/14 23:19:39   1554s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/14 23:19:39   1554s] design sh 0.037.
[03/14 23:19:40   1555s] CDPadU 0.635 -> 0.609. R=0.545, N=41239, GS=1.800
[03/14 23:19:40   1555s] OPERPROF: Finished CDPad at level 1, CPU:0.790, REAL:0.791, MEM:1887.2M
[03/14 23:19:40   1555s] OPERPROF: Starting InitSKP at level 1, MEM:1887.2M
[03/14 23:19:40   1555s] no activity file in design. spp won't run.
[03/14 23:19:43   1558s] no activity file in design. spp won't run.
[03/14 23:19:47   1562s] *** Finished SKP initialization (cpu=0:00:07.3, real=0:00:07.0)***
[03/14 23:19:47   1562s] OPERPROF: Finished InitSKP at level 1, CPU:7.340, REAL:7.336, MEM:1939.7M
[03/14 23:19:47   1562s] NP #FI/FS/SF FL/PI: 0/0/0 41239/0
[03/14 23:19:47   1562s] no activity file in design. spp won't run.
[03/14 23:19:47   1563s] 
[03/14 23:19:47   1563s] AB Est...
[03/14 23:19:47   1563s] OPERPROF: Starting npPlace at level 1, MEM:1949.0M
[03/14 23:19:48   1563s] OPERPROF: Finished npPlace at level 1, CPU:0.280, REAL:0.279, MEM:2104.4M
[03/14 23:19:48   1563s] Iteration  5: Skipped, with CDP Off
[03/14 23:19:48   1563s] 
[03/14 23:19:48   1563s] AB Est...
[03/14 23:19:48   1563s] OPERPROF: Starting npPlace at level 1, MEM:2104.4M
[03/14 23:19:48   1563s] OPERPROF: Finished npPlace at level 1, CPU:0.230, REAL:0.231, MEM:2104.4M
[03/14 23:19:48   1563s] Iteration  6: Skipped, with CDP Off
[03/14 23:19:48   1563s] 
[03/14 23:19:48   1563s] AB Est...
[03/14 23:19:48   1563s] OPERPROF: Starting npPlace at level 1, MEM:2104.4M
[03/14 23:19:48   1564s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.216, MEM:2104.4M
[03/14 23:19:49   1564s] Iteration  7: Skipped, with CDP Off
[03/14 23:19:49   1564s] OPERPROF: Starting npPlace at level 1, MEM:2104.4M
[03/14 23:19:49   1564s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 23:19:49   1564s] No instances found in the vector
[03/14 23:19:49   1564s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2104.4M, DRC: 0)
[03/14 23:19:49   1564s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:20:29   1604s] Iteration  8: Total net bbox = 9.162e+05 (5.10e+05 4.06e+05)
[03/14 23:20:29   1604s]               Est.  stn bbox = 1.114e+06 (6.00e+05 5.15e+05)
[03/14 23:20:29   1604s]               cpu = 0:00:40.3 real = 0:00:40.0 mem = 2139.8M
[03/14 23:20:29   1604s] OPERPROF: Finished npPlace at level 1, CPU:40.460, REAL:40.391, MEM:2139.8M
[03/14 23:20:29   1605s] no activity file in design. spp won't run.
[03/14 23:20:29   1605s] NP #FI/FS/SF FL/PI: 0/0/0 41239/0
[03/14 23:20:29   1605s] no activity file in design. spp won't run.
[03/14 23:20:30   1605s] OPERPROF: Starting npPlace at level 1, MEM:2139.8M
[03/14 23:20:30   1605s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 23:20:30   1605s] No instances found in the vector
[03/14 23:20:30   1605s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2139.8M, DRC: 0)
[03/14 23:20:30   1605s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:21:35   1671s] Iteration  9: Total net bbox = 9.199e+05 (5.12e+05 4.08e+05)
[03/14 23:21:35   1671s]               Est.  stn bbox = 1.120e+06 (6.03e+05 5.17e+05)
[03/14 23:21:35   1671s]               cpu = 0:01:05 real = 0:01:05 mem = 2124.4M
[03/14 23:21:35   1671s] OPERPROF: Finished npPlace at level 1, CPU:65.630, REAL:65.546, MEM:2124.4M
[03/14 23:21:35   1671s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2124.4M
[03/14 23:21:35   1671s] Starting Early Global Route rough congestion estimation: mem = 2124.4M
[03/14 23:21:35   1671s] (I)       Started Loading and Dumping File ( Curr Mem: 2124.39 MB )
[03/14 23:21:35   1671s] (I)       Reading DB...
[03/14 23:21:35   1671s] (I)       Read data from FE... (mem=2124.4M)
[03/14 23:21:35   1671s] (I)       Read nodes and places... (mem=2124.4M)
[03/14 23:21:35   1671s] (I)       Done Read nodes and places (cpu=0.070s, mem=2124.4M)
[03/14 23:21:35   1671s] (I)       Read nets... (mem=2124.4M)
[03/14 23:21:36   1671s] (I)       Done Read nets (cpu=0.150s, mem=2124.4M)
[03/14 23:21:36   1671s] (I)       Done Read data from FE (cpu=0.220s, mem=2124.4M)
[03/14 23:21:36   1671s] (I)       before initializing RouteDB syMemory usage = 2124.4 MB
[03/14 23:21:36   1671s] (I)       Print mode             : 2
[03/14 23:21:36   1671s] (I)       Stop if highly congested: false
[03/14 23:21:36   1671s] (I)       Honor MSV route constraint: false
[03/14 23:21:36   1671s] (I)       Maximum routing layer  : 127
[03/14 23:21:36   1671s] (I)       Minimum routing layer  : 2
[03/14 23:21:36   1671s] (I)       Supply scale factor H  : 1.00
[03/14 23:21:36   1671s] (I)       Supply scale factor V  : 1.00
[03/14 23:21:36   1671s] (I)       Tracks used by clock wire: 0
[03/14 23:21:36   1671s] (I)       Reverse direction      : 
[03/14 23:21:36   1671s] (I)       Honor partition pin guides: true
[03/14 23:21:36   1671s] (I)       Route selected nets only: false
[03/14 23:21:36   1671s] (I)       Route secondary PG pins: false
[03/14 23:21:36   1671s] (I)       Second PG max fanout   : 2147483647
[03/14 23:21:36   1671s] (I)       Assign partition pins  : false
[03/14 23:21:36   1671s] (I)       Support large GCell    : true
[03/14 23:21:36   1671s] (I)       Number of rows per GCell: 3
[03/14 23:21:36   1671s] (I)       Max num rows per GCell : 32
[03/14 23:21:36   1671s] (I)       Apply function for special wires: true
[03/14 23:21:36   1671s] (I)       Layer by layer blockage reading: true
[03/14 23:21:36   1671s] (I)       Offset calculation fix : true
[03/14 23:21:36   1671s] (I)       Route stripe layer range: 
[03/14 23:21:36   1671s] (I)       Honor partition fences : 
[03/14 23:21:36   1671s] (I)       Honor partition pin    : 
[03/14 23:21:36   1671s] (I)       Honor partition fences with feedthrough: 
[03/14 23:21:36   1671s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:21:36   1671s] (I)       Use row-based GCell size
[03/14 23:21:36   1671s] (I)       Use row-based GCell align
[03/14 23:21:36   1671s] (I)       GCell unit size   : 3600
[03/14 23:21:36   1671s] (I)       GCell multiplier  : 3
[03/14 23:21:36   1671s] (I)       GCell row height  : 3600
[03/14 23:21:36   1671s] (I)       Actual row height : 3600
[03/14 23:21:36   1671s] (I)       GCell align ref   : 20000 20000
[03/14 23:21:36   1671s] [NR-eGR] Track table information for default rule: 
[03/14 23:21:36   1671s] [NR-eGR] M1 has no routable track
[03/14 23:21:36   1671s] [NR-eGR] M2 has single uniform track structure
[03/14 23:21:36   1671s] [NR-eGR] M3 has single uniform track structure
[03/14 23:21:36   1671s] [NR-eGR] M4 has single uniform track structure
[03/14 23:21:36   1671s] [NR-eGR] M5 has single uniform track structure
[03/14 23:21:36   1671s] [NR-eGR] M6 has single uniform track structure
[03/14 23:21:36   1671s] [NR-eGR] M7 has single uniform track structure
[03/14 23:21:36   1671s] [NR-eGR] M8 has single uniform track structure
[03/14 23:21:36   1671s] (I)       ===========================================================================
[03/14 23:21:36   1671s] (I)       == Report All Rule Vias ==
[03/14 23:21:36   1671s] (I)       ===========================================================================
[03/14 23:21:36   1671s] (I)        Via Rule : (Default)
[03/14 23:21:36   1671s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:21:36   1671s] (I)       ---------------------------------------------------------------------------
[03/14 23:21:36   1671s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:21:36   1671s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:21:36   1671s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:21:36   1671s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:21:36   1671s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:21:36   1671s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:21:36   1671s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:21:36   1671s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:21:36   1671s] (I)       ===========================================================================
[03/14 23:21:36   1671s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2124.39 MB )
[03/14 23:21:36   1671s] [NR-eGR] Read 232 PG shapes
[03/14 23:21:36   1671s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2124.39 MB )
[03/14 23:21:36   1671s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:21:36   1671s] [NR-eGR] #Instance Blockages : 0
[03/14 23:21:36   1671s] [NR-eGR] #PG Blockages       : 232
[03/14 23:21:36   1671s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:21:36   1671s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:21:36   1671s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:21:36   1671s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:21:36   1671s] (I)       readDataFromPlaceDB
[03/14 23:21:36   1671s] (I)       Read net information..
[03/14 23:21:36   1671s] [NR-eGR] Read numTotalNets=45467  numIgnoredNets=0
[03/14 23:21:36   1671s] (I)       Read testcase time = 0.020 seconds
[03/14 23:21:36   1671s] 
[03/14 23:21:36   1671s] (I)       early_global_route_priority property id does not exist.
[03/14 23:21:36   1671s] (I)       Start initializing grid graph
[03/14 23:21:36   1671s] (I)       End initializing grid graph
[03/14 23:21:36   1671s] (I)       Model blockages into capacity
[03/14 23:21:36   1671s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:21:36   1671s] (I)       Started Modeling ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Modeling Layer 1 ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Modeling Layer 2 ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:21:36   1671s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Modeling Layer 3 ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:21:36   1671s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Modeling Layer 4 ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:21:36   1671s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Modeling Layer 5 ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:21:36   1671s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Modeling Layer 6 ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:21:36   1671s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Modeling Layer 7 ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:21:36   1671s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Modeling Layer 8 ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:21:36   1671s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       -- layer congestion ratio --
[03/14 23:21:36   1671s] (I)       Layer 1 : 0.100000
[03/14 23:21:36   1671s] (I)       Layer 2 : 0.700000
[03/14 23:21:36   1671s] (I)       Layer 3 : 0.700000
[03/14 23:21:36   1671s] (I)       Layer 4 : 0.700000
[03/14 23:21:36   1671s] (I)       Layer 5 : 0.700000
[03/14 23:21:36   1671s] (I)       Layer 6 : 0.700000
[03/14 23:21:36   1671s] (I)       Layer 7 : 0.700000
[03/14 23:21:36   1671s] (I)       Layer 8 : 0.700000
[03/14 23:21:36   1671s] (I)       ----------------------------
[03/14 23:21:36   1671s] (I)       Number of ignored nets = 0
[03/14 23:21:36   1671s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:21:36   1671s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:21:36   1671s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:21:36   1671s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:21:36   1671s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:21:36   1671s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:21:36   1671s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:21:36   1671s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:21:36   1671s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:21:36   1671s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:21:36   1671s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2134.5 MB
[03/14 23:21:36   1671s] (I)       Ndr track 0 does not exist
[03/14 23:21:36   1671s] (I)       Layer1  viaCost=300.00
[03/14 23:21:36   1671s] (I)       Layer2  viaCost=100.00
[03/14 23:21:36   1671s] (I)       Layer3  viaCost=100.00
[03/14 23:21:36   1671s] (I)       Layer4  viaCost=100.00
[03/14 23:21:36   1671s] (I)       Layer5  viaCost=100.00
[03/14 23:21:36   1671s] (I)       Layer6  viaCost=200.00
[03/14 23:21:36   1671s] (I)       Layer7  viaCost=100.00
[03/14 23:21:36   1671s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:21:36   1671s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:21:36   1671s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:21:36   1671s] (I)       Site width          :   400  (dbu)
[03/14 23:21:36   1671s] (I)       Row height          :  3600  (dbu)
[03/14 23:21:36   1671s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:21:36   1671s] (I)       GCell width         : 10800  (dbu)
[03/14 23:21:36   1671s] (I)       GCell height        : 10800  (dbu)
[03/14 23:21:36   1671s] (I)       Grid                :   120   120     8
[03/14 23:21:36   1671s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:21:36   1671s] (I)       Vertical capacity   :     0 10800     0 10800     0 10800     0 10800
[03/14 23:21:36   1671s] (I)       Horizontal capacity :     0     0 10800     0 10800     0 10800     0
[03/14 23:21:36   1671s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:21:36   1671s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:21:36   1671s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:21:36   1671s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:21:36   1671s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:21:36   1671s] (I)       Num tracks per GCell: 30.00 27.00 27.00 27.00 27.00 27.00  6.75  6.75
[03/14 23:21:36   1671s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:21:36   1671s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:21:36   1671s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:21:36   1671s] (I)       --------------------------------------------------------
[03/14 23:21:36   1671s] 
[03/14 23:21:36   1671s] [NR-eGR] ============ Routing rule table ============
[03/14 23:21:36   1671s] [NR-eGR] Rule id: 0  Nets: 45467 
[03/14 23:21:36   1671s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:21:36   1671s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:21:36   1671s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:21:36   1671s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:21:36   1671s] [NR-eGR] ========================================
[03/14 23:21:36   1671s] [NR-eGR] 
[03/14 23:21:36   1671s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:21:36   1671s] (I)       blocked tracks on layer2 : = 11124 / 388200 (2.87%)
[03/14 23:21:36   1671s] (I)       blocked tracks on layer3 : = 1160 / 386640 (0.30%)
[03/14 23:21:36   1671s] (I)       blocked tracks on layer4 : = 37284 / 388200 (9.60%)
[03/14 23:21:36   1671s] (I)       blocked tracks on layer5 : = 0 / 386640 (0.00%)
[03/14 23:21:36   1671s] (I)       blocked tracks on layer6 : = 0 / 388200 (0.00%)
[03/14 23:21:36   1671s] (I)       blocked tracks on layer7 : = 0 / 96720 (0.00%)
[03/14 23:21:36   1671s] (I)       blocked tracks on layer8 : = 0 / 96960 (0.00%)
[03/14 23:21:36   1671s] (I)       After initializing earlyGlobalRoute syMemory usage = 2134.5 MB
[03/14 23:21:36   1671s] (I)       Finished Loading and Dumping File ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       ============= Initialization =============
[03/14 23:21:36   1671s] (I)       numLocalWires=83687  numGlobalNetBranches=26353  numLocalNetBranches=15600
[03/14 23:21:36   1671s] (I)       totalPins=156036  totalGlobalPin=100507 (64.41%)
[03/14 23:21:36   1671s] (I)       Started Build MST ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Generate topology with single threads
[03/14 23:21:36   1671s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       total 2D Cap : 2083295 = (869282 H, 1214013 V)
[03/14 23:21:36   1671s] (I)       ============  Phase 1a Route ============
[03/14 23:21:36   1671s] (I)       Started Phase 1a ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 23:21:36   1671s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2134.46 MB )
[03/14 23:21:36   1671s] (I)       Usage: 190423 = (104738 H, 85685 V) = (12.05% H, 7.06% V) = (5.656e+05um H, 4.627e+05um V)
[03/14 23:21:36   1671s] (I)       
[03/14 23:21:36   1671s] (I)       ============  Phase 1b Route ============
[03/14 23:21:36   1671s] (I)       Usage: 190423 = (104738 H, 85685 V) = (12.05% H, 7.06% V) = (5.656e+05um H, 4.627e+05um V)
[03/14 23:21:36   1671s] (I)       
[03/14 23:21:36   1671s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 23:21:36   1671s] 
[03/14 23:21:36   1671s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:21:36   1671s] Finished Early Global Route rough congestion estimation: mem = 2134.5M
[03/14 23:21:36   1671s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.470, REAL:0.468, MEM:2134.5M
[03/14 23:21:36   1671s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/14 23:21:36   1671s] OPERPROF: Starting CDPad at level 1, MEM:2134.5M
[03/14 23:21:36   1672s] CDPadU 0.608 -> 0.609. R=0.545, N=41239, GS=5.400
[03/14 23:21:36   1672s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.260, MEM:2134.5M
[03/14 23:21:36   1672s] no activity file in design. spp won't run.
[03/14 23:21:36   1672s] NP #FI/FS/SF FL/PI: 0/0/0 41239/0
[03/14 23:21:36   1672s] no activity file in design. spp won't run.
[03/14 23:21:37   1672s] OPERPROF: Starting npPlace at level 1, MEM:2134.5M
[03/14 23:21:37   1672s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 23:21:37   1672s] No instances found in the vector
[03/14 23:21:37   1672s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5M, DRC: 0)
[03/14 23:21:37   1672s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:21:43   1678s] OPERPROF: Finished npPlace at level 1, CPU:5.910, REAL:5.903, MEM:2126.0M
[03/14 23:21:43   1678s] no activity file in design. spp won't run.
[03/14 23:21:43   1678s] NP #FI/FS/SF FL/PI: 0/0/0 41239/0
[03/14 23:21:43   1678s] no activity file in design. spp won't run.
[03/14 23:21:43   1679s] OPERPROF: Starting npPlace at level 1, MEM:2126.0M
[03/14 23:21:44   1679s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 23:21:44   1679s] No instances found in the vector
[03/14 23:21:44   1679s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2126.0M, DRC: 0)
[03/14 23:21:44   1679s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:22:30   1725s] Iteration 10: Total net bbox = 9.157e+05 (5.04e+05 4.12e+05)
[03/14 23:22:30   1725s]               Est.  stn bbox = 1.114e+06 (5.94e+05 5.20e+05)
[03/14 23:22:30   1725s]               cpu = 0:00:46.2 real = 0:00:46.0 mem = 2124.2M
[03/14 23:22:30   1725s] OPERPROF: Finished npPlace at level 1, CPU:46.430, REAL:46.335, MEM:2124.2M
[03/14 23:22:30   1725s] no activity file in design. spp won't run.
[03/14 23:22:30   1725s] NP #FI/FS/SF FL/PI: 0/0/0 41239/0
[03/14 23:22:30   1725s] no activity file in design. spp won't run.
[03/14 23:22:30   1726s] OPERPROF: Starting npPlace at level 1, MEM:2124.2M
[03/14 23:22:31   1726s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 23:22:31   1726s] No instances found in the vector
[03/14 23:22:31   1726s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2124.2M, DRC: 0)
[03/14 23:22:31   1726s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:23:09   1765s] Iteration 11: Total net bbox = 9.171e+05 (4.95e+05 4.22e+05)
[03/14 23:23:09   1765s]               Est.  stn bbox = 1.113e+06 (5.84e+05 5.29e+05)
[03/14 23:23:09   1765s]               cpu = 0:00:38.5 real = 0:00:38.0 mem = 2126.9M
[03/14 23:23:09   1765s] OPERPROF: Finished npPlace at level 1, CPU:38.720, REAL:38.672, MEM:2126.9M
[03/14 23:23:09   1765s] no activity file in design. spp won't run.
[03/14 23:23:09   1765s] NP #FI/FS/SF FL/PI: 0/0/0 41239/0
[03/14 23:23:09   1765s] no activity file in design. spp won't run.
[03/14 23:23:10   1765s] OPERPROF: Starting npPlace at level 1, MEM:2126.9M
[03/14 23:23:10   1765s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/14 23:23:10   1765s] No instances found in the vector
[03/14 23:23:10   1765s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2126.9M, DRC: 0)
[03/14 23:23:10   1765s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:23:29   1785s] Iteration 12: Total net bbox = 9.216e+05 (4.98e+05 4.23e+05)
[03/14 23:23:29   1785s]               Est.  stn bbox = 1.118e+06 (5.88e+05 5.30e+05)
[03/14 23:23:29   1785s]               cpu = 0:00:19.1 real = 0:00:19.0 mem = 2133.5M
[03/14 23:23:29   1785s] OPERPROF: Finished npPlace at level 1, CPU:19.240, REAL:19.213, MEM:2133.5M
[03/14 23:23:29   1785s] Move report: Timing Driven Placement moves 41239 insts, mean move: 12.06 um, max move: 120.62 um
[03/14 23:23:29   1785s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_796_0): (501.40, 213.40) --> (383.36, 215.97)
[03/14 23:23:29   1785s] no activity file in design. spp won't run.
[03/14 23:23:29   1785s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.016, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2129.1M
[03/14 23:23:29   1785s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.060, REAL:0.054, MEM:2129.1M
[03/14 23:23:29   1785s] 
[03/14 23:23:29   1785s] Finished Incremental Placement (cpu=0:03:51, real=0:03:51, mem=2129.1M)
[03/14 23:23:29   1785s] CongRepair sets shifter mode to gplace
[03/14 23:23:29   1785s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2129.1M
[03/14 23:23:29   1785s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2129.1M
[03/14 23:23:29   1785s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2129.1M
[03/14 23:23:29   1785s] z: 2, totalTracks: 1
[03/14 23:23:29   1785s] z: 4, totalTracks: 1
[03/14 23:23:29   1785s] z: 6, totalTracks: 1
[03/14 23:23:29   1785s] z: 8, totalTracks: 1
[03/14 23:23:29   1785s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 23:23:29   1785s] All LLGs are deleted
[03/14 23:23:29   1785s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2129.1M
[03/14 23:23:29   1785s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2129.1M
[03/14 23:23:29   1785s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2129.1M
[03/14 23:23:29   1785s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2129.1M
[03/14 23:23:29   1785s] Core basic site is core
[03/14 23:23:29   1785s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 23:23:29   1785s] SiteArray: use 4,620,288 bytes
[03/14 23:23:29   1785s] SiteArray: current memory after site array memory allocation 2133.5M
[03/14 23:23:29   1785s] SiteArray: FP blocked sites are writable
[03/14 23:23:29   1785s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:23:29   1785s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2133.5M
[03/14 23:23:29   1785s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 23:23:29   1785s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.100, REAL:0.098, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:         Starting CMU at level 5, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.118, MEM:2133.5M
[03/14 23:23:29   1785s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2133.5MB).
[03/14 23:23:29   1785s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.180, REAL:0.173, MEM:2133.5M
[03/14 23:23:29   1785s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.180, REAL:0.174, MEM:2133.5M
[03/14 23:23:29   1785s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.3
[03/14 23:23:29   1785s] OPERPROF:   Starting RefinePlace at level 2, MEM:2133.5M
[03/14 23:23:29   1785s] *** Starting refinePlace (0:29:45 mem=2133.5M) ***
[03/14 23:23:29   1785s] Total net bbox length = 9.189e+05 (4.945e+05 4.245e+05) (ext = 4.217e+04)
[03/14 23:23:29   1785s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:23:29   1785s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2133.5M
[03/14 23:23:29   1785s] Starting refinePlace ...
[03/14 23:23:30   1785s] ** Cut row section cpu time 0:00:00.0.
[03/14 23:23:30   1785s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:23:31   1786s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:02.0, mem=2133.5MB) @(0:29:46 - 0:29:47).
[03/14 23:23:31   1786s] Move report: preRPlace moves 41239 insts, mean move: 0.55 um, max move: 5.88 um
[03/14 23:23:31   1786s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U667): (471.67, 142.38) --> (468.40, 145.00)
[03/14 23:23:31   1786s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/14 23:23:31   1786s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:23:31   1786s] Placement tweakage begins.
[03/14 23:23:31   1787s] wire length = 1.075e+06
[03/14 23:23:35   1791s] wire length = 1.045e+06
[03/14 23:23:35   1791s] Placement tweakage ends.
[03/14 23:23:35   1791s] Move report: tweak moves 5974 insts, mean move: 2.78 um, max move: 31.80 um
[03/14 23:23:35   1791s] 	Max move on inst (kmem_instance/FE_OFC1054_N258): (95.80, 260.20) --> (127.60, 260.20)
[03/14 23:23:35   1791s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.4, real=0:00:04.0, mem=2133.5MB) @(0:29:47 - 0:29:51).
[03/14 23:23:35   1791s] 
[03/14 23:23:35   1791s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/14 23:23:36   1792s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:23:36   1792s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2133.5MB) @(0:29:51 - 0:29:52).
[03/14 23:23:36   1792s] Move report: Detail placement moves 41239 insts, mean move: 0.93 um, max move: 32.37 um
[03/14 23:23:36   1792s] 	Max move on inst (kmem_instance/FE_OFC1054_N258): (95.93, 260.91) --> (127.60, 260.20)
[03/14 23:23:36   1792s] 	Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 2133.5MB
[03/14 23:23:36   1792s] Statistics of distance of Instance movement in refine placement:
[03/14 23:23:36   1792s]   maximum (X+Y) =        32.37 um
[03/14 23:23:36   1792s]   inst (kmem_instance/FE_OFC1054_N258) with max move: (95.9345, 260.908) -> (127.6, 260.2)
[03/14 23:23:36   1792s]   mean    (X+Y) =         0.93 um
[03/14 23:23:36   1792s] Summary Report:
[03/14 23:23:36   1792s] Instances move: 41239 (out of 41239 movable)
[03/14 23:23:36   1792s] Instances flipped: 0
[03/14 23:23:36   1792s] Mean displacement: 0.93 um
[03/14 23:23:36   1792s] Max displacement: 32.37 um (Instance: kmem_instance/FE_OFC1054_N258) (95.9345, 260.908) -> (127.6, 260.2)
[03/14 23:23:36   1792s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[03/14 23:23:36   1792s] Total instances moved : 41239
[03/14 23:23:36   1792s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.850, REAL:6.847, MEM:2133.5M
[03/14 23:23:36   1792s] Total net bbox length = 8.925e+05 (4.658e+05 4.267e+05) (ext = 4.220e+04)
[03/14 23:23:36   1792s] Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 2133.5MB
[03/14 23:23:36   1792s] [CPU] RefinePlace/total (cpu=0:00:06.9, real=0:00:07.0, mem=2133.5MB) @(0:29:45 - 0:29:52).
[03/14 23:23:36   1792s] *** Finished refinePlace (0:29:52 mem=2133.5M) ***
[03/14 23:23:36   1792s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.3
[03/14 23:23:36   1792s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.960, REAL:6.961, MEM:2133.5M
[03/14 23:23:36   1792s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2133.5M
[03/14 23:23:36   1792s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.114, MEM:2133.5M
[03/14 23:23:36   1792s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.250, REAL:7.249, MEM:2133.5M
[03/14 23:23:36   1792s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2133.5M
[03/14 23:23:36   1792s] Starting Early Global Route congestion estimation: mem = 2133.5M
[03/14 23:23:36   1792s] (I)       Started Loading and Dumping File ( Curr Mem: 2133.51 MB )
[03/14 23:23:36   1792s] (I)       Reading DB...
[03/14 23:23:36   1792s] (I)       Read data from FE... (mem=2133.5M)
[03/14 23:23:36   1792s] (I)       Read nodes and places... (mem=2133.5M)
[03/14 23:23:36   1792s] (I)       Done Read nodes and places (cpu=0.060s, mem=2133.5M)
[03/14 23:23:36   1792s] (I)       Read nets... (mem=2133.5M)
[03/14 23:23:37   1792s] (I)       Done Read nets (cpu=0.160s, mem=2133.5M)
[03/14 23:23:37   1792s] (I)       Done Read data from FE (cpu=0.220s, mem=2133.5M)
[03/14 23:23:37   1792s] (I)       before initializing RouteDB syMemory usage = 2133.5 MB
[03/14 23:23:37   1792s] (I)       Honor MSV route constraint: false
[03/14 23:23:37   1792s] (I)       Maximum routing layer  : 127
[03/14 23:23:37   1792s] (I)       Minimum routing layer  : 2
[03/14 23:23:37   1792s] (I)       Supply scale factor H  : 1.00
[03/14 23:23:37   1792s] (I)       Supply scale factor V  : 1.00
[03/14 23:23:37   1792s] (I)       Tracks used by clock wire: 0
[03/14 23:23:37   1792s] (I)       Reverse direction      : 
[03/14 23:23:37   1792s] (I)       Honor partition pin guides: true
[03/14 23:23:37   1792s] (I)       Route selected nets only: false
[03/14 23:23:37   1792s] (I)       Route secondary PG pins: false
[03/14 23:23:37   1792s] (I)       Second PG max fanout   : 2147483647
[03/14 23:23:37   1792s] (I)       Apply function for special wires: true
[03/14 23:23:37   1792s] (I)       Layer by layer blockage reading: true
[03/14 23:23:37   1792s] (I)       Offset calculation fix : true
[03/14 23:23:37   1792s] (I)       Route stripe layer range: 
[03/14 23:23:37   1792s] (I)       Honor partition fences : 
[03/14 23:23:37   1792s] (I)       Honor partition pin    : 
[03/14 23:23:37   1792s] (I)       Honor partition fences with feedthrough: 
[03/14 23:23:37   1792s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/14 23:23:37   1792s] (I)       Use row-based GCell size
[03/14 23:23:37   1792s] (I)       Use row-based GCell align
[03/14 23:23:37   1792s] (I)       GCell unit size   : 3600
[03/14 23:23:37   1792s] (I)       GCell multiplier  : 1
[03/14 23:23:37   1792s] (I)       GCell row height  : 3600
[03/14 23:23:37   1792s] (I)       Actual row height : 3600
[03/14 23:23:37   1792s] (I)       GCell align ref   : 20000 20000
[03/14 23:23:37   1792s] [NR-eGR] Track table information for default rule: 
[03/14 23:23:37   1792s] [NR-eGR] M1 has no routable track
[03/14 23:23:37   1792s] [NR-eGR] M2 has single uniform track structure
[03/14 23:23:37   1792s] [NR-eGR] M3 has single uniform track structure
[03/14 23:23:37   1792s] [NR-eGR] M4 has single uniform track structure
[03/14 23:23:37   1792s] [NR-eGR] M5 has single uniform track structure
[03/14 23:23:37   1792s] [NR-eGR] M6 has single uniform track structure
[03/14 23:23:37   1792s] [NR-eGR] M7 has single uniform track structure
[03/14 23:23:37   1792s] [NR-eGR] M8 has single uniform track structure
[03/14 23:23:37   1792s] (I)       ===========================================================================
[03/14 23:23:37   1792s] (I)       == Report All Rule Vias ==
[03/14 23:23:37   1792s] (I)       ===========================================================================
[03/14 23:23:37   1792s] (I)        Via Rule : (Default)
[03/14 23:23:37   1792s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 23:23:37   1792s] (I)       ---------------------------------------------------------------------------
[03/14 23:23:37   1792s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/14 23:23:37   1792s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 23:23:37   1792s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 23:23:37   1792s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 23:23:37   1792s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/14 23:23:37   1792s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/14 23:23:37   1792s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/14 23:23:37   1792s] (I)        8    0 : ---                         0 : ---                      
[03/14 23:23:37   1792s] (I)       ===========================================================================
[03/14 23:23:37   1792s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] [NR-eGR] Read 232 PG shapes
[03/14 23:23:37   1792s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] [NR-eGR] #Routing Blockages  : 0
[03/14 23:23:37   1792s] [NR-eGR] #Instance Blockages : 0
[03/14 23:23:37   1792s] [NR-eGR] #PG Blockages       : 232
[03/14 23:23:37   1792s] [NR-eGR] #Bump Blockages     : 0
[03/14 23:23:37   1792s] [NR-eGR] #Boundary Blockages : 0
[03/14 23:23:37   1792s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 23:23:37   1792s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 23:23:37   1792s] (I)       readDataFromPlaceDB
[03/14 23:23:37   1792s] (I)       Read net information..
[03/14 23:23:37   1792s] [NR-eGR] Read numTotalNets=45467  numIgnoredNets=0
[03/14 23:23:37   1792s] (I)       Read testcase time = 0.020 seconds
[03/14 23:23:37   1792s] 
[03/14 23:23:37   1792s] (I)       early_global_route_priority property id does not exist.
[03/14 23:23:37   1792s] (I)       Start initializing grid graph
[03/14 23:23:37   1792s] (I)       End initializing grid graph
[03/14 23:23:37   1792s] (I)       Model blockages into capacity
[03/14 23:23:37   1792s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/14 23:23:37   1792s] (I)       Started Modeling ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Modeling Layer 1 ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Modeling Layer 2 ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/14 23:23:37   1792s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Modeling Layer 3 ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/14 23:23:37   1792s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Modeling Layer 4 ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/14 23:23:37   1792s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Modeling Layer 5 ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 23:23:37   1792s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Modeling Layer 6 ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 23:23:37   1792s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Modeling Layer 7 ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 23:23:37   1792s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Modeling Layer 8 ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 23:23:37   1792s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       -- layer congestion ratio --
[03/14 23:23:37   1792s] (I)       Layer 1 : 0.100000
[03/14 23:23:37   1792s] (I)       Layer 2 : 0.700000
[03/14 23:23:37   1792s] (I)       Layer 3 : 0.700000
[03/14 23:23:37   1792s] (I)       Layer 4 : 0.700000
[03/14 23:23:37   1792s] (I)       Layer 5 : 0.700000
[03/14 23:23:37   1792s] (I)       Layer 6 : 0.700000
[03/14 23:23:37   1792s] (I)       Layer 7 : 0.700000
[03/14 23:23:37   1792s] (I)       Layer 8 : 0.700000
[03/14 23:23:37   1792s] (I)       ----------------------------
[03/14 23:23:37   1792s] (I)       Number of ignored nets = 0
[03/14 23:23:37   1792s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:23:37   1792s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 23:23:37   1792s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:23:37   1792s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:23:37   1792s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:23:37   1792s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:23:37   1792s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:23:37   1792s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:23:37   1792s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:23:37   1792s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 23:23:37   1792s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2133.5 MB
[03/14 23:23:37   1792s] (I)       Ndr track 0 does not exist
[03/14 23:23:37   1792s] (I)       Layer1  viaCost=300.00
[03/14 23:23:37   1792s] (I)       Layer2  viaCost=100.00
[03/14 23:23:37   1792s] (I)       Layer3  viaCost=100.00
[03/14 23:23:37   1792s] (I)       Layer4  viaCost=100.00
[03/14 23:23:37   1792s] (I)       Layer5  viaCost=100.00
[03/14 23:23:37   1792s] (I)       Layer6  viaCost=200.00
[03/14 23:23:37   1792s] (I)       Layer7  viaCost=100.00
[03/14 23:23:37   1792s] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:23:37   1792s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/14 23:23:37   1792s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/14 23:23:37   1792s] (I)       Site width          :   400  (dbu)
[03/14 23:23:37   1792s] (I)       Row height          :  3600  (dbu)
[03/14 23:23:37   1792s] (I)       GCell row height    :  3600  (dbu)
[03/14 23:23:37   1792s] (I)       GCell width         :  3600  (dbu)
[03/14 23:23:37   1792s] (I)       GCell height        :  3600  (dbu)
[03/14 23:23:37   1792s] (I)       Grid                :   359   358     8
[03/14 23:23:37   1792s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 23:23:37   1792s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:23:37   1792s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:23:37   1792s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:23:37   1792s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:23:37   1792s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 23:23:37   1792s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:23:37   1792s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 23:23:37   1792s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:23:37   1792s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/14 23:23:37   1792s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:23:37   1792s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 23:23:37   1792s] (I)       --------------------------------------------------------
[03/14 23:23:37   1792s] 
[03/14 23:23:37   1792s] [NR-eGR] ============ Routing rule table ============
[03/14 23:23:37   1792s] [NR-eGR] Rule id: 0  Nets: 45467 
[03/14 23:23:37   1792s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 23:23:37   1792s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:23:37   1792s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:23:37   1792s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 23:23:37   1792s] [NR-eGR] ========================================
[03/14 23:23:37   1792s] [NR-eGR] 
[03/14 23:23:37   1792s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 23:23:37   1792s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/14 23:23:37   1792s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/14 23:23:37   1792s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/14 23:23:37   1792s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/14 23:23:37   1792s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/14 23:23:37   1792s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/14 23:23:37   1792s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/14 23:23:37   1792s] (I)       After initializing earlyGlobalRoute syMemory usage = 2133.5 MB
[03/14 23:23:37   1792s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Started Global Routing ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       ============= Initialization =============
[03/14 23:23:37   1792s] (I)       totalPins=156036  totalGlobalPin=152257 (97.58%)
[03/14 23:23:37   1792s] (I)       Started Build MST ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       Generate topology with single threads
[03/14 23:23:37   1792s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1792s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/14 23:23:37   1792s] [NR-eGR] Layer group 1: route 45467 net(s) in layer range [2, 8]
[03/14 23:23:37   1792s] (I)       ============  Phase 1a Route ============
[03/14 23:23:37   1792s] (I)       Started Phase 1a ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1793s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1793s] (I)       Usage: 566083 = (295555 H, 270528 V) = (11.36% H, 7.47% V) = (5.320e+05um H, 4.870e+05um V)
[03/14 23:23:37   1793s] (I)       
[03/14 23:23:37   1793s] (I)       ============  Phase 1b Route ============
[03/14 23:23:37   1793s] (I)       Usage: 566083 = (295555 H, 270528 V) = (11.36% H, 7.47% V) = (5.320e+05um H, 4.870e+05um V)
[03/14 23:23:37   1793s] (I)       
[03/14 23:23:37   1793s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018949e+06um
[03/14 23:23:37   1793s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 23:23:37   1793s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 23:23:37   1793s] (I)       ============  Phase 1c Route ============
[03/14 23:23:37   1793s] (I)       Usage: 566083 = (295555 H, 270528 V) = (11.36% H, 7.47% V) = (5.320e+05um H, 4.870e+05um V)
[03/14 23:23:37   1793s] (I)       
[03/14 23:23:37   1793s] (I)       ============  Phase 1d Route ============
[03/14 23:23:37   1793s] (I)       Usage: 566083 = (295555 H, 270528 V) = (11.36% H, 7.47% V) = (5.320e+05um H, 4.870e+05um V)
[03/14 23:23:37   1793s] (I)       
[03/14 23:23:37   1793s] (I)       ============  Phase 1e Route ============
[03/14 23:23:37   1793s] (I)       Started Phase 1e ( Curr Mem: 2133.51 MB )
[03/14 23:23:37   1793s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1793s] (I)       Usage: 566083 = (295555 H, 270528 V) = (11.36% H, 7.47% V) = (5.320e+05um H, 4.870e+05um V)
[03/14 23:23:37   1793s] (I)       
[03/14 23:23:37   1793s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018949e+06um
[03/14 23:23:37   1793s] [NR-eGR] 
[03/14 23:23:37   1793s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1793s] (I)       Running layer assignment with 1 threads
[03/14 23:23:37   1793s] (I)       Finished Phase 1l ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1793s] (I)       ============  Phase 1l Route ============
[03/14 23:23:37   1793s] (I)       
[03/14 23:23:37   1793s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 23:23:37   1793s] [NR-eGR]                        OverCon           OverCon            
[03/14 23:23:37   1793s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 23:23:37   1793s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/14 23:23:37   1793s] [NR-eGR] ---------------------------------------------------------------
[03/14 23:23:37   1793s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:23:37   1793s] [NR-eGR]      M2  (2)         8( 0.01%)         3( 0.00%)   ( 0.01%) 
[03/14 23:23:37   1793s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:23:37   1793s] [NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:23:37   1793s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:23:37   1793s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:23:37   1793s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:23:37   1793s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 23:23:37   1793s] [NR-eGR] ---------------------------------------------------------------
[03/14 23:23:37   1793s] [NR-eGR] Total               12( 0.00%)         3( 0.00%)   ( 0.00%) 
[03/14 23:23:37   1793s] [NR-eGR] 
[03/14 23:23:37   1793s] (I)       Finished Global Routing ( CPU: 0.66 sec, Real: 0.66 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:37   1793s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/14 23:23:38   1793s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:23:38   1793s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:23:38   1793s] Early Global Route congestion estimation runtime: 1.08 seconds, mem = 2133.5M
[03/14 23:23:38   1793s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.080, REAL:1.079, MEM:2133.5M
[03/14 23:23:38   1793s] OPERPROF: Starting HotSpotCal at level 1, MEM:2133.5M
[03/14 23:23:38   1793s] [hotspot] +------------+---------------+---------------+
[03/14 23:23:38   1793s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 23:23:38   1793s] [hotspot] +------------+---------------+---------------+
[03/14 23:23:38   1793s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 23:23:38   1793s] [hotspot] +------------+---------------+---------------+
[03/14 23:23:38   1793s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:23:38   1793s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 23:23:38   1793s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:2133.5M
[03/14 23:23:38   1793s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2133.5M
[03/14 23:23:38   1793s] Starting Early Global Route wiring: mem = 2133.5M
[03/14 23:23:38   1793s] (I)       ============= track Assignment ============
[03/14 23:23:38   1793s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2133.51 MB )
[03/14 23:23:38   1793s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:38   1793s] (I)       Started Greedy Track Assignment ( Curr Mem: 2133.51 MB )
[03/14 23:23:38   1793s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:23:38   1793s] (I)       Running track assignment with 1 threads
[03/14 23:23:38   1793s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:38   1793s] (I)       Run Multi-thread track assignment
[03/14 23:23:38   1794s] (I)       Finished Greedy Track Assignment ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 2133.51 MB )
[03/14 23:23:39   1794s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:23:39   1794s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 155735
[03/14 23:23:39   1794s] [NR-eGR]     M2  (2V) length: 3.733917e+05um, number of vias: 229622
[03/14 23:23:39   1794s] [NR-eGR]     M3  (3H) length: 4.132105e+05um, number of vias: 11921
[03/14 23:23:39   1794s] [NR-eGR]     M4  (4V) length: 1.220384e+05um, number of vias: 4323
[03/14 23:23:39   1794s] [NR-eGR]     M5  (5H) length: 1.259528e+05um, number of vias: 426
[03/14 23:23:39   1794s] [NR-eGR]     M6  (6V) length: 1.076188e+04um, number of vias: 20
[03/14 23:23:39   1794s] [NR-eGR]     M7  (7H) length: 9.738000e+02um, number of vias: 18
[03/14 23:23:39   1794s] [NR-eGR]     M8  (8V) length: 1.320000e+02um, number of vias: 0
[03/14 23:23:39   1794s] [NR-eGR] Total length: 1.046461e+06um, number of vias: 402065
[03/14 23:23:39   1794s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:23:39   1794s] [NR-eGR] Total eGR-routed clock nets wire length: 3.184750e+04um 
[03/14 23:23:39   1794s] [NR-eGR] --------------------------------------------------------------------------
[03/14 23:23:39   1794s] Early Global Route wiring runtime: 1.13 seconds, mem = 2059.5M
[03/14 23:23:39   1794s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.130, REAL:1.129, MEM:2059.5M
[03/14 23:23:39   1794s] 0 delay mode for cte disabled.
[03/14 23:23:39   1794s] SKP cleared!
[03/14 23:23:39   1794s] 
[03/14 23:23:39   1794s] *** Finished incrementalPlace (cpu=0:04:02, real=0:04:02)***
[03/14 23:23:39   1794s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2059.5M
[03/14 23:23:39   1794s] All LLGs are deleted
[03/14 23:23:39   1794s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2059.5M
[03/14 23:23:39   1794s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.015, MEM:2055.1M
[03/14 23:23:39   1794s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.016, MEM:2055.1M
[03/14 23:23:39   1794s] Start to check current routing status for nets...
[03/14 23:23:39   1795s] All nets are already routed correctly.
[03/14 23:23:39   1795s] End to check current routing status for nets (mem=2055.1M)
[03/14 23:23:39   1795s] Extraction called for design 'core' of instances=41239 and nets=45675 using extraction engine 'preRoute' .
[03/14 23:23:39   1795s] PreRoute RC Extraction called for design core.
[03/14 23:23:39   1795s] RC Extraction called in multi-corner(2) mode.
[03/14 23:23:39   1795s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:23:39   1795s] RCMode: PreRoute
[03/14 23:23:39   1795s]       RC Corner Indexes            0       1   
[03/14 23:23:39   1795s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:23:39   1795s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:23:39   1795s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:23:39   1795s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:23:39   1795s] Shrink Factor                : 1.00000
[03/14 23:23:39   1795s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:23:39   1795s] Using capacitance table file ...
[03/14 23:23:39   1795s] LayerId::1 widthSet size::4
[03/14 23:23:39   1795s] LayerId::2 widthSet size::4
[03/14 23:23:39   1795s] LayerId::3 widthSet size::4
[03/14 23:23:39   1795s] LayerId::4 widthSet size::4
[03/14 23:23:39   1795s] LayerId::5 widthSet size::4
[03/14 23:23:39   1795s] LayerId::6 widthSet size::4
[03/14 23:23:39   1795s] LayerId::7 widthSet size::4
[03/14 23:23:39   1795s] LayerId::8 widthSet size::4
[03/14 23:23:39   1795s] Updating RC grid for preRoute extraction ...
[03/14 23:23:39   1795s] Initializing multi-corner capacitance tables ... 
[03/14 23:23:39   1795s] Initializing multi-corner resistance tables ...
[03/14 23:23:40   1795s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304688 ; uaWl: 1.000000 ; uaWlH: 0.248322 ; aWlH: 0.000000 ; Pmax: 0.831100 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[03/14 23:23:40   1795s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2055.105M)
[03/14 23:23:41   1797s] Compute RC Scale Done ...
[03/14 23:23:41   1797s] **optDesign ... cpu = 0:20:19, real = 0:20:17, mem = 1420.7M, totSessionCpu=0:29:57 **
[03/14 23:23:42   1797s] #################################################################################
[03/14 23:23:42   1797s] # Design Stage: PreRoute
[03/14 23:23:42   1797s] # Design Name: core
[03/14 23:23:42   1797s] # Design Mode: 65nm
[03/14 23:23:42   1797s] # Analysis Mode: MMMC Non-OCV 
[03/14 23:23:42   1797s] # Parasitics Mode: No SPEF/RCDB
[03/14 23:23:42   1797s] # Signoff Settings: SI Off 
[03/14 23:23:42   1797s] #################################################################################
[03/14 23:23:44   1799s] Calculate delays in BcWc mode...
[03/14 23:23:44   1799s] Topological Sorting (REAL = 0:00:00.0, MEM = 1887.4M, InitMEM = 1881.1M)
[03/14 23:23:44   1799s] Start delay calculation (fullDC) (1 T). (MEM=1887.44)
[03/14 23:23:44   1800s] End AAE Lib Interpolated Model. (MEM=1898.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 23:23:54   1810s] Total number of fetched objects 45489
[03/14 23:23:55   1810s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/14 23:23:55   1810s] End delay calculation. (MEM=1946.65 CPU=0:00:08.4 REAL=0:00:09.0)
[03/14 23:23:55   1810s] End delay calculation (fullDC). (MEM=1946.65 CPU=0:00:11.0 REAL=0:00:11.0)
[03/14 23:23:55   1810s] *** CDM Built up (cpu=0:00:13.2  real=0:00:13.0  mem= 1946.7M) ***
[03/14 23:23:56   1812s] skipped the cell partition in DRV
[03/14 23:23:59   1814s] *** Timing NOT met, worst failing slack is -1.184
[03/14 23:23:59   1814s] *** Check timing (0:00:00.1)
[03/14 23:23:59   1814s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:23:59   1814s] optDesignOneStep: Power Flow
[03/14 23:23:59   1814s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/14 23:23:59   1814s] Deleting Lib Analyzer.
[03/14 23:23:59   1814s] Begin: GigaOpt Optimization in WNS mode
[03/14 23:23:59   1814s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/14 23:23:59   1814s] Info: 1 clock net  excluded from IPO operation.
[03/14 23:23:59   1814s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:14.9/0:46:05.0 (0.7), mem = 1946.7M
[03/14 23:23:59   1814s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.7
[03/14 23:23:59   1815s] (I,S,L,T): WC_VIEW: 134.678, 50.329, 2.09674, 187.103
[03/14 23:23:59   1815s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 23:23:59   1815s] ### Creating PhyDesignMc. totSessionCpu=0:30:16 mem=1946.7M
[03/14 23:23:59   1815s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 23:23:59   1815s] OPERPROF: Starting DPlace-Init at level 1, MEM:1946.7M
[03/14 23:23:59   1815s] z: 2, totalTracks: 1
[03/14 23:23:59   1815s] z: 4, totalTracks: 1
[03/14 23:23:59   1815s] z: 6, totalTracks: 1
[03/14 23:23:59   1815s] z: 8, totalTracks: 1
[03/14 23:23:59   1815s] #spOpts: N=65 minPadR=1.1 
[03/14 23:23:59   1815s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1946.7M
[03/14 23:23:59   1815s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1946.7M
[03/14 23:23:59   1815s] Core basic site is core
[03/14 23:23:59   1815s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/14 23:23:59   1815s] SiteArray: use 4,620,288 bytes
[03/14 23:23:59   1815s] SiteArray: current memory after site array memory allocation 1951.1M
[03/14 23:23:59   1815s] SiteArray: FP blocked sites are writable
[03/14 23:24:00   1815s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:24:00   1815s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1951.1M
[03/14 23:24:00   1815s] Process 20 wires and vias for routing blockage and capacity analysis
[03/14 23:24:00   1815s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.001, MEM:1951.1M
[03/14 23:24:00   1815s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:1951.1M
[03/14 23:24:00   1815s] OPERPROF:     Starting CMU at level 3, MEM:1951.1M
[03/14 23:24:00   1815s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1951.1M
[03/14 23:24:00   1815s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.127, MEM:1951.1M
[03/14 23:24:00   1815s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1951.1MB).
[03/14 23:24:00   1815s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.187, MEM:1951.1M
[03/14 23:24:00   1815s] TotalInstCnt at PhyDesignMc Initialization: 41,239
[03/14 23:24:00   1815s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:16 mem=1951.1M
[03/14 23:24:00   1815s] ### Creating RouteCongInterface, started
[03/14 23:24:00   1816s] 
[03/14 23:24:00   1816s] Creating Lib Analyzer ...
[03/14 23:24:00   1816s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 23:24:00   1816s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 23:24:00   1816s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 23:24:00   1816s] 
[03/14 23:24:01   1817s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:17 mem=1951.1M
[03/14 23:24:01   1817s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:17 mem=1951.1M
[03/14 23:24:01   1817s] Creating Lib Analyzer, finished. 
[03/14 23:24:01   1817s] 
[03/14 23:24:01   1817s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 23:24:01   1817s] 
[03/14 23:24:01   1817s] #optDebug: {0, 1.200}
[03/14 23:24:01   1817s] ### Creating RouteCongInterface, finished
[03/14 23:24:01   1817s] ### Creating LA Mngr. totSessionCpu=0:30:17 mem=1951.1M
[03/14 23:24:01   1817s] ### Creating LA Mngr, finished. totSessionCpu=0:30:17 mem=1951.1M
[03/14 23:24:08   1824s] *info: 1 clock net excluded
[03/14 23:24:08   1824s] *info: 2 special nets excluded.
[03/14 23:24:09   1824s] *info: 202 no-driver nets excluded.
[03/14 23:24:11   1826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.2
[03/14 23:24:11   1826s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/14 23:24:11   1827s] ** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -2284.132 Density 54.48
[03/14 23:24:11   1827s] Optimizer WNS Pass 0
[03/14 23:24:11   1827s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.084|  -29.796|
|reg2reg   |-1.183|-2255.427|
|HEPG      |-1.183|-2255.427|
|All Paths |-1.183|-2284.132|
+----------+------+---------+

[03/14 23:24:11   1827s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1970.1M
[03/14 23:24:11   1827s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1970.1M
[03/14 23:24:11   1827s] Active Path Group: reg2reg  
[03/14 23:24:11   1827s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:24:11   1827s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:24:11   1827s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:24:11   1827s] |  -1.183|   -1.183|-2255.427|-2284.132|    54.48%|   0:00:00.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/14 23:24:12   1827s] |  -1.164|   -1.164|-2250.795|-2279.500|    54.48%|   0:00:01.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/14 23:24:13   1828s] |  -1.156|   -1.156|-2245.215|-2273.920|    54.48%|   0:00:01.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:24:14   1830s] |  -1.149|   -1.149|-2241.587|-2270.293|    54.49%|   0:00:01.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/14 23:24:17   1832s] |  -1.141|   -1.141|-2232.911|-2261.616|    54.50%|   0:00:03.0| 1986.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
[03/14 23:24:34   1850s] |  -1.140|   -1.140|-2225.557|-2254.262|    54.52%|   0:00:17.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/14 23:24:35   1851s] |  -1.131|   -1.131|-2222.224|-2250.930|    54.52%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/14 23:25:05   1881s] |  -1.130|   -1.130|-2213.431|-2242.137|    54.54%|   0:00:30.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/14 23:25:17   1892s] |  -1.128|   -1.128|-2212.306|-2241.011|    54.55%|   0:00:12.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:25:19   1895s] |  -1.121|   -1.121|-2210.655|-2239.360|    54.56%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
[03/14 23:26:09   1945s] |  -1.122|   -1.122|-2203.631|-2232.358|    54.59%|   0:00:50.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/14 23:26:09   1945s] |  -1.120|   -1.120|-2202.386|-2231.115|    54.59%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/14 23:26:27   1963s] |  -1.120|   -1.120|-2199.020|-2227.748|    54.59%|   0:00:18.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/14 23:26:28   1963s] |  -1.114|   -1.114|-2198.152|-2226.880|    54.60%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/14 23:28:52   2108s] |  -1.113|   -1.113|-2193.325|-2222.053|    54.63%|   0:02:24.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_18_/D   |
[03/14 23:29:35   2151s] |  -1.112|   -1.112|-2189.308|-2218.052|    54.63%|   0:00:43.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
[03/14 23:29:36   2151s] |  -1.112|   -1.112|-2188.810|-2217.554|    54.63%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
[03/14 23:29:36   2152s] |  -1.112|   -1.112|-2188.807|-2217.551|    54.63%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
[03/14 23:29:36   2152s] |  -1.106|   -1.106|-2187.631|-2216.375|    54.65%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/14 23:29:42   2158s] |  -1.106|   -1.106|-2185.725|-2214.490|    54.66%|   0:00:06.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/14 23:29:43   2159s] |  -1.106|   -1.106|-2185.668|-2214.433|    54.66%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/14 23:29:44   2160s] |  -1.101|   -1.101|-2181.178|-2209.943|    54.71%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
[03/14 23:29:48   2164s] |  -1.101|   -1.101|-2177.746|-2206.546|    54.72%|   0:00:04.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
[03/14 23:29:55   2171s] |  -1.099|   -1.099|-2173.243|-2202.042|    54.79%|   0:00:07.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
[03/14 23:30:20   2196s] |  -1.099|   -1.099|-2172.335|-2201.134|    54.79%|   0:00:25.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
[03/14 23:30:22   2198s] |  -1.099|   -1.099|-2172.322|-2201.122|    54.79%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
[03/14 23:30:24   2200s] |  -1.096|   -1.096|-2169.759|-2198.558|    54.84%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/14 23:30:26   2202s] |  -1.096|   -1.096|-2168.962|-2197.761|    54.84%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/14 23:30:26   2202s] |  -1.096|   -1.096|-2168.546|-2197.345|    54.84%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/14 23:30:27   2203s] |  -1.095|   -1.095|-2167.078|-2195.877|    54.87%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
[03/14 23:30:28   2204s] |  -1.095|   -1.095|-2166.774|-2195.573|    54.87%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
[03/14 23:30:29   2205s] |  -1.091|   -1.091|-2165.249|-2194.048|    54.89%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
[03/14 23:30:34   2210s] |  -1.091|   -1.091|-2163.032|-2191.831|    54.90%|   0:00:05.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
[03/14 23:30:35   2211s] |  -1.091|   -1.091|-2162.577|-2191.376|    54.91%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
[03/14 23:30:36   2212s] |  -1.090|   -1.090|-2160.403|-2189.203|    54.95%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
[03/14 23:30:38   2214s] |  -1.090|   -1.090|-2159.957|-2188.756|    54.96%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
[03/14 23:30:38   2214s] |  -1.090|   -1.090|-2159.927|-2188.727|    54.96%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
[03/14 23:30:39   2215s] |  -1.088|   -1.088|-2157.770|-2186.569|    54.98%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/14 23:30:40   2216s] |  -1.089|   -1.089|-2157.433|-2186.244|    54.98%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/14 23:30:41   2217s] |  -1.086|   -1.086|-2156.614|-2185.425|    54.99%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_18_/D   |
[03/14 23:30:43   2219s] |  -1.086|   -1.086|-2155.772|-2184.583|    54.99%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_18_/D   |
[03/14 23:30:48   2224s] |  -1.085|   -1.085|-2152.880|-2181.695|    55.05%|   0:00:05.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/14 23:30:49   2225s] |  -1.085|   -1.085|-2152.665|-2181.480|    55.05%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/14 23:30:57   2233s] |  -1.084|   -1.084|-2151.646|-2180.465|    55.08%|   0:00:08.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/14 23:30:58   2234s] |  -1.084|   -1.084|-2151.510|-2180.329|    55.08%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/14 23:31:01   2237s] |  -1.083|   -1.083|-2151.140|-2179.959|    55.10%|   0:00:03.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
[03/14 23:31:04   2240s] |  -1.082|   -1.082|-2150.701|-2179.522|    55.11%|   0:00:03.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
[03/14 23:31:06   2242s] |  -1.082|   -1.082|-2149.697|-2178.518|    55.11%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
[03/14 23:31:08   2244s] |  -1.081|   -1.081|-2148.280|-2177.101|    55.13%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/14 23:31:09   2245s] |  -1.081|   -1.081|-2146.658|-2175.495|    55.14%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/14 23:31:13   2249s] |  -1.081|   -1.081|-2145.658|-2174.495|    55.16%|   0:00:04.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/14 23:31:14   2250s] |  -1.079|   -1.079|-2144.582|-2173.419|    55.18%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/14 23:31:17   2253s] |  -1.079|   -1.079|-2144.029|-2172.865|    55.18%|   0:00:03.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/14 23:31:17   2253s] |  -1.079|   -1.079|-2144.021|-2172.857|    55.18%|   0:00:00.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/14 23:31:18   2254s] |  -1.078|   -1.078|-2142.998|-2171.855|    55.22%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_13_/D  |
[03/14 23:31:20   2256s] |  -1.078|   -1.078|-2142.749|-2171.605|    55.22%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_13_/D  |
[03/14 23:31:21   2257s] |  -1.077|   -1.077|-2142.004|-2170.860|    55.24%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/14 23:31:23   2259s] |  -1.077|   -1.077|-2141.672|-2170.528|    55.24%|   0:00:02.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/14 23:31:24   2260s] |  -1.076|   -1.076|-2140.590|-2169.446|    55.26%|   0:00:01.0| 1994.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
[03/14 23:31:25   2261s] |  -1.076|   -1.076|-2140.125|-2168.982|    55.26%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
[03/14 23:31:26   2262s] |  -1.075|   -1.075|-2139.723|-2168.580|    55.28%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/14 23:31:28   2264s] |  -1.073|   -1.073|-2139.111|-2167.967|    55.28%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/14 23:31:31   2267s] |  -1.073|   -1.073|-2138.809|-2167.666|    55.28%|   0:00:03.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/14 23:31:31   2267s] |  -1.073|   -1.073|-2138.603|-2167.459|    55.28%|   0:00:00.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/14 23:31:38   2274s] |  -1.072|   -1.072|-2137.741|-2166.597|    55.33%|   0:00:07.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:31:40   2276s] |  -1.072|   -1.072|-2136.617|-2165.473|    55.33%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:31:40   2276s] |  -1.072|   -1.072|-2136.561|-2165.417|    55.33%|   0:00:00.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/14 23:31:41   2277s] |  -1.068|   -1.068|-2135.600|-2164.457|    55.35%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/14 23:31:46   2282s] |  -1.068|   -1.068|-2135.255|-2164.112|    55.36%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/14 23:31:47   2283s] |  -1.068|   -1.068|-2135.049|-2163.923|    55.36%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/14 23:31:51   2287s] |  -1.068|   -1.068|-2133.735|-2162.609|    55.41%|   0:00:04.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_17_/D  |
[03/14 23:32:01   2297s] |  -1.067|   -1.067|-2132.115|-2160.989|    55.43%|   0:00:10.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/14 23:32:04   2300s] |  -1.067|   -1.067|-2131.941|-2160.814|    55.43%|   0:00:03.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/14 23:32:09   2305s] |  -1.066|   -1.066|-2131.019|-2159.892|    55.45%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:32:10   2306s] |  -1.066|   -1.066|-2130.446|-2159.319|    55.46%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:32:12   2308s] |  -1.065|   -1.065|-2129.034|-2157.908|    55.48%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/14 23:32:13   2309s] |  -1.065|   -1.065|-2128.661|-2157.534|    55.48%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/14 23:32:13   2309s] |  -1.065|   -1.065|-2128.647|-2157.520|    55.48%|   0:00:00.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/14 23:32:14   2311s] |  -1.064|   -1.064|-2127.992|-2156.865|    55.50%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
[03/14 23:32:16   2312s] |  -1.062|   -1.062|-2127.625|-2156.499|    55.51%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/14 23:32:19   2316s] |  -1.064|   -1.064|-2127.224|-2156.108|    55.51%|   0:00:03.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/14 23:32:20   2316s] |  -1.062|   -1.062|-2126.948|-2155.833|    55.52%|   0:00:01.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/14 23:32:22   2318s] |  -1.061|   -1.061|-2125.908|-2154.792|    55.54%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:32:24   2320s] |  -1.061|   -1.061|-2125.014|-2153.903|    55.55%|   0:00:02.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:32:24   2320s] |  -1.061|   -1.061|-2125.009|-2153.898|    55.55%|   0:00:00.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:32:29   2325s] |  -1.059|   -1.059|-2123.480|-2152.369|    55.57%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/14 23:32:32   2328s] |  -1.059|   -1.059|-2122.942|-2151.844|    55.58%|   0:00:03.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/14 23:32:43   2339s] |  -1.058|   -1.058|-2121.109|-2150.012|    55.61%|   0:00:11.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
[03/14 23:33:04   2360s] |  -1.056|   -1.056|-2120.137|-2149.040|    55.62%|   0:00:21.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:33:09   2365s] |  -1.056|   -1.056|-2118.617|-2147.520|    55.62%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_12_/D  |
[03/14 23:33:14   2370s] |  -1.056|   -1.056|-2118.168|-2147.071|    55.62%|   0:00:05.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:33:28   2384s] |  -1.054|   -1.054|-2117.936|-2146.840|    55.62%|   0:00:14.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:33:52   2409s] |  -1.053|   -1.053|-2116.896|-2145.816|    55.63%|   0:00:24.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/14 23:34:16   2432s] |  -1.052|   -1.052|-2115.615|-2144.534|    55.63%|   0:00:24.0| 1985.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
[03/14 23:35:07   2483s] |  -1.052|   -1.052|-2114.448|-2143.368|    55.64%|   0:00:51.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:35:21   2497s] |  -1.051|   -1.051|-2113.552|-2142.472|    55.64%|   0:00:14.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:35:33   2509s] |  -1.051|   -1.051|-2113.224|-2142.144|    55.64%|   0:00:12.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:35:34   2510s] |  -1.051|   -1.051|-2113.067|-2141.987|    55.64%|   0:00:01.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:35:36   2512s] |  -1.051|   -1.051|-2111.577|-2140.498|    55.73%|   0:00:02.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/14 23:36:08   2544s] |  -1.050|   -1.050|-2108.694|-2137.615|    55.73%|   0:00:32.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:36:21   2557s] |  -1.049|   -1.049|-2107.904|-2136.835|    55.73%|   0:00:13.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
[03/14 23:36:31   2568s] |  -1.048|   -1.048|-2106.892|-2135.843|    55.73%|   0:00:10.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:36:50   2587s] |  -1.047|   -1.047|-2106.478|-2135.447|    55.74%|   0:00:19.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:37:18   2614s] |  -1.046|   -1.046|-2105.095|-2134.064|    55.75%|   0:00:28.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/14 23:37:57   2654s] |  -1.045|   -1.045|-2103.781|-2132.767|    55.75%|   0:00:39.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:38:13   2670s] |  -1.045|   -1.045|-2103.431|-2132.430|    55.75%|   0:00:16.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:38:13   2670s] |  -1.045|   -1.045|-2103.097|-2132.096|    55.75%|   0:00:00.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:38:17   2673s] |  -1.044|   -1.044|-2101.202|-2130.203|    55.83%|   0:00:04.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:38:37   2694s] |  -1.043|   -1.043|-2099.873|-2128.874|    55.83%|   0:00:20.0| 1994.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:39:06   2723s] |  -1.043|   -1.043|-2097.690|-2126.701|    55.84%|   0:00:29.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:39:08   2724s] |  -1.043|   -1.043|-2097.399|-2126.409|    55.84%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:39:10   2727s] |  -1.046|   -1.046|-2096.677|-2125.688|    55.90%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:39:11   2727s] |  -1.045|   -1.045|-2097.099|-2126.109|    55.90%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:39:12   2729s] |  -1.042|   -1.042|-2096.930|-2125.940|    55.91%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:39:34   2751s] |  -1.041|   -1.041|-2095.978|-2124.988|    55.91%|   0:00:22.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/14 23:39:56   2772s] |  -1.041|   -1.041|-2094.971|-2123.982|    55.91%|   0:00:22.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:39:58   2775s] |  -1.040|   -1.040|-2094.025|-2123.035|    55.97%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/14 23:40:17   2794s] |  -1.042|   -1.042|-2093.650|-2122.660|    55.97%|   0:00:19.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:40:17   2794s] |  -1.040|   -1.040|-2093.468|-2122.478|    55.97%|   0:00:00.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:40:18   2795s] |  -1.039|   -1.039|-2093.377|-2122.388|    55.97%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:40:32   2809s] |  -1.039|   -1.039|-2093.056|-2122.085|    55.97%|   0:00:14.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:40:33   2809s] |  -1.039|   -1.039|-2092.982|-2122.010|    55.98%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:40:35   2812s] |  -1.038|   -1.038|-2091.758|-2120.786|    56.05%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:41:27   2864s] |  -1.038|   -1.038|-2090.743|-2119.795|    56.05%|   0:00:52.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:41:37   2873s] |  -1.038|   -1.038|-2090.538|-2119.590|    56.05%|   0:00:10.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:41:39   2875s] |  -1.038|   -1.038|-2090.003|-2119.054|    56.11%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:41:39   2876s] |  -1.037|   -1.037|-2089.855|-2118.906|    56.12%|   0:00:00.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/14 23:41:59   2896s] |  -1.038|   -1.038|-2089.042|-2118.111|    56.12%|   0:00:20.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/14 23:42:01   2897s] |  -1.037|   -1.037|-2088.940|-2118.008|    56.12%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:42:01   2898s] |  -1.037|   -1.037|-2088.919|-2117.987|    56.12%|   0:00:00.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:42:02   2899s] |  -1.036|   -1.036|-2088.518|-2117.586|    56.16%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/14 23:42:28   2925s] |  -1.036|   -1.036|-2087.798|-2116.866|    56.16%|   0:00:26.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/14 23:42:30   2927s] |  -1.036|   -1.036|-2087.181|-2116.249|    56.19%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/14 23:42:33   2930s] |  -1.035|   -1.035|-2086.475|-2115.543|    56.20%|   0:00:03.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:42:40   2937s] |  -1.035|   -1.035|-2085.854|-2114.921|    56.20%|   0:00:07.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:42:42   2939s] |  -1.034|   -1.034|-2085.866|-2114.934|    56.23%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:42:56   2953s] |  -1.034|   -1.034|-2085.108|-2114.220|    56.23%|   0:00:14.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:43:47   3004s] |  -1.035|   -1.035|-2084.207|-2113.322|    56.23%|   0:00:51.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:43:49   3006s] |  -1.033|   -1.033|-2083.508|-2112.622|    56.26%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/14 23:43:58   3015s] |  -1.034|   -1.034|-2082.777|-2111.892|    56.31%|   0:00:09.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:43:59   3015s] |  -1.032|   -1.032|-2082.644|-2111.758|    56.32%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/14 23:44:27   3044s] |  -1.032|   -1.032|-2081.445|-2110.560|    56.32%|   0:00:28.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/14 23:44:29   3046s] |  -1.031|   -1.031|-2080.440|-2109.555|    56.36%|   0:00:02.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:44:58   3075s] |  -1.031|   -1.031|-2079.431|-2108.547|    56.36%|   0:00:29.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:44:59   3076s] |  -1.030|   -1.030|-2079.257|-2108.374|    56.37%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/14 23:45:44   3121s] |  -1.030|   -1.030|-2077.621|-2106.738|    56.38%|   0:00:45.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:45:51   3127s] |  -1.030|   -1.030|-2077.568|-2106.685|    56.38%|   0:00:07.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:45:52   3129s] |  -1.029|   -1.029|-2077.053|-2106.170|    56.42%|   0:00:01.0| 2013.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/14 23:46:50   3186s] |  -1.029|   -1.029|-2076.010|-2105.127|    56.42%|   0:00:58.0| 2002.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:46:50   3187s] |  -1.029|   -1.029|-2075.723|-2104.840|    56.42%|   0:00:00.0| 2002.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:46:52   3188s] |  -1.028|   -1.028|-2075.921|-2105.038|    56.45%|   0:00:02.0| 2002.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
[03/14 23:47:19   3216s] |  -1.028|   -1.028|-2075.414|-2104.531|    56.45%|   0:00:27.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:47:22   3219s] |  -1.028|   -1.028|-2075.389|-2104.506|    56.45%|   0:00:03.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:47:24   3221s] |  -1.028|   -1.028|-2075.346|-2104.463|    56.49%|   0:00:02.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/14 23:47:55   3252s] |  -1.028|   -1.028|-2074.486|-2103.602|    56.49%|   0:00:31.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/14 23:47:56   3253s] |  -1.028|   -1.028|-2074.414|-2103.530|    56.49%|   0:00:01.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/14 23:47:58   3255s] |  -1.027|   -1.027|-2074.112|-2103.229|    56.52%|   0:00:02.0| 2006.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:48:43   3300s] |  -1.026|   -1.026|-2073.193|-2102.314|    56.53%|   0:00:45.0| 2008.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:48:45   3302s] |  -1.026|   -1.026|-2073.182|-2102.302|    56.53%|   0:00:02.0| 2009.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:48:47   3304s] |  -1.026|   -1.026|-2072.853|-2101.974|    56.56%|   0:00:02.0| 2009.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/14 23:49:49   3366s] |  -1.026|   -1.026|-2071.935|-2101.056|    56.56%|   0:01:02.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:49:50   3367s] |  -1.026|   -1.026|-2071.508|-2100.629|    56.56%|   0:00:01.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:49:52   3369s] |  -1.025|   -1.025|-2070.979|-2100.100|    56.59%|   0:00:02.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/14 23:50:25   3402s] |  -1.025|   -1.025|-2068.172|-2097.293|    56.59%|   0:00:33.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:50:26   3403s] |  -1.025|   -1.025|-2068.057|-2097.178|    56.59%|   0:00:01.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:50:28   3405s] |  -1.024|   -1.024|-2067.463|-2096.584|    56.62%|   0:00:02.0| 2017.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/14 23:51:10   3448s] |  -1.024|   -1.024|-2066.298|-2095.437|    56.63%|   0:00:42.0| 2019.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:51:17   3454s] |  -1.023|   -1.023|-2066.568|-2095.708|    56.66%|   0:00:07.0| 2019.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:51:46   3483s] |  -1.023|   -1.023|-2064.819|-2093.958|    56.66%|   0:00:29.0| 2021.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/14 23:51:53   3490s] |  -1.023|   -1.023|-2064.677|-2093.818|    56.67%|   0:00:07.0| 2021.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/14 23:51:55   3492s] |  -1.022|   -1.022|-2064.145|-2093.289|    56.69%|   0:00:02.0| 2021.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/14 23:52:44   3541s] |  -1.022|   -1.022|-2063.798|-2092.941|    56.70%|   0:00:49.0| 2022.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/14 23:52:47   3544s] |  -1.021|   -1.021|-2063.147|-2092.291|    56.72%|   0:00:03.0| 2022.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:53:13   3570s] |  -1.021|   -1.021|-2062.669|-2091.817|    56.79%|   0:00:26.0| 2022.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/14 23:53:19   3577s] |  -1.020|   -1.020|-2062.344|-2091.509|    56.82%|   0:00:06.0| 2022.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/14 23:53:54   3611s] |  -1.020|   -1.020|-2061.737|-2090.901|    56.83%|   0:00:35.0| 2024.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:53:55   3612s] |  -1.020|   -1.020|-2061.665|-2090.829|    56.83%|   0:00:01.0| 2025.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:53:57   3614s] |  -1.020|   -1.020|-2061.321|-2090.504|    56.86%|   0:00:02.0| 2026.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:54:18   3635s] |  -1.019|   -1.019|-2061.610|-2090.793|    56.89%|   0:00:21.0| 2028.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:54:37   3655s] |  -1.019|   -1.019|-2060.507|-2089.701|    56.89%|   0:00:19.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:54:44   3662s] |  -1.019|   -1.019|-2060.473|-2089.667|    56.89%|   0:00:07.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:54:45   3663s] |  -1.019|   -1.019|-2059.866|-2089.059|    56.91%|   0:00:01.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:54:46   3663s] |  -1.019|   -1.019|-2059.826|-2089.019|    56.91%|   0:00:01.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:54:51   3668s] |  -1.020|   -1.020|-2059.683|-2088.878|    56.94%|   0:00:05.0| 2029.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/14 23:54:53   3670s] |  -1.018|   -1.018|-2059.447|-2088.642|    56.97%|   0:00:02.0| 2034.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:55:23   3701s] |  -1.018|   -1.018|-2058.686|-2087.884|    56.97%|   0:00:30.0| 2035.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/14 23:55:26   3704s] |  -1.018|   -1.018|-2058.561|-2087.759|    57.00%|   0:00:03.0| 2035.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:55:27   3705s] |  -1.018|   -1.018|-2058.444|-2087.642|    57.01%|   0:00:01.0| 2035.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:55:33   3711s] |  -1.017|   -1.017|-2057.425|-2086.623|    57.02%|   0:00:06.0| 2037.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:56:20   3757s] |  -1.016|   -1.016|-2056.334|-2085.534|    57.02%|   0:00:47.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:56:24   3762s] |  -1.016|   -1.016|-2055.978|-2085.177|    57.02%|   0:00:04.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:56:27   3764s] |  -1.016|   -1.016|-2055.243|-2084.461|    57.07%|   0:00:03.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:57:32   3830s] |  -1.016|   -1.016|-2054.144|-2083.362|    57.07%|   0:01:05.0| 2041.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/14 23:57:36   3834s] |  -1.015|   -1.015|-2054.121|-2083.340|    57.08%|   0:00:04.0| 2038.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/14 23:57:42   3840s] |  -1.015|   -1.015|-2053.845|-2083.063|    57.11%|   0:00:06.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:58:18   3876s] |  -1.015|   -1.015|-2053.638|-2082.856|    57.11%|   0:00:36.0| 2039.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:58:20   3878s] |  -1.015|   -1.015|-2053.486|-2082.722|    57.13%|   0:00:02.0| 2040.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:58:21   3878s] |  -1.015|   -1.015|-2053.479|-2082.716|    57.13%|   0:00:01.0| 2040.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:58:32   3890s] |  -1.015|   -1.015|-2053.120|-2082.413|    57.18%|   0:00:11.0| 2042.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/14 23:58:37   3894s] |  -1.015|   -1.015|-2052.083|-2081.377|    57.22%|   0:00:05.0| 2042.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:58:42   3900s] |  -1.015|   -1.015|-2052.327|-2081.624|    57.26%|   0:00:05.0| 2046.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/14 23:58:42   3900s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:58:42   3900s] 
[03/14 23:58:42   3900s] *** Finish Core Optimize Step (cpu=0:34:33 real=0:34:31 mem=2046.8M) ***
[03/14 23:58:42   3900s] Active Path Group: default 
[03/14 23:58:42   3900s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:58:42   3900s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:58:42   3900s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:58:42   3900s] |  -0.084|   -1.015| -30.454|-2081.624|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
[03/14 23:58:42   3900s] |  -0.067|   -1.015| -29.072|-2080.242|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/14 23:58:42   3900s] |        |         |        |         |          |            |        |          |         | _reg_98_/E                                         |
[03/14 23:58:43   3900s] |  -0.060|   -1.015| -21.178|-2072.311|    57.26%|   0:00:01.0| 2046.8M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q9_reg_16_/D   |
[03/14 23:58:43   3900s] |  -0.051|   -1.015| -19.524|-2071.207|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
[03/14 23:58:43   3900s] |  -0.044|   -1.015| -18.325|-2070.319|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| qmem_instance/Q_reg_116_/D                         |
[03/14 23:58:43   3901s] |  -0.036|   -1.015| -14.521|-2066.489|    57.26%|   0:00:00.0| 2046.8M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
[03/14 23:58:44   3901s] |  -0.033|   -1.015|  -8.062|-2060.116|    57.27%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q8_reg_0_/D    |
[03/14 23:58:44   3902s] |  -0.032|   -1.015|  -4.902|-2057.050|    57.27%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
[03/14 23:58:44   3902s] |  -0.034|   -1.015|  -4.800|-2056.948|    57.27%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| qmem_instance/Q_reg_116_/D                         |
[03/14 23:58:44   3902s] |  -0.023|   -1.015|  -4.778|-2056.925|    57.27%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| kmem_instance/Q_reg_61_/D                          |
[03/14 23:58:45   3903s] |  -0.021|   -1.015|  -1.790|-2054.047|    57.27%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/cnt_q_r |
[03/14 23:58:45   3903s] |        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
[03/14 23:58:45   3903s] |  -0.013|   -1.015|  -1.753|-2053.977|    57.27%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
[03/14 23:58:46   3904s] |  -0.013|   -1.015|  -0.188|-2052.486|    57.28%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| qmem_instance/Q_reg_25_/D                          |
[03/14 23:58:46   3904s] |  -0.005|   -1.015|  -0.142|-2052.440|    57.28%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/14 23:58:47   3905s] |   0.001|   -1.015|   0.000|-2052.303|    57.29%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/14 23:58:47   3905s] |        |         |        |         |          |            |        |          |         | eg_53_/E                                           |
[03/14 23:58:48   3905s] |   0.008|   -1.015|   0.000|-2052.303|    57.29%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| out[41]                                            |
[03/14 23:58:49   3907s] |   0.011|   -1.015|   0.000|-2052.285|    57.30%|   0:00:01.0| 2123.1M|   WC_VIEW|  default| kmem_instance/memory1_reg_11_/E                    |
[03/14 23:58:49   3907s] |   0.018|   -1.015|   0.000|-2052.285|    57.30%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| out[31]                                            |
[03/14 23:58:49   3907s] |   0.018|   -1.015|   0.000|-2052.285|    57.30%|   0:00:00.0| 2123.1M|   WC_VIEW|  default| out[31]                                            |
[03/14 23:58:49   3907s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:58:49   3907s] 
[03/14 23:58:49   3907s] *** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=2123.1M) ***
[03/14 23:58:49   3907s] 
[03/14 23:58:49   3907s] *** Finished Optimize Step Cumulative (cpu=0:34:40 real=0:34:38 mem=2123.1M) ***
[03/14 23:58:49   3907s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-1.015|-2052.285|
|HEPG      |-1.015|-2052.285|
|All Paths |-1.015|-2052.285|
+----------+------+---------+

[03/14 23:58:49   3907s] ** GigaOpt Optimizer WNS Slack -1.015 TNS Slack -2052.285 Density 57.30
[03/14 23:58:49   3907s] Placement Snapshot: Density distribution:
[03/14 23:58:49   3907s] [1.00 -  +++]: 295 (24.08%)
[03/14 23:58:49   3907s] [0.95 - 1.00]: 10 (0.82%)
[03/14 23:58:49   3907s] [0.90 - 0.95]: 7 (0.57%)
[03/14 23:58:49   3907s] [0.85 - 0.90]: 7 (0.57%)
[03/14 23:58:49   3907s] [0.80 - 0.85]: 8 (0.65%)
[03/14 23:58:49   3907s] [0.75 - 0.80]: 8 (0.65%)
[03/14 23:58:49   3907s] [0.70 - 0.75]: 8 (0.65%)
[03/14 23:58:49   3907s] [0.65 - 0.70]: 5 (0.41%)
[03/14 23:58:49   3907s] [0.60 - 0.65]: 11 (0.90%)
[03/14 23:58:49   3907s] [0.55 - 0.60]: 19 (1.55%)
[03/14 23:58:49   3907s] [0.50 - 0.55]: 17 (1.39%)
[03/14 23:58:49   3907s] [0.45 - 0.50]: 22 (1.80%)
[03/14 23:58:49   3907s] [0.40 - 0.45]: 37 (3.02%)
[03/14 23:58:49   3907s] [0.35 - 0.40]: 87 (7.10%)
[03/14 23:58:49   3907s] [0.30 - 0.35]: 145 (11.84%)
[03/14 23:58:49   3907s] [0.25 - 0.30]: 164 (13.39%)
[03/14 23:58:49   3907s] [0.20 - 0.25]: 100 (8.16%)
[03/14 23:58:49   3907s] [0.15 - 0.20]: 107 (8.73%)
[03/14 23:58:49   3907s] [0.10 - 0.15]: 86 (7.02%)
[03/14 23:58:49   3907s] [0.05 - 0.10]: 58 (4.73%)
[03/14 23:58:49   3907s] [0.00 - 0.05]: 24 (1.96%)
[03/14 23:58:49   3907s] Begin: Area Reclaim Optimization
[03/14 23:58:49   3907s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:05:07.7/1:20:55.7 (0.8), mem = 2123.1M
[03/14 23:58:50   3908s] (I,S,L,T): WC_VIEW: 139.897, 53.5362, 2.25343, 195.687
[03/14 23:58:51   3909s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2123.1M
[03/14 23:58:51   3909s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2123.1M
[03/14 23:58:52   3909s] Reclaim Optimization WNS Slack -1.015  TNS Slack -2052.285 Density 57.30
[03/14 23:58:52   3909s] +----------+---------+--------+---------+------------+--------+
[03/14 23:58:52   3909s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 23:58:52   3909s] +----------+---------+--------+---------+------------+--------+
[03/14 23:58:52   3909s] |    57.30%|        -|  -1.015|-2052.285|   0:00:00.0| 2123.1M|
[03/14 23:58:52   3909s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 23:58:55   3913s] |    57.25%|       93|  -1.015|-2052.230|   0:00:03.0| 2123.1M|
[03/14 23:59:10   3928s] |    56.99%|     1048|  -1.015|-2051.475|   0:00:15.0| 2123.1M|
[03/14 23:59:11   3929s] |    56.99%|       12|  -1.015|-2051.475|   0:00:01.0| 2123.1M|
[03/14 23:59:11   3929s] |    56.99%|        0|  -1.015|-2051.475|   0:00:00.0| 2123.1M|
[03/14 23:59:11   3929s] +----------+---------+--------+---------+------------+--------+
[03/14 23:59:11   3929s] Reclaim Optimization End WNS Slack -1.015  TNS Slack -2051.475 Density 56.99
[03/14 23:59:11   3929s] 
[03/14 23:59:11   3929s] ** Summary: Restruct = 0 Buffer Deletion = 38 Declone = 64 Resize = 852 **
[03/14 23:59:11   3929s] --------------------------------------------------------------
[03/14 23:59:11   3929s] |                                   | Total     | Sequential |
[03/14 23:59:11   3929s] --------------------------------------------------------------
[03/14 23:59:11   3929s] | Num insts resized                 |     840  |       2    |
[03/14 23:59:11   3929s] | Num insts undone                  |     208  |       0    |
[03/14 23:59:11   3929s] | Num insts Downsized               |     840  |       2    |
[03/14 23:59:11   3929s] | Num insts Samesized               |       0  |       0    |
[03/14 23:59:11   3929s] | Num insts Upsized                 |       0  |       0    |
[03/14 23:59:11   3929s] | Num multiple commits+uncommits    |      12  |       -    |
[03/14 23:59:11   3929s] --------------------------------------------------------------
[03/14 23:59:11   3929s] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:59:11   3929s] Layer 7 has 718 constrained nets 
[03/14 23:59:11   3929s] **** End NDR-Layer Usage Statistics ****
[03/14 23:59:11   3929s] End: Core Area Reclaim Optimization (cpu = 0:00:21.8) (real = 0:00:22.0) **
[03/14 23:59:11   3929s] (I,S,L,T): WC_VIEW: 139.504, 53.2781, 2.23351, 195.016
[03/14 23:59:11   3929s] *** AreaOpt [finish] : cpu/real = 0:00:22.1/0:00:22.0 (1.0), totSession cpu/real = 1:05:29.8/1:21:17.7 (0.8), mem = 2123.1M
[03/14 23:59:11   3929s] 
[03/14 23:59:11   3929s] =============================================================================================
[03/14 23:59:11   3929s]  Step TAT Report for AreaOpt #3
[03/14 23:59:11   3929s] =============================================================================================
[03/14 23:59:11   3929s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 23:59:11   3929s] ---------------------------------------------------------------------------------------------
[03/14 23:59:11   3929s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 23:59:11   3929s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 23:59:11   3929s] [ OptSingleIteration     ]      4   0:00:00.5  (   2.3 % )     0:00:19.0 /  0:00:19.0    1.0
[03/14 23:59:11   3929s] [ OptGetWeight           ]    177   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[03/14 23:59:11   3929s] [ OptEval                ]    177   0:00:12.2  (  55.6 % )     0:00:12.2 /  0:00:12.3    1.0
[03/14 23:59:11   3929s] [ OptCommit              ]    177   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.1
[03/14 23:59:11   3929s] [ IncrTimingUpdate       ]     97   0:00:03.0  (  13.6 % )     0:00:03.0 /  0:00:03.0    1.0
[03/14 23:59:11   3929s] [ PostCommitDelayUpdate  ]    208   0:00:00.7  (   3.1 % )     0:00:02.9 /  0:00:02.9    1.0
[03/14 23:59:11   3929s] [ IncrDelayCalc          ]    330   0:00:02.3  (  10.2 % )     0:00:02.3 /  0:00:02.3    1.0
[03/14 23:59:11   3929s] [ MISC                   ]          0:00:02.7  (  12.2 % )     0:00:02.7 /  0:00:02.7    1.0
[03/14 23:59:11   3929s] ---------------------------------------------------------------------------------------------
[03/14 23:59:11   3929s]  AreaOpt #3 TOTAL                   0:00:22.0  ( 100.0 % )     0:00:22.0 /  0:00:22.1    1.0
[03/14 23:59:11   3929s] ---------------------------------------------------------------------------------------------
[03/14 23:59:11   3929s] 
[03/14 23:59:11   3929s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=2047.07M, totSessionCpu=1:05:30).
[03/14 23:59:11   3929s] Placement Snapshot: Density distribution:
[03/14 23:59:11   3929s] [1.00 -  +++]: 295 (24.08%)
[03/14 23:59:11   3929s] [0.95 - 1.00]: 10 (0.82%)
[03/14 23:59:11   3929s] [0.90 - 0.95]: 7 (0.57%)
[03/14 23:59:11   3929s] [0.85 - 0.90]: 7 (0.57%)
[03/14 23:59:11   3929s] [0.80 - 0.85]: 10 (0.82%)
[03/14 23:59:11   3929s] [0.75 - 0.80]: 6 (0.49%)
[03/14 23:59:11   3929s] [0.70 - 0.75]: 9 (0.73%)
[03/14 23:59:11   3929s] [0.65 - 0.70]: 4 (0.33%)
[03/14 23:59:11   3929s] [0.60 - 0.65]: 12 (0.98%)
[03/14 23:59:11   3929s] [0.55 - 0.60]: 19 (1.55%)
[03/14 23:59:11   3929s] [0.50 - 0.55]: 16 (1.31%)
[03/14 23:59:11   3929s] [0.45 - 0.50]: 25 (2.04%)
[03/14 23:59:11   3929s] [0.40 - 0.45]: 36 (2.94%)
[03/14 23:59:11   3929s] [0.35 - 0.40]: 88 (7.18%)
[03/14 23:59:11   3929s] [0.30 - 0.35]: 148 (12.08%)
[03/14 23:59:11   3929s] [0.25 - 0.30]: 167 (13.63%)
[03/14 23:59:11   3929s] [0.20 - 0.25]: 101 (8.24%)
[03/14 23:59:11   3929s] [0.15 - 0.20]: 109 (8.90%)
[03/14 23:59:11   3929s] [0.10 - 0.15]: 91 (7.43%)
[03/14 23:59:11   3929s] [0.05 - 0.10]: 49 (4.00%)
[03/14 23:59:11   3929s] [0.00 - 0.05]: 16 (1.31%)
[03/14 23:59:11   3929s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.2
[03/14 23:59:12   3929s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.111, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:       Starting CMU at level 4, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.119, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.179, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.180, REAL:0.180, MEM:2047.1M
[03/14 23:59:12   3930s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.4
[03/14 23:59:12   3930s] OPERPROF: Starting RefinePlace at level 1, MEM:2047.1M
[03/14 23:59:12   3930s] *** Starting refinePlace (1:05:30 mem=2047.1M) ***
[03/14 23:59:12   3930s] Total net bbox length = 9.019e+05 (4.725e+05 4.294e+05) (ext = 4.220e+04)
[03/14 23:59:12   3930s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:59:12   3930s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:59:12   3930s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.027, MEM:2047.1M
[03/14 23:59:12   3930s] default core: bins with density > 0.750 = 43.67 % ( 535 / 1225 )
[03/14 23:59:12   3930s] Density distribution unevenness ratio = 27.079%
[03/14 23:59:12   3930s] RPlace IncrNP: Rollback Lev = -3
[03/14 23:59:12   3930s] RPlace: Density =1.071111, incremental np is triggered.
[03/14 23:59:12   3930s] OPERPROF:     Starting spMPad at level 3, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:       Starting spContextMPad at level 4, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2047.1M
[03/14 23:59:12   3930s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.008, MEM:2047.1M
[03/14 23:59:12   3930s] nrCritNet: 1.99% ( 933 / 46775 ) cutoffSlk: -1033.1ps stdDelay: 14.5ps
[03/14 23:59:12   3930s] OPERPROF:     Starting npMain at level 3, MEM:2047.1M
[03/14 23:59:12   3930s] incrNP th 1.000, 0.100
[03/14 23:59:13   3931s] limitMaxMove 0, priorityInstMaxMove -1
[03/14 23:59:13   3931s] SP #FI/SF FL/PI 0/28563 0/0
[03/14 23:59:13   3931s] OPERPROF:       Starting npPlace at level 4, MEM:2071.4M
[03/14 23:59:13   3931s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 23:59:13   3931s] No instances found in the vector
[03/14 23:59:13   3931s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2176.4M, DRC: 0)
[03/14 23:59:13   3931s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:59:16   3934s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 23:59:16   3934s] No instances found in the vector
[03/14 23:59:16   3934s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2188.0M, DRC: 0)
[03/14 23:59:16   3934s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:59:19   3937s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/14 23:59:19   3937s] No instances found in the vector
[03/14 23:59:19   3937s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2190.0M, DRC: 0)
[03/14 23:59:19   3937s] 0 (out of 0) MH cells were successfully legalized.
[03/14 23:59:23   3941s] OPERPROF:       Finished npPlace at level 4, CPU:9.760, REAL:9.737, MEM:2192.0M
[03/14 23:59:23   3941s] OPERPROF:     Finished npMain at level 3, CPU:10.480, REAL:10.448, MEM:2192.0M
[03/14 23:59:23   3941s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2192.0M
[03/14 23:59:23   3941s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.026, MEM:2192.0M
[03/14 23:59:23   3941s] default core: bins with density > 0.750 = 45.06 % ( 552 / 1225 )
[03/14 23:59:23   3941s] Density distribution unevenness ratio = 26.841%
[03/14 23:59:23   3941s] RPlace postIncrNP: Density = 1.071111 -> 0.995556.
[03/14 23:59:23   3941s] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:59:23   3941s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 23:59:23   3941s] [1.05 - 1.10] :	 2 (0.16%) -> 0 (0.00%)
[03/14 23:59:23   3941s] [1.00 - 1.05] :	 14 (1.14%) -> 0 (0.00%)
[03/14 23:59:23   3941s] [0.95 - 1.00] :	 48 (3.92%) -> 19 (1.55%)
[03/14 23:59:23   3941s] [0.90 - 0.95] :	 87 (7.10%) -> 86 (7.02%)
[03/14 23:59:23   3941s] [0.85 - 0.90] :	 111 (9.06%) -> 171 (13.96%)
[03/14 23:59:23   3941s] [0.80 - 0.85] :	 103 (8.41%) -> 114 (9.31%)
[03/14 23:59:23   3941s] [CPU] RefinePlace/IncrNP (cpu=0:00:10.9, real=0:00:11.0, mem=2192.0MB) @(1:05:30 - 1:05:41).
[03/14 23:59:23   3941s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:10.860, REAL:10.829, MEM:2192.0M
[03/14 23:59:23   3941s] Move report: incrNP moves 13826 insts, mean move: 3.50 um, max move: 30.40 um
[03/14 23:59:23   3941s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3616_0): (249.60, 478.00) --> (260.20, 458.20)
[03/14 23:59:23   3941s] Move report: Timing Driven Placement moves 13826 insts, mean move: 3.50 um, max move: 30.40 um
[03/14 23:59:23   3941s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3616_0): (249.60, 478.00) --> (260.20, 458.20)
[03/14 23:59:23   3941s] 	Runtime: CPU: 0:00:10.9 REAL: 0:00:11.0 MEM: 2192.0MB
[03/14 23:59:23   3941s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2192.0M
[03/14 23:59:23   3941s] Starting refinePlace ...
[03/14 23:59:23   3941s] ** Cut row section cpu time 0:00:00.0.
[03/14 23:59:23   3941s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:59:24   3942s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:01.0, mem=2192.0MB) @(1:05:41 - 1:05:43).
[03/14 23:59:24   3942s] Move report: preRPlace moves 9635 insts, mean move: 0.68 um, max move: 5.40 um
[03/14 23:59:24   3942s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2123): (227.40, 388.00) --> (229.20, 384.40)
[03/14 23:59:24   3942s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
[03/14 23:59:24   3942s] Move report: Detail placement moves 9635 insts, mean move: 0.68 um, max move: 5.40 um
[03/14 23:59:24   3942s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2123): (227.40, 388.00) --> (229.20, 384.40)
[03/14 23:59:24   3942s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2192.0MB
[03/14 23:59:24   3942s] Statistics of distance of Instance movement in refine placement:
[03/14 23:59:24   3942s]   maximum (X+Y) =        31.00 um
[03/14 23:59:24   3942s]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3616_0) with max move: (249.6, 478) -> (260.8, 458.2)
[03/14 23:59:24   3942s]   mean    (X+Y) =         2.81 um
[03/14 23:59:24   3942s] Total instances flipped for legalization: 134
[03/14 23:59:24   3942s] Summary Report:
[03/14 23:59:24   3942s] Instances move: 18982 (out of 42604 movable)
[03/14 23:59:24   3942s] Instances flipped: 134
[03/14 23:59:24   3942s] Mean displacement: 2.81 um
[03/14 23:59:24   3942s] Max displacement: 31.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3616_0) (249.6, 478) -> (260.8, 458.2)
[03/14 23:59:24   3942s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/14 23:59:24   3942s] Total instances moved : 18982
[03/14 23:59:24   3942s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.280, REAL:1.273, MEM:2192.0M
[03/14 23:59:24   3942s] Total net bbox length = 9.179e+05 (4.867e+05 4.312e+05) (ext = 4.220e+04)
[03/14 23:59:24   3942s] Runtime: CPU: 0:00:12.2 REAL: 0:00:12.0 MEM: 2192.0MB
[03/14 23:59:24   3942s] [CPU] RefinePlace/total (cpu=0:00:12.2, real=0:00:12.0, mem=2192.0MB) @(1:05:30 - 1:05:43).
[03/14 23:59:24   3942s] *** Finished refinePlace (1:05:43 mem=2192.0M) ***
[03/14 23:59:24   3942s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.4
[03/14 23:59:24   3942s] OPERPROF: Finished RefinePlace at level 1, CPU:12.260, REAL:12.240, MEM:2192.0M
[03/14 23:59:24   3942s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2192.0M
[03/14 23:59:25   3942s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.106, MEM:2192.0M
[03/14 23:59:25   3942s] Finished re-routing un-routed nets (0:00:00.0 2192.0M)
[03/14 23:59:25   3942s] 
[03/14 23:59:25   3943s] OPERPROF: Starting DPlace-Init at level 1, MEM:2192.0M
[03/14 23:59:25   3943s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2192.0M
[03/14 23:59:25   3943s] OPERPROF:     Starting CMU at level 3, MEM:2192.0M
[03/14 23:59:25   3943s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2192.0M
[03/14 23:59:25   3943s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2192.0M
[03/14 23:59:25   3943s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.167, MEM:2192.0M
[03/14 23:59:25   3943s] 
[03/14 23:59:25   3943s] Density : 0.5699
[03/14 23:59:25   3943s] Max route overflow : 0.0000
[03/14 23:59:25   3943s] 
[03/14 23:59:25   3943s] 
[03/14 23:59:25   3943s] *** Finish Physical Update (cpu=0:00:13.8 real=0:00:14.0 mem=2192.0M) ***
[03/14 23:59:25   3943s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.2
[03/14 23:59:26   3943s] ** GigaOpt Optimizer WNS Slack -1.029 TNS Slack -2054.914 Density 56.99
[03/14 23:59:26   3944s] Skipped Place ECO bump recovery (WNS opt)
[03/14 23:59:26   3944s] Optimizer WNS Pass 1
[03/14 23:59:26   3944s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.000|    0.000|
|reg2reg   |-1.029|-2054.914|
|HEPG      |-1.029|-2054.914|
|All Paths |-1.029|-2054.914|
+----------+------+---------+

[03/14 23:59:26   3944s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2192.0M
[03/14 23:59:26   3944s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2192.0M
[03/14 23:59:26   3944s] Active Path Group: reg2reg  
[03/14 23:59:26   3944s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:59:26   3944s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:59:26   3944s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:59:26   3944s] |  -1.029|   -1.029|-2054.914|-2054.914|    56.99%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 00:00:50   4028s] |  -1.022|   -1.022|-2053.228|-2053.228|    56.99%|   0:01:24.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:01:16   4054s] |  -1.022|   -1.022|-2053.220|-2053.220|    56.99%|   0:00:26.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:01:17   4055s] |  -1.018|   -1.018|-2052.584|-2052.584|    57.02%|   0:00:01.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:08:23   4482s] |  -1.016|   -1.016|-2051.058|-2051.058|    57.02%|   0:07:06.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:12:10   4709s] |  -1.016|   -1.016|-2050.733|-2050.733|    57.03%|   0:03:47.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:12:37   4736s] |  -1.016|   -1.016|-2050.651|-2050.651|    57.03%|   0:00:27.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:12:44   4742s] |  -1.016|   -1.016|-2047.825|-2047.825|    57.23%|   0:00:07.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:12:54   4753s] |  -1.024|   -1.024|-2046.244|-2046.244|    57.27%|   0:00:10.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 00:12:54   4753s] |  -1.015|   -1.015|-2046.131|-2046.131|    57.27%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 00:14:45   4863s] |  -1.014|   -1.014|-2045.195|-2045.195|    57.28%|   0:01:51.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:16:19   4958s] |  -1.014|   -1.014|-2045.050|-2045.050|    57.27%|   0:01:34.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:16:25   4964s] |  -1.014|   -1.014|-2045.005|-2045.005|    57.27%|   0:00:06.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 00:16:28   4967s] |  -1.010|   -1.010|-2043.009|-2043.009|    57.36%|   0:00:03.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 00:23:49   5408s] |  -1.010|   -1.010|-2041.955|-2041.955|    57.36%|   0:07:21.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 00:24:44   5463s] |  -1.010|   -1.010|-2041.209|-2041.209|    57.37%|   0:00:55.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 00:24:56   5476s] |  -1.009|   -1.009|-2039.409|-2039.409|    57.59%|   0:00:12.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/15 00:26:13   5553s] |  -1.009|   -1.009|-2039.135|-2039.135|    57.59%|   0:01:17.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/15 00:26:14   5554s] |  -1.009|   -1.009|-2039.033|-2039.033|    57.59%|   0:00:01.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/15 00:26:19   5558s] |  -1.008|   -1.008|-2037.323|-2037.323|    57.68%|   0:00:05.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:26:39   5579s] |  -1.007|   -1.007|-2036.901|-2036.901|    57.74%|   0:00:20.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:27:52   5651s] |  -1.007|   -1.007|-2036.701|-2036.701|    57.74%|   0:01:13.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:27:52   5652s] |  -1.007|   -1.007|-2036.580|-2036.580|    57.74%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:27:55   5655s] |  -1.007|   -1.007|-2035.558|-2035.558|    57.84%|   0:00:03.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 00:28:00   5659s] |  -1.006|   -1.006|-2035.408|-2035.408|    57.85%|   0:00:05.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:29:31   5751s] |  -1.006|   -1.006|-2034.558|-2034.558|    57.85%|   0:01:31.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:29:37   5756s] |  -1.006|   -1.006|-2033.822|-2033.822|    57.93%|   0:00:06.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:29:38   5758s] |  -1.006|   -1.006|-2033.466|-2033.466|    57.95%|   0:00:01.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:31:02   5842s] |  -1.006|   -1.006|-2032.780|-2032.780|    58.02%|   0:01:24.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:31:33   5873s] |  -1.007|   -1.007|-2031.905|-2031.905|    58.07%|   0:00:31.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:31:34   5874s] |  -1.007|   -1.007|-2031.881|-2031.881|    58.08%|   0:00:01.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:31:34   5874s] |  -1.007|   -1.007|-2031.843|-2031.843|    58.08%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:31:36   5876s] |  -1.007|   -1.007|-2031.429|-2031.429|    58.11%|   0:00:02.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:31:36   5876s] |  -1.007|   -1.007|-2031.327|-2031.327|    58.13%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:31:36   5876s] |  -1.007|   -1.007|-2031.327|-2031.327|    58.13%|   0:00:00.0| 2192.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:31:36   5876s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 00:31:36   5876s] 
[03/15 00:31:36   5876s] *** Finish Core Optimize Step (cpu=0:32:13 real=0:32:10 mem=2192.0M) ***
[03/15 00:31:37   5876s] Active Path Group: default 
[03/15 00:31:37   5877s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 00:31:37   5877s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 00:31:37   5877s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 00:31:37   5877s] |   0.000|   -1.007|   0.000|-2031.327|    58.13%|   0:00:00.0| 2192.0M|   WC_VIEW|  default| kmem_instance/Q_reg_42_/D                          |
[03/15 00:31:37   5877s] |   0.004|   -1.007|   0.000|-2031.327|    58.13%|   0:00:00.0| 2249.2M|   WC_VIEW|  default| out[9]                                             |
[03/15 00:31:38   5878s] |   0.012|   -1.007|   0.000|-2031.327|    58.13%|   0:00:01.0| 2249.2M|   WC_VIEW|  default| out[152]                                           |
[03/15 00:31:40   5880s] |   0.017|   -1.007|   0.000|-2031.278|    58.14%|   0:00:02.0| 2249.2M|   WC_VIEW|  default| out[83]                                            |
[03/15 00:31:40   5880s] |   0.017|   -1.007|   0.000|-2031.278|    58.14%|   0:00:00.0| 2249.2M|   WC_VIEW|  default| out[83]                                            |
[03/15 00:31:40   5880s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 00:31:40   5880s] 
[03/15 00:31:40   5880s] *** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=2249.2M) ***
[03/15 00:31:40   5880s] 
[03/15 00:31:40   5880s] *** Finished Optimize Step Cumulative (cpu=0:32:16 real=0:32:14 mem=2249.2M) ***
[03/15 00:31:40   5880s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-1.007|-2031.278|
|HEPG      |-1.007|-2031.278|
|All Paths |-1.007|-2031.278|
+----------+------+---------+

[03/15 00:31:40   5880s] ** GigaOpt Optimizer WNS Slack -1.007 TNS Slack -2031.278 Density 58.14
[03/15 00:31:40   5880s] Placement Snapshot: Density distribution:
[03/15 00:31:40   5880s] [1.00 -  +++]: 295 (24.08%)
[03/15 00:31:40   5880s] [0.95 - 1.00]: 9 (0.73%)
[03/15 00:31:40   5880s] [0.90 - 0.95]: 8 (0.65%)
[03/15 00:31:40   5880s] [0.85 - 0.90]: 7 (0.57%)
[03/15 00:31:40   5880s] [0.80 - 0.85]: 7 (0.57%)
[03/15 00:31:40   5880s] [0.75 - 0.80]: 3 (0.24%)
[03/15 00:31:40   5880s] [0.70 - 0.75]: 8 (0.65%)
[03/15 00:31:40   5880s] [0.65 - 0.70]: 5 (0.41%)
[03/15 00:31:40   5880s] [0.60 - 0.65]: 15 (1.22%)
[03/15 00:31:40   5880s] [0.55 - 0.60]: 16 (1.31%)
[03/15 00:31:40   5880s] [0.50 - 0.55]: 17 (1.39%)
[03/15 00:31:40   5880s] [0.45 - 0.50]: 22 (1.80%)
[03/15 00:31:40   5880s] [0.40 - 0.45]: 32 (2.61%)
[03/15 00:31:40   5880s] [0.35 - 0.40]: 83 (6.78%)
[03/15 00:31:40   5880s] [0.30 - 0.35]: 129 (10.53%)
[03/15 00:31:40   5880s] [0.25 - 0.30]: 157 (12.82%)
[03/15 00:31:40   5880s] [0.20 - 0.25]: 78 (6.37%)
[03/15 00:31:40   5880s] [0.15 - 0.20]: 124 (10.12%)
[03/15 00:31:40   5880s] [0.10 - 0.15]: 139 (11.35%)
[03/15 00:31:40   5880s] [0.05 - 0.10]: 55 (4.49%)
[03/15 00:31:40   5880s] [0.00 - 0.05]: 16 (1.31%)
[03/15 00:31:40   5880s] Begin: Area Reclaim Optimization
[03/15 00:31:40   5880s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:38:00.6/1:53:46.4 (0.9), mem = 2249.2M
[03/15 00:31:41   5881s] (I,S,L,T): WC_VIEW: 141.28, 54.9507, 2.29134, 198.522
[03/15 00:31:42   5882s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2249.2M
[03/15 00:31:42   5882s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2249.2M
[03/15 00:31:42   5882s] Reclaim Optimization WNS Slack -1.007  TNS Slack -2031.278 Density 58.14
[03/15 00:31:42   5882s] +----------+---------+--------+---------+------------+--------+
[03/15 00:31:42   5882s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 00:31:42   5882s] +----------+---------+--------+---------+------------+--------+
[03/15 00:31:42   5882s] |    58.14%|        -|  -1.007|-2031.278|   0:00:00.0| 2249.2M|
[03/15 00:31:42   5882s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 00:31:46   5886s] |    58.11%|       63|  -1.007|-2031.709|   0:00:04.0| 2249.2M|
[03/15 00:32:00   5900s] |    57.88%|     1027|  -1.006|-2031.666|   0:00:14.0| 2249.2M|
[03/15 00:32:01   5901s] |    57.88%|        7|  -1.006|-2031.671|   0:00:01.0| 2249.2M|
[03/15 00:32:01   5901s] |    57.88%|        0|  -1.006|-2031.671|   0:00:00.0| 2249.2M|
[03/15 00:32:01   5901s] +----------+---------+--------+---------+------------+--------+
[03/15 00:32:01   5901s] Reclaim Optimization End WNS Slack -1.006  TNS Slack -2031.671 Density 57.88
[03/15 00:32:01   5901s] 
[03/15 00:32:01   5901s] ** Summary: Restruct = 0 Buffer Deletion = 23 Declone = 42 Resize = 783 **
[03/15 00:32:01   5901s] --------------------------------------------------------------
[03/15 00:32:01   5901s] |                                   | Total     | Sequential |
[03/15 00:32:01   5901s] --------------------------------------------------------------
[03/15 00:32:01   5901s] | Num insts resized                 |     776  |       0    |
[03/15 00:32:01   5901s] | Num insts undone                  |     251  |       0    |
[03/15 00:32:01   5901s] | Num insts Downsized               |     776  |       0    |
[03/15 00:32:01   5901s] | Num insts Samesized               |       0  |       0    |
[03/15 00:32:01   5901s] | Num insts Upsized                 |       0  |       0    |
[03/15 00:32:01   5901s] | Num multiple commits+uncommits    |       7  |       -    |
[03/15 00:32:01   5901s] --------------------------------------------------------------
[03/15 00:32:01   5901s] **** Begin NDR-Layer Usage Statistics ****
[03/15 00:32:01   5901s] Layer 7 has 691 constrained nets 
[03/15 00:32:01   5901s] **** End NDR-Layer Usage Statistics ****
[03/15 00:32:01   5901s] End: Core Area Reclaim Optimization (cpu = 0:00:21.0) (real = 0:00:21.0) **
[03/15 00:32:01   5901s] (I,S,L,T): WC_VIEW: 140.906, 54.6949, 2.27456, 197.875
[03/15 00:32:01   5901s] *** AreaOpt [finish] : cpu/real = 0:00:21.3/0:00:21.2 (1.0), totSession cpu/real = 1:38:21.9/1:54:07.6 (0.9), mem = 2249.2M
[03/15 00:32:01   5901s] 
[03/15 00:32:01   5901s] =============================================================================================
[03/15 00:32:01   5901s]  Step TAT Report for AreaOpt #4
[03/15 00:32:01   5901s] =============================================================================================
[03/15 00:32:01   5901s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 00:32:01   5901s] ---------------------------------------------------------------------------------------------
[03/15 00:32:01   5901s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 00:32:01   5901s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 00:32:01   5901s] [ OptSingleIteration     ]      4   0:00:00.5  (   2.3 % )     0:00:18.1 /  0:00:18.2    1.0
[03/15 00:32:01   5901s] [ OptGetWeight           ]    182   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/15 00:32:01   5901s] [ OptEval                ]    182   0:00:11.9  (  56.0 % )     0:00:11.9 /  0:00:11.9    1.0
[03/15 00:32:01   5901s] [ OptCommit              ]    182   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.2    0.8
[03/15 00:32:01   5901s] [ IncrTimingUpdate       ]     96   0:00:03.1  (  14.5 % )     0:00:03.1 /  0:00:03.1    1.0
[03/15 00:32:01   5901s] [ PostCommitDelayUpdate  ]    214   0:00:00.6  (   2.7 % )     0:00:02.4 /  0:00:02.4    1.0
[03/15 00:32:01   5901s] [ IncrDelayCalc          ]    311   0:00:01.8  (   8.5 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 00:32:01   5901s] [ MISC                   ]          0:00:02.7  (  12.9 % )     0:00:02.7 /  0:00:02.7    1.0
[03/15 00:32:01   5901s] ---------------------------------------------------------------------------------------------
[03/15 00:32:01   5901s]  AreaOpt #4 TOTAL                   0:00:21.2  ( 100.0 % )     0:00:21.2 /  0:00:21.3    1.0
[03/15 00:32:01   5901s] ---------------------------------------------------------------------------------------------
[03/15 00:32:01   5901s] 
[03/15 00:32:01   5901s] End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=2153.24M, totSessionCpu=1:38:22).
[03/15 00:32:01   5901s] Placement Snapshot: Density distribution:
[03/15 00:32:01   5901s] [1.00 -  +++]: 295 (24.08%)
[03/15 00:32:01   5901s] [0.95 - 1.00]: 9 (0.73%)
[03/15 00:32:01   5901s] [0.90 - 0.95]: 8 (0.65%)
[03/15 00:32:01   5901s] [0.85 - 0.90]: 7 (0.57%)
[03/15 00:32:01   5901s] [0.80 - 0.85]: 7 (0.57%)
[03/15 00:32:01   5901s] [0.75 - 0.80]: 4 (0.33%)
[03/15 00:32:01   5901s] [0.70 - 0.75]: 7 (0.57%)
[03/15 00:32:01   5901s] [0.65 - 0.70]: 6 (0.49%)
[03/15 00:32:01   5901s] [0.60 - 0.65]: 15 (1.22%)
[03/15 00:32:01   5901s] [0.55 - 0.60]: 16 (1.31%)
[03/15 00:32:01   5901s] [0.50 - 0.55]: 16 (1.31%)
[03/15 00:32:01   5901s] [0.45 - 0.50]: 23 (1.88%)
[03/15 00:32:01   5901s] [0.40 - 0.45]: 33 (2.69%)
[03/15 00:32:01   5901s] [0.35 - 0.40]: 84 (6.86%)
[03/15 00:32:01   5901s] [0.30 - 0.35]: 130 (10.61%)
[03/15 00:32:01   5901s] [0.25 - 0.30]: 162 (13.22%)
[03/15 00:32:01   5901s] [0.20 - 0.25]: 80 (6.53%)
[03/15 00:32:01   5901s] [0.15 - 0.20]: 130 (10.61%)
[03/15 00:32:01   5901s] [0.10 - 0.15]: 135 (11.02%)
[03/15 00:32:01   5901s] [0.05 - 0.10]: 48 (3.92%)
[03/15 00:32:01   5901s] [0.00 - 0.05]: 10 (0.82%)
[03/15 00:32:01   5901s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.3
[03/15 00:32:02   5902s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.112, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:       Starting CMU at level 4, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.113, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.170, REAL:0.169, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:0.169, MEM:2153.2M
[03/15 00:32:02   5902s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.5
[03/15 00:32:02   5902s] OPERPROF: Starting RefinePlace at level 1, MEM:2153.2M
[03/15 00:32:02   5902s] *** Starting refinePlace (1:38:22 mem=2153.2M) ***
[03/15 00:32:02   5902s] Total net bbox length = 9.258e+05 (4.910e+05 4.348e+05) (ext = 4.220e+04)
[03/15 00:32:02   5902s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 00:32:02   5902s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 00:32:02   5902s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.026, MEM:2153.2M
[03/15 00:32:02   5902s] default core: bins with density > 0.750 = 45.80 % ( 561 / 1225 )
[03/15 00:32:02   5902s] Density distribution unevenness ratio = 26.883%
[03/15 00:32:02   5902s] RPlace IncrNP: Rollback Lev = -3
[03/15 00:32:02   5902s] RPlace: Density =1.076667, incremental np is triggered.
[03/15 00:32:02   5902s] OPERPROF:     Starting spMPad at level 3, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:       Starting spContextMPad at level 4, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2153.2M
[03/15 00:32:02   5902s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.007, MEM:2153.2M
[03/15 00:32:02   5902s] nrCritNet: 1.94% ( 935 / 48110 ) cutoffSlk: -1019.8ps stdDelay: 14.5ps
[03/15 00:32:02   5902s] OPERPROF:     Starting npMain at level 3, MEM:2153.2M
[03/15 00:32:02   5902s] incrNP th 1.000, 0.100
[03/15 00:32:03   5903s] limitMaxMove 0, priorityInstMaxMove -1
[03/15 00:32:03   5903s] SP #FI/SF FL/PI 0/25483 0/0
[03/15 00:32:03   5903s] OPERPROF:       Starting npPlace at level 4, MEM:2175.3M
[03/15 00:32:03   5903s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 00:32:03   5903s] No instances found in the vector
[03/15 00:32:03   5903s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2280.3M, DRC: 0)
[03/15 00:32:03   5903s] 0 (out of 0) MH cells were successfully legalized.
[03/15 00:32:06   5906s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 00:32:06   5906s] No instances found in the vector
[03/15 00:32:06   5906s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2295.6M, DRC: 0)
[03/15 00:32:06   5906s] 0 (out of 0) MH cells were successfully legalized.
[03/15 00:32:10   5909s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 00:32:10   5909s] No instances found in the vector
[03/15 00:32:10   5909s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2296.6M, DRC: 0)
[03/15 00:32:10   5909s] 0 (out of 0) MH cells were successfully legalized.
[03/15 00:32:13   5913s] OPERPROF:       Finished npPlace at level 4, CPU:10.330, REAL:10.327, MEM:2299.7M
[03/15 00:32:13   5913s] OPERPROF:     Finished npMain at level 3, CPU:11.040, REAL:11.032, MEM:2299.7M
[03/15 00:32:13   5913s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2299.7M
[03/15 00:32:13   5913s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.025, MEM:2299.7M
[03/15 00:32:13   5913s] default core: bins with density > 0.750 = 46.86 % ( 574 / 1225 )
[03/15 00:32:13   5913s] Density distribution unevenness ratio = 26.598%
[03/15 00:32:13   5913s] RPlace postIncrNP: Density = 1.076667 -> 0.992222.
[03/15 00:32:13   5913s] RPlace postIncrNP Info: Density distribution changes:
[03/15 00:32:13   5913s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 00:32:13   5913s] [1.05 - 1.10] :	 3 (0.24%) -> 0 (0.00%)
[03/15 00:32:13   5913s] [1.00 - 1.05] :	 9 (0.73%) -> 0 (0.00%)
[03/15 00:32:13   5913s] [0.95 - 1.00] :	 46 (3.76%) -> 13 (1.06%)
[03/15 00:32:13   5913s] [0.90 - 0.95] :	 137 (11.18%) -> 123 (10.04%)
[03/15 00:32:13   5913s] [0.85 - 0.90] :	 125 (10.20%) -> 182 (14.86%)
[03/15 00:32:13   5913s] [0.80 - 0.85] :	 83 (6.78%) -> 107 (8.73%)
[03/15 00:32:13   5913s] [CPU] RefinePlace/IncrNP (cpu=0:00:11.4, real=0:00:11.0, mem=2299.7MB) @(1:38:22 - 1:38:34).
[03/15 00:32:13   5913s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:11.410, REAL:11.406, MEM:2299.7M
[03/15 00:32:13   5913s] Move report: incrNP moves 18154 insts, mean move: 3.38 um, max move: 38.00 um
[03/15 00:32:13   5913s] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6578_0): (440.40, 578.80) --> (456.80, 600.40)
[03/15 00:32:13   5913s] Move report: Timing Driven Placement moves 18154 insts, mean move: 3.38 um, max move: 38.00 um
[03/15 00:32:13   5913s] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6578_0): (440.40, 578.80) --> (456.80, 600.40)
[03/15 00:32:13   5913s] 	Runtime: CPU: 0:00:11.4 REAL: 0:00:11.0 MEM: 2299.7MB
[03/15 00:32:13   5913s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2299.7M
[03/15 00:32:13   5913s] Starting refinePlace ...
[03/15 00:32:14   5914s] ** Cut row section cpu time 0:00:00.0.
[03/15 00:32:14   5914s]    Spread Effort: high, pre-route mode, useDDP on.
[03/15 00:32:15   5915s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:02.0, mem=2299.7MB) @(1:38:34 - 1:38:35).
[03/15 00:32:15   5915s] Move report: preRPlace moves 8820 insts, mean move: 0.60 um, max move: 6.00 um
[03/15 00:32:15   5915s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7156_0): (483.80, 134.20) --> (488.00, 132.40)
[03/15 00:32:15   5915s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/15 00:32:15   5915s] Move report: Detail placement moves 8820 insts, mean move: 0.60 um, max move: 6.00 um
[03/15 00:32:15   5915s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7156_0): (483.80, 134.20) --> (488.00, 132.40)
[03/15 00:32:15   5915s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2299.7MB
[03/15 00:32:15   5915s] Statistics of distance of Instance movement in refine placement:
[03/15 00:32:15   5915s]   maximum (X+Y) =        38.00 um
[03/15 00:32:15   5915s]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6578_0) with max move: (440.4, 578.8) -> (456.8, 600.4)
[03/15 00:32:15   5915s]   mean    (X+Y) =         3.06 um
[03/15 00:32:15   5915s] Total instances flipped for legalization: 114
[03/15 00:32:15   5915s] Summary Report:
[03/15 00:32:15   5915s] Instances move: 21053 (out of 44001 movable)
[03/15 00:32:15   5915s] Instances flipped: 114
[03/15 00:32:15   5915s] Mean displacement: 3.06 um
[03/15 00:32:15   5915s] Max displacement: 38.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6578_0) (440.4, 578.8) -> (456.8, 600.4)
[03/15 00:32:15   5915s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 00:32:15   5915s] Total instances moved : 21053
[03/15 00:32:15   5915s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.220, REAL:1.227, MEM:2299.7M
[03/15 00:32:15   5915s] Total net bbox length = 9.333e+05 (4.984e+05 4.349e+05) (ext = 4.220e+04)
[03/15 00:32:15   5915s] Runtime: CPU: 0:00:12.8 REAL: 0:00:13.0 MEM: 2299.7MB
[03/15 00:32:15   5915s] [CPU] RefinePlace/total (cpu=0:00:12.8, real=0:00:13.0, mem=2299.7MB) @(1:38:22 - 1:38:35).
[03/15 00:32:15   5915s] *** Finished refinePlace (1:38:35 mem=2299.7M) ***
[03/15 00:32:15   5915s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.5
[03/15 00:32:15   5915s] OPERPROF: Finished RefinePlace at level 1, CPU:12.780, REAL:12.776, MEM:2299.7M
[03/15 00:32:15   5915s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2299.7M
[03/15 00:32:15   5915s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.106, MEM:2299.7M
[03/15 00:32:15   5915s] Finished re-routing un-routed nets (0:00:00.1 2299.7M)
[03/15 00:32:15   5915s] 
[03/15 00:32:15   5915s] OPERPROF: Starting DPlace-Init at level 1, MEM:2299.7M
[03/15 00:32:15   5915s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2299.7M
[03/15 00:32:16   5916s] OPERPROF:     Starting CMU at level 3, MEM:2299.7M
[03/15 00:32:16   5916s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2299.7M
[03/15 00:32:16   5916s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:2299.7M
[03/15 00:32:16   5916s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.161, MEM:2299.7M
[03/15 00:32:16   5916s] 
[03/15 00:32:16   5916s] Density : 0.5788
[03/15 00:32:16   5916s] Max route overflow : 0.0000
[03/15 00:32:16   5916s] 
[03/15 00:32:16   5916s] 
[03/15 00:32:16   5916s] *** Finish Physical Update (cpu=0:00:14.4 real=0:00:15.0 mem=2299.7M) ***
[03/15 00:32:16   5916s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.3
[03/15 00:32:16   5916s] ** GigaOpt Optimizer WNS Slack -1.046 TNS Slack -2047.763 Density 57.88
[03/15 00:32:16   5916s] Skipped Place ECO bump recovery (WNS opt)
[03/15 00:32:16   5916s] Optimizer WNS Pass 2
[03/15 00:32:16   5916s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.002|    0.000|
|reg2reg   |-1.046|-2047.763|
|HEPG      |-1.046|-2047.763|
|All Paths |-1.046|-2047.763|
+----------+------+---------+

[03/15 00:32:16   5916s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2299.7M
[03/15 00:32:16   5916s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2299.7M
[03/15 00:32:17   5916s] Active Path Group: reg2reg  
[03/15 00:32:17   5917s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 00:32:17   5917s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 00:32:17   5917s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 00:32:17   5917s] |  -1.046|   -1.046|-2047.763|-2047.763|    57.88%|   0:00:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/15 00:32:17   5917s] |  -1.033|   -1.033|-2035.548|-2035.548|    57.88%|   0:00:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 00:32:17   5917s] |  -1.008|   -1.008|-2033.677|-2033.677|    57.88%|   0:00:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:33:17   5977s] |  -1.008|   -1.008|-2033.559|-2033.559|    57.88%|   0:01:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:33:25   5985s] |  -1.006|   -1.006|-2032.866|-2032.866|    57.88%|   0:00:08.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/15 00:35:58   6138s] |  -1.006|   -1.006|-2032.363|-2032.363|    57.89%|   0:02:33.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/15 00:36:06   6146s] |  -1.006|   -1.006|-2032.126|-2032.126|    57.89%|   0:00:08.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/15 00:36:07   6147s] |  -1.007|   -1.007|-2030.897|-2030.897|    57.95%|   0:00:01.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 00:38:42   6303s] |  -1.008|   -1.008|-2030.853|-2030.853|    58.04%|   0:02:35.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/15 00:39:12   6332s] |  -1.005|   -1.005|-2029.917|-2029.917|    58.11%|   0:00:30.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 00:41:05   6446s] |  -1.005|   -1.005|-2029.259|-2029.259|    58.10%|   0:01:53.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 00:41:06   6447s] |  -1.005|   -1.005|-2029.224|-2029.224|    58.10%|   0:00:01.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 00:41:08   6448s] |  -1.001|   -1.001|-2027.863|-2027.863|    58.16%|   0:00:02.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
[03/15 00:48:07   6868s] |  -1.001|   -1.001|-2026.079|-2026.079|    58.16%|   0:06:59.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
[03/15 00:48:38   6899s] |  -1.001|   -1.001|-2025.848|-2025.848|    58.17%|   0:00:31.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
[03/15 00:48:39   6900s] |  -1.001|   -1.001|-2025.594|-2025.594|    58.17%|   0:00:01.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
[03/15 00:48:43   6904s] |  -1.001|   -1.001|-2024.085|-2024.085|    58.29%|   0:00:04.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:48:51   6912s] |  -1.001|   -1.001|-2022.837|-2022.837|    58.33%|   0:00:08.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_17_/D  |
[03/15 00:48:52   6913s] |  -0.997|   -0.997|-2022.727|-2022.727|    58.33%|   0:00:01.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 00:53:47   7208s] |  -0.997|   -0.997|-2022.378|-2022.378|    58.34%|   0:04:55.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 00:54:20   7241s] |  -0.996|   -0.996|-2021.916|-2021.916|    58.52%|   0:00:33.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 00:55:43   7325s] |  -0.996|   -0.996|-2021.159|-2021.159|    58.52%|   0:01:23.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 00:55:55   7336s] |  -0.996|   -0.996|-2021.036|-2021.036|    58.52%|   0:00:12.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 00:55:57   7339s] |  -0.996|   -0.996|-2019.448|-2019.448|    58.62%|   0:00:02.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 00:56:12   7353s] |  -0.995|   -0.995|-2018.917|-2018.917|    58.66%|   0:00:15.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:58:35   7497s] |  -0.994|   -0.994|-2018.194|-2018.194|    58.65%|   0:02:23.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:59:07   7529s] |  -0.994|   -0.994|-2017.706|-2017.706|    58.65%|   0:00:32.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:59:11   7533s] |  -0.994|   -0.994|-2017.022|-2017.022|    58.72%|   0:00:04.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 00:59:18   7539s] |  -0.994|   -0.994|-2016.807|-2016.807|    58.76%|   0:00:07.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 00:59:18   7540s] |  -0.994|   -0.994|-2016.513|-2016.513|    58.76%|   0:00:00.0| 2299.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 01:00:03   7585s] |  -0.994|   -0.994|-2016.172|-2016.172|    58.76%|   0:00:45.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 01:01:52   7694s] |  -0.994|   -0.994|-2016.075|-2016.075|    58.85%|   0:01:49.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 01:02:22   7724s] |  -0.992|   -0.992|-2015.794|-2015.794|    58.90%|   0:00:30.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 01:02:30   7732s] |  -0.992|   -0.992|-2014.545|-2014.545|    58.90%|   0:00:08.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 01:02:32   7734s] |  -0.992|   -0.992|-2014.479|-2014.479|    58.97%|   0:00:02.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 01:02:34   7736s] |  -0.991|   -0.991|-2014.076|-2014.076|    59.01%|   0:00:02.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 01:02:42   7744s] |  -0.991|   -0.991|-2013.759|-2013.759|    59.01%|   0:00:08.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 01:02:43   7745s] |  -0.991|   -0.991|-2013.619|-2013.619|    59.04%|   0:00:01.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 01:02:44   7746s] |  -0.991|   -0.991|-2012.957|-2012.957|    59.05%|   0:00:01.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 01:02:51   7753s] |  -0.992|   -0.992|-2012.532|-2012.532|    59.16%|   0:00:07.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:02:53   7755s] |  -0.992|   -0.992|-2012.232|-2012.232|    59.20%|   0:00:02.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:02:53   7755s] Starting generalSmallTnsOpt
[03/15 01:02:53   7755s] Ending generalSmallTnsOpt End
[03/15 01:02:54   7756s] Analyzing useful skew in preCTS mode ...
[03/15 01:02:54   7756s] The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.515279)
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_84_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_118_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_77_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_84_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_93_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_97_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_111_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_126_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_110_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_109_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_94_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_92_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_/CP
[03/15 01:02:54   7756s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_/CP
[03/15 01:02:54   7756s]  ** Useful skew failure reasons **
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:02:54   7756s] Finish useful skew analysis
[03/15 01:04:06   7828s] |  -0.986|   -0.986|-2006.081|-2012.080|    59.21%|   0:01:13.0| 2289.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:04:08   7830s] |  -0.986|   -0.986|-2005.785|-2011.784|    59.21%|   0:00:02.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:04:08   7830s] |  -0.986|   -0.986|-2005.777|-2011.776|    59.21%|   0:00:00.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:04:12   7834s] |  -0.986|   -0.986|-2004.683|-2010.682|    59.37%|   0:00:04.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:04:28   7850s] |  -0.985|   -0.985|-2004.073|-2010.072|    59.44%|   0:00:16.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/15 01:04:49   7871s] |  -0.985|   -0.985|-2003.719|-2009.718|    59.45%|   0:00:21.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:05:00   7883s] |  -0.984|   -0.984|-2002.777|-2008.776|    59.45%|   0:00:11.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:05:36   7918s] |  -0.984|   -0.984|-2002.575|-2008.574|    59.45%|   0:00:36.0| 2254.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:05:40   7923s] |  -0.983|   -0.983|-2002.157|-2008.156|    59.54%|   0:00:04.0| 2256.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/15 01:06:26   7968s] |  -0.983|   -0.983|-2001.882|-2007.881|    59.54%|   0:00:46.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:06:36   7978s] |  -0.983|   -0.983|-2001.765|-2007.764|    59.54%|   0:00:10.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:06:38   7980s] |  -0.985|   -0.985|-2001.625|-2007.624|    59.60%|   0:00:02.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:06:39   7981s] |  -0.983|   -0.983|-2001.153|-2007.152|    59.60%|   0:00:01.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:06:47   7989s] |  -0.983|   -0.983|-2000.338|-2006.337|    59.63%|   0:00:08.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:06:48   7990s] |  -0.983|   -0.983|-2000.222|-2006.221|    59.63%|   0:00:01.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:06:53   7996s] |  -0.983|   -0.983|-1999.990|-2005.989|    59.73%|   0:00:05.0| 2259.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:06:55   7998s] Starting generalSmallTnsOpt
[03/15 01:06:56   7998s] Ending generalSmallTnsOpt End
[03/15 01:06:56   7998s] Analyzing useful skew in preCTS mode ...
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_92_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_99_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_110_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_125_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_/CP
[03/15 01:06:56   7998s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_75_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_122_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_126_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_92_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_107_/CP
[03/15 01:06:56   7999s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/15 01:06:56   7999s]  ** Useful skew failure reasons **
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:56   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s]  ** Useful skew failure reasons **
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s]  ** Useful skew failure reasons **
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:06:57   7999s] Finish useful skew analysis
[03/15 01:08:52   8114s] |  -0.979|   -0.979|-1997.473|-2008.718|    59.76%|   0:01:59.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:08:53   8116s] |  -0.979|   -0.979|-1997.361|-2008.607|    59.76%|   0:00:01.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:08:58   8120s] |  -0.979|   -0.979|-1996.580|-2007.826|    59.92%|   0:00:05.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:09:00   8122s] |  -0.978|   -0.978|-1995.089|-2006.335|    59.98%|   0:00:02.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:09:35   8157s] |  -0.978|   -0.978|-1993.991|-2005.237|    59.98%|   0:00:35.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:09:37   8160s] |  -0.978|   -0.978|-1993.472|-2004.718|    60.04%|   0:00:02.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:09:45   8168s] |  -0.978|   -0.978|-1993.022|-2004.267|    60.08%|   0:00:08.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:09:49   8172s] |  -0.978|   -0.978|-1992.503|-2003.749|    60.12%|   0:00:04.0| 2277.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:09:51   8174s] Starting generalSmallTnsOpt
[03/15 01:09:51   8174s] Ending generalSmallTnsOpt End
[03/15 01:09:52   8174s] Analyzing useful skew in preCTS mode ...
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_126_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_105_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_76_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_100_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_101_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_122_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_99_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_102_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_110_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_124_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_123_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_100_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_99_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_122_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_122_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_109_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_102_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_98_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_77_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_117_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_/CP
[03/15 01:09:52   8174s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/15 01:09:52   8174s]  ** Useful skew failure reasons **
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8174s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s]  ** Useful skew failure reasons **
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s]  ** Useful skew failure reasons **
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:09:52   8175s] Finish useful skew analysis
[03/15 01:11:06   8248s] |  -0.975|   -0.975|-1990.108|-2008.024|    60.15%|   0:01:17.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:11:09   8252s] |  -0.975|   -0.975|-1989.884|-2007.799|    60.15%|   0:00:03.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:11:15   8257s] |  -0.975|   -0.975|-1989.149|-2007.065|    60.30%|   0:00:06.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:11:18   8260s] |  -0.974|   -0.974|-1988.754|-2006.670|    60.36%|   0:00:03.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/15 01:11:47   8289s] |  -0.974|   -0.974|-1988.174|-2006.089|    60.35%|   0:00:29.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/15 01:11:49   8292s] |  -0.973|   -0.973|-1987.677|-2005.593|    60.41%|   0:00:02.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:11:59   8302s] |  -0.973|   -0.973|-1986.585|-2004.500|    60.46%|   0:00:10.0| 2282.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:12:16   8319s] |  -0.973|   -0.973|-1986.272|-2004.187|    60.46%|   0:00:17.0| 2283.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:12:19   8322s] |  -0.973|   -0.973|-1986.035|-2003.950|    60.50%|   0:00:03.0| 2284.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:12:20   8322s] |  -0.973|   -0.973|-1985.968|-2003.884|    60.51%|   0:00:01.0| 2285.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:12:23   8326s] |  -0.973|   -0.973|-1985.929|-2003.844|    60.56%|   0:00:03.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:12:24   8326s] |  -0.973|   -0.973|-1985.905|-2003.820|    60.56%|   0:00:01.0| 2287.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:12:24   8326s] Starting generalSmallTnsOpt
[03/15 01:12:24   8326s] Ending generalSmallTnsOpt End
[03/15 01:12:24   8327s] Analyzing useful skew in preCTS mode ...
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_127_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_106_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_110_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_116_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_78_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_109_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_79_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_126_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_111_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_107_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_123_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_101_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_111_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_92_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_101_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_124_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_78_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_98_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_126_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_107_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_122_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_85_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_100_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_65_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_110_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/15 01:12:24   8327s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_/CP
[03/15 01:12:24   8327s]  ** Useful skew failure reasons **
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:24   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s]  ** Useful skew failure reasons **
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s]  ** Useful skew failure reasons **
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:12:25   8327s] Finish useful skew analysis
[03/15 01:13:45   8408s] |  -0.970|   -0.970|-1983.489|-2008.056|    60.56%|   0:01:21.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 01:13:47   8409s] |  -0.970|   -0.970|-1983.422|-2007.990|    60.56%|   0:00:02.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 01:13:53   8415s] |  -0.969|   -0.969|-1983.226|-2007.793|    60.73%|   0:00:06.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/15 01:14:01   8424s] |  -0.969|   -0.969|-1982.272|-2006.839|    60.75%|   0:00:08.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:14:51   8474s] |  -0.969|   -0.969|-1980.930|-2005.497|    60.75%|   0:00:50.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:14:52   8474s] |  -0.969|   -0.969|-1980.853|-2005.420|    60.75%|   0:00:01.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:14:54   8477s] |  -0.968|   -0.968|-1980.328|-2004.895|    60.81%|   0:00:02.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:14:57   8480s] |  -0.968|   -0.968|-1979.894|-2004.461|    60.84%|   0:00:03.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:14:58   8481s] |  -0.968|   -0.968|-1979.839|-2004.406|    60.85%|   0:00:01.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:15:03   8485s] |  -0.969|   -0.969|-1979.142|-2003.709|    60.90%|   0:00:05.0| 2296.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:15:04   8487s] Starting generalSmallTnsOpt
[03/15 01:15:05   8487s] Ending generalSmallTnsOpt End
[03/15 01:15:05   8488s] Analyzing useful skew in preCTS mode ...
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_113_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_127_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_106_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_115_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_118_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_111_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_99_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_108_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_124_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_76_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_124_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_117_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_76_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_97_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_68_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_100_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_121_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_76_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_127_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_107_/CP
[03/15 01:15:05   8488s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_84_/CP
[03/15 01:15:05   8488s]  ** Useful skew failure reasons **
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s]  ** Useful skew failure reasons **
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s]  ** Useful skew failure reasons **
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:15:05   8488s] Finish useful skew analysis
[03/15 01:16:23   8566s] |  -0.966|   -0.966|-1977.813|-2006.115|    60.94%|   0:01:20.0| 2307.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 01:16:33   8576s] |  -0.966|   -0.966|-1976.988|-2005.290|    61.04%|   0:00:10.0| 2309.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/15 01:16:38   8581s] |  -0.966|   -0.966|-1976.933|-2005.235|    61.05%|   0:00:05.0| 2309.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:16:44   8587s] |  -0.965|   -0.965|-1976.210|-2004.512|    61.12%|   0:00:06.0| 2309.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:17:07   8610s] |  -0.966|   -0.966|-1974.954|-2003.256|    61.27%|   0:00:23.0| 2314.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:17:07   8610s] Starting generalSmallTnsOpt
[03/15 01:17:07   8610s] Ending generalSmallTnsOpt End
[03/15 01:17:08   8611s] Analyzing useful skew in preCTS mode ...
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_114_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_69_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_124_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_125_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_94_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_87_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_68_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_117_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_85_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_122_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_122_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_95_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_96_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_69_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_119_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_127_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_127_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_126_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_105_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_67_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/15 01:17:08   8611s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_/CP
[03/15 01:17:08   8611s]  ** Useful skew failure reasons **
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s]  ** Useful skew failure reasons **
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s]  ** Useful skew failure reasons **
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:17:08   8611s] Finish useful skew analysis
[03/15 01:18:11   8674s] |  -0.963|   -0.963|-1972.827|-2006.520|    61.27%|   0:01:04.0| 2319.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:18:24   8687s] |  -0.963|   -0.963|-1972.811|-2006.503|    61.27%|   0:00:13.0| 2319.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:18:32   8695s] |  -0.962|   -0.962|-1972.275|-2005.967|    61.36%|   0:00:08.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:18:35   8698s] |  -0.963|   -0.963|-1971.675|-2005.367|    61.38%|   0:00:03.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:18:42   8705s] |  -0.962|   -0.962|-1971.493|-2005.186|    61.45%|   0:00:07.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:18:46   8710s] |  -0.965|   -0.965|-1971.328|-2005.020|    61.50%|   0:00:04.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:18:47   8710s] |  -0.962|   -0.962|-1970.965|-2004.657|    61.50%|   0:00:01.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:18:58   8721s] |  -0.962|   -0.962|-1970.728|-2004.421|    61.50%|   0:00:11.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:19:00   8723s] |  -0.962|   -0.962|-1970.646|-2004.339|    61.50%|   0:00:02.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:19:01   8724s] |  -0.962|   -0.962|-1970.441|-2004.133|    61.52%|   0:00:01.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:19:06   8729s] |  -0.962|   -0.962|-1970.332|-2004.025|    61.57%|   0:00:05.0| 2321.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:19:06   8729s] Starting generalSmallTnsOpt
[03/15 01:19:07   8730s] Ending generalSmallTnsOpt End
[03/15 01:19:07   8730s] Analyzing useful skew in preCTS mode ...
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_84_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_126_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_115_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_82_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_78_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_126_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_76_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_125_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_101_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_100_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_81_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_92_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_77_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_66_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_84_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_110_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_91_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_115_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_127_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_100_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/15 01:19:07   8730s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_93_/CP
[03/15 01:19:07   8730s]  ** Useful skew failure reasons **
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:07   8730s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s]  ** Useful skew failure reasons **
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s]  ** Useful skew failure reasons **
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:19:08   8731s] Finish useful skew analysis
[03/15 01:21:03   8846s] |  -0.959|   -0.959|-1968.706|-2008.420|    61.57%|   0:01:57.0| 2331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:21:08   8851s] |  -0.959|   -0.959|-1967.961|-2007.675|    61.62%|   0:00:05.0| 2331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:21:22   8866s] |  -0.960|   -0.960|-1967.484|-2007.197|    61.66%|   0:00:14.0| 2331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/15 01:21:25   8868s] |  -0.959|   -0.959|-1967.306|-2007.020|    61.66%|   0:00:03.0| 2331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:21:33   8876s] Starting generalSmallTnsOpt
[03/15 01:21:33   8876s] Ending generalSmallTnsOpt End
[03/15 01:21:34   8877s] Analyzing useful skew in preCTS mode ...
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_109_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_83_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_86_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_122_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_76_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_74_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_86_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_99_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_76_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_103_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_70_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_84_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_122_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_119_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_126_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_106_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_65_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_66_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_79_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_118_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_108_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_82_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_87_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_82_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_80_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_121_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_127_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_103_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_118_/CP
[03/15 01:21:34   8877s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/15 01:21:34   8877s]  ** Useful skew failure reasons **
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s]  ** Useful skew failure reasons **
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s]  ** Useful skew failure reasons **
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:21:34   8877s] Finish useful skew analysis
[03/15 01:22:59   8962s] |  -0.957|   -0.957|-1965.760|-2010.579|    61.71%|   0:01:34.0| 2335.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:23:04   8967s] |  -0.956|   -0.956|-1965.714|-2010.534|    61.71%|   0:00:05.0| 2335.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:23:07   8970s] |  -0.956|   -0.956|-1964.430|-2009.249|    61.76%|   0:00:03.0| 2336.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:23:15   8978s] |  -0.958|   -0.958|-1964.354|-2009.173|    61.79%|   0:00:08.0| 2337.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:23:15   8979s] |  -0.956|   -0.956|-1964.280|-2009.099|    61.79%|   0:00:00.0| 2337.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:23:25   8988s] |  -0.956|   -0.956|-1962.946|-2007.765|    61.87%|   0:00:10.0| 2339.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/15 01:23:30   8993s] |  -0.956|   -0.956|-1962.270|-2007.093|    61.95%|   0:00:05.0| 2343.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:23:30   8993s] |  -0.956|   -0.956|-1962.234|-2007.057|    61.95%|   0:00:00.0| 2343.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:23:30   8993s] Starting generalSmallTnsOpt
[03/15 01:23:30   8994s] Ending generalSmallTnsOpt End
[03/15 01:23:31   8994s] Analyzing useful skew in preCTS mode ...
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_74_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_87_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_118_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_70_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_122_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_68_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_68_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_84_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_83_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_82_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_85_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_92_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_124_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_91_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_77_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_84_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_118_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_102_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_71_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_123_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_116_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_102_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_119_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_115_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_98_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_67_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_74_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_108_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_116_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_124_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_98_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_93_/CP
[03/15 01:23:31   8994s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/15 01:23:31   8994s]  ** Useful skew failure reasons **
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s]  ** Useful skew failure reasons **
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8994s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s]  ** Useful skew failure reasons **
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:23:31   8995s] Finish useful skew analysis
[03/15 01:25:35   9118s] |  -0.953|   -0.953|-1962.994|-2015.574|    61.94%|   0:02:05.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:25:36   9119s] |  -0.953|   -0.953|-1962.755|-2015.336|    61.94%|   0:00:01.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/15 01:25:39   9122s] |  -0.956|   -0.956|-1961.750|-2014.330|    62.00%|   0:00:03.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:25:39   9123s] |  -0.953|   -0.953|-1961.632|-2014.212|    62.01%|   0:00:00.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:25:48   9132s] |  -0.953|   -0.953|-1961.043|-2013.623|    62.02%|   0:00:09.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:25:54   9137s] |  -0.953|   -0.953|-1959.708|-2012.289|    62.07%|   0:00:06.0| 2350.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:25:56   9140s] Starting generalSmallTnsOpt
[03/15 01:25:56   9140s] Ending generalSmallTnsOpt End
[03/15 01:25:57   9141s] Analyzing useful skew in preCTS mode ...
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_113_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_106_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_86_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_76_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_68_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_85_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_111_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_116_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_117_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_110_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_93_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_127_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_110_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_70_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_77_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_66_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_70_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_87_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_76_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_121_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_102_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_124_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_102_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_86_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_94_/CP
[03/15 01:25:57   9141s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_85_/CP
[03/15 01:25:57   9141s]  ** Useful skew failure reasons **
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s]  ** Useful skew failure reasons **
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s]  ** Useful skew failure reasons **
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:25:57   9141s] Finish useful skew analysis
[03/15 01:27:39   9243s] |  -0.950|   -0.950|-1958.176|-2018.501|    62.09%|   0:01:45.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 01:27:43   9247s] |  -0.950|   -0.950|-1958.173|-2018.499|    62.09%|   0:00:04.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 01:27:46   9250s] |  -0.950|   -0.950|-1957.435|-2017.761|    62.15%|   0:00:03.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:27:55   9259s] |  -0.950|   -0.950|-1956.982|-2017.307|    62.18%|   0:00:09.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:27:55   9259s] |  -0.950|   -0.950|-1956.969|-2017.295|    62.18%|   0:00:00.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:27:57   9261s] |  -0.950|   -0.950|-1956.953|-2017.279|    62.18%|   0:00:02.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:28:01   9265s] |  -0.950|   -0.950|-1956.843|-2017.168|    62.21%|   0:00:04.0| 2358.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:28:02   9266s] Starting generalSmallTnsOpt
[03/15 01:28:02   9266s] Ending generalSmallTnsOpt End
[03/15 01:28:03   9267s] Analyzing useful skew in preCTS mode ...
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_116_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_82_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_103_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_122_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_82_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_126_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_79_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_93_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_125_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_102_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_116_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_67_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_125_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_71_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_109_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_119_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_85_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_77_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_120_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_116_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_65_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_78_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_69_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_110_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_94_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_123_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_68_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_114_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_110_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_78_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_123_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_122_/CP
[03/15 01:28:03   9267s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/15 01:28:03   9267s]  ** Useful skew failure reasons **
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s]  ** Useful skew failure reasons **
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s]  ** Useful skew failure reasons **
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:28:03   9267s] Finish useful skew analysis
[03/15 01:29:19   9342s] |  -0.947|   -0.947|-1955.121|-2023.565|    62.22%|   0:01:18.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:29:19   9343s] |  -0.947|   -0.947|-1955.119|-2023.563|    62.22%|   0:00:00.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:29:24   9348s] |  -0.947|   -0.947|-1954.393|-2022.837|    62.27%|   0:00:05.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:29:25   9348s] |  -0.947|   -0.947|-1954.293|-2022.737|    62.28%|   0:00:01.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:29:25   9349s] |  -0.947|   -0.947|-1954.259|-2022.703|    62.28%|   0:00:00.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:29:29   9353s] |  -0.947|   -0.947|-1953.037|-2021.481|    62.31%|   0:00:04.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:29:30   9354s] |  -0.947|   -0.947|-1953.024|-2021.468|    62.31%|   0:00:01.0| 2363.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:29:30   9354s] Starting generalSmallTnsOpt
[03/15 01:29:30   9354s] Ending generalSmallTnsOpt End
[03/15 01:29:31   9355s] Analyzing useful skew in preCTS mode ...
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_106_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_103_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_76_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_99_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_79_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_119_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_105_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_97_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_69_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_100_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_78_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_66_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_102_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_86_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_82_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_92_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_118_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_117_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_86_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_101_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_126_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_88_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_86_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_108_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_65_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_123_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_67_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_124_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_74_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/15 01:29:31   9355s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_118_/CP
[03/15 01:29:31   9355s]  ** Useful skew failure reasons **
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s]  ** Useful skew failure reasons **
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s]  ** Useful skew failure reasons **
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:29:31   9355s] Finish useful skew analysis
[03/15 01:31:04   9447s] |  -0.945|   -0.945|-1952.420|-2027.898|    62.30%|   0:01:34.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_18_/D  |
[03/15 01:31:11   9455s] |  -0.944|   -0.944|-1952.036|-2027.514|    62.30%|   0:00:07.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:31:12   9455s] |  -0.944|   -0.944|-1951.995|-2027.473|    62.30%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:31:15   9459s] |  -0.944|   -0.944|-1950.452|-2025.930|    62.35%|   0:00:03.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:31:17   9461s] |  -0.943|   -0.943|-1949.505|-2024.982|    62.36%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:31:46   9490s] |  -0.943|   -0.943|-1948.371|-2023.849|    62.36%|   0:00:29.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:31:47   9491s] |  -0.943|   -0.943|-1948.346|-2023.824|    62.36%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:31:49   9493s] |  -0.943|   -0.943|-1947.682|-2023.159|    62.38%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:31:49   9493s] |  -0.943|   -0.943|-1947.638|-2023.116|    62.38%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:31:50   9494s] |  -0.943|   -0.943|-1947.609|-2023.087|    62.38%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:31:52   9496s] |  -0.943|   -0.943|-1947.306|-2022.784|    62.39%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:32:02   9506s] |  -0.943|   -0.943|-1945.015|-2020.493|    62.44%|   0:00:10.0| 2377.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 01:32:03   9507s] |  -0.943|   -0.943|-1945.149|-2020.627|    62.44%|   0:00:01.0| 2377.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:32:03   9507s] Starting generalSmallTnsOpt
[03/15 01:32:04   9507s] |  -0.943|   -0.943|-1944.857|-2020.334|    62.44%|   0:00:01.0| 2377.2M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 01:32:04   9507s] |        |         |         |         |          |            |        |          |         | eg_23_/Q                                           |
[03/15 01:32:04   9508s] Ending generalSmallTnsOpt End
[03/15 01:32:04   9508s] Analyzing useful skew in preCTS mode ...
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_78_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_80_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_84_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_108_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_93_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_118_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_78_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_96_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_72_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_66_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_91_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_86_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_74_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_93_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_119_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_102_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_87_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_99_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_124_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_93_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_114_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_87_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_121_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_100_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_78_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_86_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_113_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/15 01:32:04   9508s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_75_/CP
[03/15 01:32:05   9508s]  ** Useful skew failure reasons **
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9508s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s]  ** Useful skew failure reasons **
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s]  ** Useful skew failure reasons **
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:32:05   9509s] Finish useful skew analysis
[03/15 01:33:10   9574s] |  -0.939|   -0.939|-1943.048|-2024.391|    62.44%|   0:01:06.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:33:11   9575s] |  -0.940|   -0.940|-1942.727|-2024.070|    62.44%|   0:00:01.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 01:33:11   9575s] |  -0.939|   -0.939|-1942.534|-2023.877|    62.44%|   0:00:00.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:33:14   9578s] |  -0.940|   -0.940|-1941.607|-2022.950|    62.47%|   0:00:03.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:15   9579s] |  -0.939|   -0.939|-1941.404|-2022.747|    62.48%|   0:00:01.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:16   9580s] |  -0.939|   -0.939|-1941.257|-2022.600|    62.49%|   0:00:01.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:18   9582s] |  -0.939|   -0.939|-1941.091|-2022.434|    62.49%|   0:00:02.0| 2380.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:37   9601s] |  -0.939|   -0.939|-1939.209|-2020.552|    62.57%|   0:00:19.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:33:40   9605s] |  -0.939|   -0.939|-1938.795|-2020.138|    62.57%|   0:00:03.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:46   9610s] |  -0.939|   -0.939|-1937.235|-2018.579|    62.57%|   0:00:06.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:48   9612s] |  -0.939|   -0.939|-1937.154|-2018.497|    62.58%|   0:00:02.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:53   9617s] |  -0.939|   -0.939|-1936.463|-2017.806|    62.58%|   0:00:05.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:54   9618s] |  -0.939|   -0.939|-1936.304|-2017.647|    62.58%|   0:00:01.0| 2382.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:33:54   9618s] Starting generalSmallTnsOpt
[03/15 01:33:54   9619s] |  -0.939|   -0.939|-1936.301|-2017.645|    62.58%|   0:00:00.0| 2382.7M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 01:33:54   9619s] |        |         |         |         |          |            |        |          |         | _reg_69_/Q                                         |
[03/15 01:33:55   9619s] Ending generalSmallTnsOpt End
[03/15 01:33:55   9619s] Analyzing useful skew in preCTS mode ...
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_114_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_113_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_74_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_126_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_117_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_94_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_95_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_97_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_89_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_103_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_66_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_77_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_86_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_68_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_78_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_82_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_108_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_119_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_83_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_71_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_79_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_86_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_79_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_83_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_103_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/15 01:33:55   9619s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_74_/CP
[03/15 01:33:55   9619s]  ** Useful skew failure reasons **
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9619s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s]  ** Useful skew failure reasons **
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:55   9620s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s]  ** Useful skew failure reasons **
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:33:56   9620s] Finish useful skew analysis
[03/15 01:35:04   9688s] |  -0.936|   -0.936|-1932.830|-2020.284|    62.58%|   0:01:10.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:35:05   9689s] |  -0.936|   -0.936|-1932.805|-2020.259|    62.58%|   0:00:01.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:35:09   9693s] |  -0.936|   -0.936|-1931.662|-2019.116|    62.60%|   0:00:04.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:35:19   9703s] |  -0.936|   -0.936|-1931.250|-2018.703|    62.61%|   0:00:10.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:35:20   9704s] |  -0.936|   -0.936|-1931.237|-2018.691|    62.61%|   0:00:01.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:35:30   9714s] |  -0.936|   -0.936|-1930.939|-2018.393|    62.62%|   0:00:10.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:35:33   9717s] |  -0.936|   -0.936|-1930.495|-2017.948|    62.63%|   0:00:03.0| 2386.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:35:34   9718s] Starting generalSmallTnsOpt
[03/15 01:35:34   9719s] Ending generalSmallTnsOpt End
[03/15 01:35:35   9719s] Analyzing useful skew in preCTS mode ...
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_119_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_91_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_94_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_65_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_118_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_88_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_95_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_127_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_97_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_124_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_94_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_79_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_100_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_92_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_87_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_118_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_92_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_87_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_103_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_88_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_108_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_118_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_124_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_108_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_116_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_81_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_108_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_66_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_85_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_70_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_76_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_105_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_124_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_71_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_89_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_87_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_84_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_81_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_102_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_86_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_64_/CP
[03/15 01:35:35   9719s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_95_/CP
[03/15 01:35:35   9719s]  ** Useful skew failure reasons **
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9719s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s]  ** Useful skew failure reasons **
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s]  ** Useful skew failure reasons **
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:35:35   9720s] Finish useful skew analysis
[03/15 01:36:52   9797s] |  -0.932|   -0.932|-1928.491|-2022.314|    62.63%|   0:01:19.0| 2392.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:36:55   9799s] |  -0.932|   -0.932|-1928.376|-2022.199|    62.63%|   0:00:03.0| 2392.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:36:59   9803s] |  -0.931|   -0.931|-1927.811|-2021.634|    62.67%|   0:00:04.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:37:14   9818s] |  -0.931|   -0.931|-1927.697|-2021.519|    62.70%|   0:00:15.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:37:14   9818s] |  -0.931|   -0.931|-1927.685|-2021.508|    62.70%|   0:00:00.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:37:15   9819s] |  -0.931|   -0.931|-1927.636|-2021.459|    62.70%|   0:00:01.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:37:16   9820s] |  -0.931|   -0.931|-1927.627|-2021.450|    62.70%|   0:00:01.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:37:25   9830s] |  -0.931|   -0.931|-1927.251|-2021.074|    62.72%|   0:00:09.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:37:28   9833s] |  -0.931|   -0.931|-1927.178|-2021.000|    62.74%|   0:00:03.0| 2389.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:37:29   9833s] Starting generalSmallTnsOpt
[03/15 01:37:30   9834s] Ending generalSmallTnsOpt End
[03/15 01:37:30   9835s] Analyzing useful skew in preCTS mode ...
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_86_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_125_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_109_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_79_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_78_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_87_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_106_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_72_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_92_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_94_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_108_/CP
[03/15 01:37:30   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_96_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_96_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_93_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_87_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_66_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_76_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_86_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_107_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_94_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_67_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_78_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_107_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_95_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_78_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_90_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_90_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_97_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_75_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_96_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_80_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_74_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_99_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_98_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_107_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_82_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_124_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_73_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/15 01:37:31   9835s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/15 01:37:31   9835s]  ** Useful skew failure reasons **
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s]  ** Useful skew failure reasons **
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s]  ** Useful skew failure reasons **
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:37:31   9835s] Finish useful skew analysis
[03/15 01:38:44   9909s] |  -0.928|   -0.928|-1924.987|-2025.249|    62.74%|   0:01:16.0| 2397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:38:50   9914s] |  -0.928|   -0.928|-1924.946|-2025.208|    62.74%|   0:00:06.0| 2397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:38:52   9917s] |  -0.928|   -0.928|-1923.924|-2024.186|    62.76%|   0:00:02.0| 2397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 01:38:59   9923s] |  -0.928|   -0.928|-1923.299|-2023.561|    62.77%|   0:00:07.0| 2397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 01:39:11   9935s] Starting generalSmallTnsOpt
[03/15 01:39:11   9936s] |  -0.928|   -0.928|-1923.401|-2023.663|    62.80%|   0:00:12.0| 2398.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 01:39:11   9936s] |        |         |         |         |          |            |        |          |         | eg_71_/Q                                           |
[03/15 01:39:12   9937s] Ending generalSmallTnsOpt End
[03/15 01:39:13   9937s] Analyzing useful skew in preCTS mode ...
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_71_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_95_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_70_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_87_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_94_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_108_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_95_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_66_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_70_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_119_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_116_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_77_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_87_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_87_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_70_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_66_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_126_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_98_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_87_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_120_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_91_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_84_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_98_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_98_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_80_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_84_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_76_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_91_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_95_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_123_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_69_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_106_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_112_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_103_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/15 01:39:13   9937s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_95_/CP
[03/15 01:39:13   9937s]  ** Useful skew failure reasons **
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9937s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s]  ** Useful skew failure reasons **
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s]  ** Useful skew failure reasons **
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:39:13   9938s] Finish useful skew analysis
[03/15 01:40:24  10008s] |  -0.925|   -0.925|-1920.957|-2027.787|    62.80%|   0:01:13.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 01:40:24  10009s] |  -0.925|   -0.925|-1920.915|-2027.746|    62.80%|   0:00:00.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 01:40:28  10012s] |  -0.925|   -0.925|-1919.369|-2026.200|    62.84%|   0:00:04.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 01:40:45  10029s] |  -0.925|   -0.925|-1919.240|-2026.071|    62.85%|   0:00:17.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 01:40:59  10044s] |  -0.925|   -0.925|-1918.700|-2025.530|    62.89%|   0:00:14.0| 2404.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:41:06  10050s] |  -0.925|   -0.925|-1918.330|-2025.161|    62.92%|   0:00:07.0| 2405.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
[03/15 01:41:12  10057s] |  -0.925|   -0.925|-1918.139|-2024.969|    62.93%|   0:00:06.0| 2405.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
[03/15 01:41:12  10057s] Starting generalSmallTnsOpt
[03/15 01:41:12  10057s] |  -0.925|   -0.925|-1918.094|-2024.925|    62.93%|   0:00:00.0| 2405.7M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 01:41:12  10057s] |        |         |         |         |          |            |        |          |         | _reg_123_/Q                                        |
[03/15 01:41:13  10057s] Ending generalSmallTnsOpt End
[03/15 01:41:13  10058s] Analyzing useful skew in preCTS mode ...
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_123_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_68_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_67_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_104_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_83_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_73_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_81_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_95_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_77_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_119_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_102_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_97_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_104_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_75_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_90_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_119_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_90_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_78_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_90_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_65_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_82_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_80_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_70_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_73_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_94_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_105_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_81_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_114_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_113_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_89_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_67_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_106_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_124_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_79_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_112_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_72_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_90_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_103_/CP
[03/15 01:41:13  10058s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_/CP
[03/15 01:41:14  10058s]  ** Useful skew failure reasons **
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s]  ** Useful skew failure reasons **
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s]  ** Useful skew failure reasons **
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:41:14  10058s] Finish useful skew analysis
[03/15 01:42:17  10121s] |  -0.922|   -0.922|-1912.880|-2027.405|    62.93%|   0:01:05.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:42:20  10125s] |  -0.922|   -0.922|-1912.821|-2027.346|    62.92%|   0:00:03.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:42:22  10127s] |  -0.922|   -0.922|-1912.068|-2026.594|    62.96%|   0:00:02.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:42:26  10130s] |  -0.922|   -0.922|-1912.028|-2026.553|    62.96%|   0:00:04.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:42:26  10131s] |  -0.922|   -0.922|-1912.021|-2026.547|    62.96%|   0:00:00.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:42:35  10140s] |  -0.923|   -0.923|-1911.429|-2025.955|    62.99%|   0:00:09.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:42:39  10144s] |  -0.923|   -0.923|-1910.938|-2025.464|    63.02%|   0:00:04.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:42:46  10151s] |  -0.923|   -0.923|-1910.879|-2025.405|    63.02%|   0:00:07.0| 2413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:42:46  10151s] Starting generalSmallTnsOpt
[03/15 01:42:47  10152s] Ending generalSmallTnsOpt End
[03/15 01:42:47  10152s] Analyzing useful skew in preCTS mode ...
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_101_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_77_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_104_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_83_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_75_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_96_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_68_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_120_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_74_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_90_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_67_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_71_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_98_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_69_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_75_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_106_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_67_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_116_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_90_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_72_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_111_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_81_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_114_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_110_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_94_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_90_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_95_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_79_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_125_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/15 01:42:47  10152s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/15 01:42:47  10152s]  ** Useful skew failure reasons **
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:47  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s]  ** Useful skew failure reasons **
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s]  ** Useful skew failure reasons **
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:42:48  10152s] Finish useful skew analysis
[03/15 01:43:59  10224s] |  -0.919|   -0.919|-1907.068|-2027.689|    63.02%|   0:01:13.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:44:00  10225s] |  -0.919|   -0.919|-1907.004|-2027.625|    63.02%|   0:00:01.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:44:02  10227s] |  -0.919|   -0.919|-1906.977|-2027.598|    63.04%|   0:00:02.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
[03/15 01:44:03  10228s] |  -0.919|   -0.919|-1906.887|-2027.508|    63.05%|   0:00:01.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
[03/15 01:44:13  10237s] |  -0.920|   -0.920|-1906.783|-2027.405|    63.07%|   0:00:10.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
[03/15 01:44:15  10240s] |  -0.920|   -0.920|-1906.772|-2027.394|    63.09%|   0:00:02.0| 2417.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
[03/15 01:44:15  10240s] Starting generalSmallTnsOpt
[03/15 01:44:15  10240s] Ending generalSmallTnsOpt End
[03/15 01:44:16  10241s] Analyzing useful skew in preCTS mode ...
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_94_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_102_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_108_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_76_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_83_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_101_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_104_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_102_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_70_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_118_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_72_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_91_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_120_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_107_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_75_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_106_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_116_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_108_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_78_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_98_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_87_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_127_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_112_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_93_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_74_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_94_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_103_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/15 01:44:16  10241s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_103_/CP
[03/15 01:44:16  10241s]  ** Useful skew failure reasons **
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s]  ** Useful skew failure reasons **
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s]  ** Useful skew failure reasons **
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:44:16  10241s] Finish useful skew analysis
[03/15 01:45:31  10316s] |  -0.917|   -0.917|-1904.310|-2030.316|    63.09%|   0:01:16.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:45:36  10320s] |  -0.916|   -0.916|-1903.300|-2029.305|    63.11%|   0:00:05.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:45:43  10328s] |  -0.916|   -0.916|-1903.019|-2029.024|    63.12%|   0:00:07.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:45:43  10328s] |  -0.916|   -0.916|-1902.927|-2028.933|    63.12%|   0:00:00.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:45:47  10332s] |  -0.916|   -0.916|-1902.614|-2028.620|    63.14%|   0:00:04.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:45:49  10334s] |  -0.917|   -0.917|-1902.586|-2028.591|    63.15%|   0:00:02.0| 2421.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
[03/15 01:45:49  10334s] Starting generalSmallTnsOpt
[03/15 01:45:49  10334s] Ending generalSmallTnsOpt End
[03/15 01:45:50  10335s] Analyzing useful skew in preCTS mode ...
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_114_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_70_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_113_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_66_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_85_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_127_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_68_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_74_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_85_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_65_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_71_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_99_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_95_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_68_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_69_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_121_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_79_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_70_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_119_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_118_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_82_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_79_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_120_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_80_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_109_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_92_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_115_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_80_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_108_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_73_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_114_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_71_/CP
[03/15 01:45:50  10335s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/15 01:45:50  10335s]  ** Useful skew failure reasons **
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s]  ** Useful skew failure reasons **
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s]  ** Useful skew failure reasons **
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:45:50  10335s] Finish useful skew analysis
[03/15 01:46:51  10396s] |  -0.913|   -0.913|-1898.840|-2031.724|    63.15%|   0:01:02.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:46:51  10396s] |  -0.913|   -0.913|-1898.826|-2031.709|    63.15%|   0:00:00.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:46:53  10398s] |  -0.913|   -0.913|-1897.896|-2030.779|    63.17%|   0:00:02.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:46:57  10402s] |  -0.913|   -0.913|-1897.588|-2030.472|    63.18%|   0:00:04.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:47:03  10408s] |  -0.913|   -0.913|-1897.013|-2029.897|    63.19%|   0:00:06.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:47:05  10410s] |  -0.913|   -0.913|-1896.996|-2029.880|    63.20%|   0:00:02.0| 2426.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:47:05  10410s] Starting generalSmallTnsOpt
[03/15 01:47:05  10410s] Ending generalSmallTnsOpt End
[03/15 01:47:06  10411s] Analyzing useful skew in preCTS mode ...
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_81_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_68_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_92_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_120_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_127_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_82_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_114_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_96_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_65_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_121_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_93_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_74_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_74_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_72_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_69_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_113_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_103_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_65_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_80_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_111_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_98_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_90_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_65_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_71_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_112_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_93_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_64_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_73_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_64_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_71_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_81_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_109_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_95_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_96_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_125_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_104_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_73_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_104_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_79_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/15 01:47:06  10411s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/15 01:47:06  10411s]  ** Useful skew failure reasons **
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s]  ** Useful skew failure reasons **
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s]  ** Useful skew failure reasons **
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:47:06  10411s] Finish useful skew analysis
[03/15 01:48:00  10465s] |  -0.910|   -0.910|-1889.179|-2028.674|    63.20%|   0:00:55.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:48:02  10467s] |  -0.910|   -0.910|-1888.437|-2027.932|    63.22%|   0:00:02.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:48:03  10468s] |  -0.910|   -0.910|-1888.299|-2027.794|    63.23%|   0:00:01.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:48:10  10475s] |  -0.910|   -0.910|-1887.836|-2027.331|    63.24%|   0:00:07.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:48:11  10476s] |  -0.910|   -0.910|-1887.716|-2027.211|    63.25%|   0:00:01.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:48:11  10476s] |  -0.910|   -0.910|-1887.647|-2027.142|    63.25%|   0:00:00.0| 2429.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:48:11  10476s] Starting generalSmallTnsOpt
[03/15 01:48:11  10476s] Ending generalSmallTnsOpt End
[03/15 01:48:12  10477s] Analyzing useful skew in preCTS mode ...
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_80_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_101_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_104_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_117_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_115_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_112_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_107_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_91_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_108_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_80_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_68_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_105_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_116_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_66_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_125_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_90_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_119_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_66_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_113_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_109_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_117_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_106_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_104_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_115_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_71_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_100_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_104_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_75_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_90_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_116_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_126_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_96_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_115_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_120_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_120_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_111_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_103_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/15 01:48:12  10477s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/15 01:48:12  10477s]  ** Useful skew failure reasons **
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s]  ** Useful skew failure reasons **
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s]  ** Useful skew failure reasons **
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:48:12  10477s] Finish useful skew analysis
[03/15 01:49:02  10527s] |  -0.906|   -0.906|-1882.496|-2029.413|    63.24%|   0:00:51.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:49:06  10531s] |  -0.906|   -0.906|-1881.180|-2028.096|    63.27%|   0:00:04.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/15 01:49:07  10533s] |  -0.905|   -0.905|-1881.094|-2028.010|    63.28%|   0:00:01.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:49:15  10540s] |  -0.905|   -0.905|-1880.073|-2026.989|    63.29%|   0:00:08.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:49:24  10549s] |  -0.905|   -0.905|-1879.984|-2026.900|    63.29%|   0:00:09.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:49:26  10551s] |  -0.905|   -0.905|-1879.797|-2026.713|    63.29%|   0:00:02.0| 2434.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:49:26  10552s] Starting generalSmallTnsOpt
[03/15 01:49:26  10552s] Ending generalSmallTnsOpt End
[03/15 01:49:27  10552s] Analyzing useful skew in preCTS mode ...
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_113_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_71_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_112_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_119_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_104_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_72_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_96_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_90_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_83_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_103_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_112_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_64_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_121_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_88_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_67_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_112_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_90_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_117_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_106_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_109_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_64_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_110_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_92_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_84_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_64_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_118_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_93_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_106_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_89_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_94_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_103_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_104_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_96_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_102_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_114_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_89_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_80_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_89_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_72_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_72_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_73_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_68_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_71_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/15 01:49:27  10552s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_115_/CP
[03/15 01:49:27  10552s]  ** Useful skew failure reasons **
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s]  ** Useful skew failure reasons **
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10552s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s]  ** Useful skew failure reasons **
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:49:27  10553s] Finish useful skew analysis
[03/15 01:49:54  10579s] |  -0.901|   -0.901|-1872.062|-2024.944|    63.29%|   0:00:28.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:49:57  10582s] |  -0.901|   -0.901|-1871.339|-2024.221|    63.31%|   0:00:03.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 01:49:58  10583s] |  -0.901|   -0.901|-1871.013|-2023.895|    63.32%|   0:00:01.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 01:50:02  10587s] |  -0.901|   -0.901|-1870.973|-2023.855|    63.34%|   0:00:04.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 01:50:03  10588s] |  -0.901|   -0.901|-1870.965|-2023.847|    63.34%|   0:00:01.0| 2439.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 01:50:03  10588s] Starting generalSmallTnsOpt
[03/15 01:50:03  10588s] Ending generalSmallTnsOpt End
[03/15 01:50:03  10588s] Analyzing useful skew in preCTS mode ...
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_92_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_104_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_96_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_104_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_88_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_109_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_88_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_126_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_117_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_71_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_115_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_102_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_70_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_89_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_121_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_96_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_79_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_97_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_98_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_120_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_89_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_104_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_95_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_113_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_120_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_111_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_120_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_117_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_105_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_117_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_91_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_122_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_112_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_88_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_120_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_88_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/15 01:50:03  10588s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/15 01:50:03  10588s]  ** Useful skew failure reasons **
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10588s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s]  ** Useful skew failure reasons **
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s]  ** Useful skew failure reasons **
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:03  10589s] Finish useful skew analysis
[03/15 01:50:13  10599s] |  -0.895|   -0.895|-1858.182|-2016.847|    63.34%|   0:00:10.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/15 01:50:25  10610s] |  -0.895|   -0.895|-1856.593|-2015.258|    63.34%|   0:00:12.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/15 01:50:30  10615s] |  -0.894|   -0.894|-1853.919|-2012.584|    63.35%|   0:00:05.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:50:33  10619s] |  -0.894|   -0.894|-1851.355|-2010.020|    63.35%|   0:00:03.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:50:34  10619s] |  -0.894|   -0.894|-1849.773|-2008.438|    63.36%|   0:00:01.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:50:35  10620s] |  -0.894|   -0.894|-1849.706|-2008.371|    63.37%|   0:00:01.0| 2442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:50:35  10620s] Starting generalSmallTnsOpt
[03/15 01:50:35  10620s] Ending generalSmallTnsOpt End
[03/15 01:50:35  10621s] Analyzing useful skew in preCTS mode ...
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_119_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_96_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_105_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_88_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_127_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_109_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_80_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_89_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_64_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_70_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_90_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_80_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_120_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_72_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_80_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_104_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_95_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_112_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_91_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_97_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_111_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_64_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_64_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_115_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_66_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_96_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_107_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_64_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_80_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_127_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_111_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_116_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_114_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_88_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_104_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_65_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_73_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_72_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_107_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_72_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_105_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_112_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_114_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/15 01:50:36  10621s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/15 01:50:36  10621s]  ** Useful skew failure reasons **
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s]  ** Useful skew failure reasons **
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s]  ** Useful skew failure reasons **
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:50:36  10621s] Finish useful skew analysis
[03/15 01:50:36  10622s] |  -0.884|   -0.884|-1822.939|-1989.315|    63.37%|   0:00:01.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 01:50:39  10625s] |  -0.883|   -0.883|-1820.420|-1986.795|    63.37%|   0:00:03.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:50:47  10632s] |  -0.883|   -0.883|-1820.396|-1986.771|    63.37%|   0:00:08.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:50:48  10633s] |  -0.882|   -0.882|-1814.501|-1980.877|    63.37%|   0:00:01.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:50:50  10636s] |  -0.881|   -0.881|-1813.575|-1979.950|    63.37%|   0:00:02.0| 2443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:51:00  10645s] |  -0.880|   -0.880|-1812.316|-1978.691|    63.37%|   0:00:10.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:51:01  10646s] |  -0.880|   -0.880|-1811.259|-1977.634|    63.38%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 01:51:02  10647s] Starting generalSmallTnsOpt
[03/15 01:51:02  10647s] Ending generalSmallTnsOpt End
[03/15 01:51:02  10647s] Analyzing useful skew in preCTS mode ...
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_88_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_64_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_100_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_112_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_111_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_64_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_64_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_64_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_88_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_88_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_112_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_72_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_88_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_88_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_64_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_72_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_90_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_112_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_112_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_89_/CP
[03/15 01:51:02  10647s] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/15 01:51:02  10647s]  ** Useful skew failure reasons **
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10647s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s]  ** Useful skew failure reasons **
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s]  ** Useful skew failure reasons **
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:02  10648s] Finish useful skew analysis
[03/15 01:51:03  10648s] |  -0.872|   -0.872|-1705.336|-1873.415|    63.38%|   0:00:02.0| 2447.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:51:03  10648s] |  -0.866|   -0.866|-1701.532|-1869.610|    63.38%|   0:00:00.0| 2447.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 01:51:03  10648s] |  -0.858|   -0.858|-1697.250|-1865.328|    63.38%|   0:00:00.0| 2447.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:51:06  10651s] |  -0.853|   -0.853|-1693.060|-1861.138|    63.38%|   0:00:03.0| 2447.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 01:51:07  10652s] |  -0.848|   -0.848|-1687.655|-1855.733|    63.38%|   0:00:01.0| 2445.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:51:08  10653s] |  -0.846|   -0.846|-1685.591|-1853.669|    63.38%|   0:00:01.0| 2445.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:51:09  10654s] |  -0.844|   -0.844|-1684.136|-1852.214|    63.38%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
[03/15 01:51:10  10655s] |  -0.842|   -0.842|-1679.737|-1847.815|    63.38%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:51:12  10657s] |  -0.835|   -0.835|-1675.253|-1843.331|    63.39%|   0:00:02.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:51:16  10661s] |  -0.835|   -0.835|-1670.590|-1838.669|    63.39%|   0:00:04.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:51:17  10662s] |  -0.834|   -0.834|-1669.892|-1837.970|    63.39%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:51:17  10662s] |  -0.834|   -0.834|-1668.709|-1836.787|    63.39%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:51:17  10663s] |  -0.834|   -0.834|-1668.672|-1836.750|    63.39%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:51:18  10663s] |  -0.833|   -0.833|-1667.914|-1835.992|    63.40%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:51:18  10663s] |  -0.833|   -0.833|-1667.906|-1835.984|    63.40%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:51:18  10663s] |  -0.833|   -0.833|-1667.338|-1835.416|    63.40%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:51:19  10664s] |  -0.833|   -0.833|-1666.039|-1834.117|    63.40%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:51:19  10665s] Starting generalSmallTnsOpt
[03/15 01:51:19  10665s] Ending generalSmallTnsOpt End
[03/15 01:51:19  10665s] Analyzing useful skew in preCTS mode ...
[03/15 01:51:20  10665s] skewClock did not found any end points to delay or to advance
[03/15 01:51:20  10665s]  ** Useful skew failure reasons **
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] skewClock did not found any end points to delay or to advance
[03/15 01:51:20  10665s]  ** Useful skew failure reasons **
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] skewClock did not found any end points to delay or to advance
[03/15 01:51:20  10665s]  ** Useful skew failure reasons **
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 01:51:20  10665s] skewClock did not found any end points to delay or to advance
[03/15 01:51:20  10665s] Finish useful skew analysis
[03/15 01:51:20  10665s] |  -0.833|   -0.833|-1666.025|-1834.103|    63.41%|   0:00:01.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:51:20  10665s] |  -0.833|   -0.833|-1665.838|-1833.917|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:51:20  10665s] |  -0.833|   -0.833|-1665.838|-1833.917|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 01:51:20  10665s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:51:20  10665s] 
[03/15 01:51:20  10665s] *** Finish Core Optimize Step (cpu=1:19:09 real=1:19:03 mem=2442.2M) ***
[03/15 01:51:20  10665s] Active Path Group: default 
[03/15 01:51:20  10666s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:51:20  10666s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:51:20  10666s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:51:20  10666s] |  -0.195|   -0.833|-233.733|-1833.917|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 01:51:20  10666s] |        |         |        |         |          |            |        |          |         | eg_119_/E                                          |
[03/15 01:51:20  10666s] |  -0.185|   -0.833|-223.347|-1823.329|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 01:51:20  10666s] |        |         |        |         |          |            |        |          |         | eg_103_/E                                          |
[03/15 01:51:21  10666s] |  -0.177|   -0.833|-209.606|-1809.361|    63.41%|   0:00:01.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 01:51:21  10666s] |        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
[03/15 01:51:21  10666s] |  -0.172|   -0.833|-188.159|-1788.229|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 01:51:21  10666s] |        |         |        |         |          |            |        |          |         | eg_103_/E                                          |
[03/15 01:51:21  10666s] |  -0.163|   -0.833|-186.306|-1786.375|    63.41%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 01:51:21  10666s] |        |         |        |         |          |            |        |          |         | eg_93_/E                                           |
[03/15 01:51:21  10667s] |  -0.159|   -0.833|-174.101|-1773.986|    63.42%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 01:51:21  10667s] |        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
[03/15 01:51:21  10667s] |  -0.153|   -0.833|-166.417|-1767.779|    63.42%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 01:51:21  10667s] |        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
[03/15 01:51:22  10667s] |  -0.145|   -0.833|-160.460|-1760.641|    63.42%|   0:00:01.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 01:51:22  10667s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 01:51:22  10667s] |  -0.135|   -0.833|-150.833|-1750.953|    63.42%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 01:51:22  10667s] |        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
[03/15 01:51:22  10667s] |  -0.130|   -0.833|-138.454|-1738.574|    63.43%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 01:51:22  10667s] |        |         |        |         |          |            |        |          |         | _reg_24_/E                                         |
[03/15 01:51:22  10668s] |  -0.125|   -0.833|-134.029|-1736.336|    63.43%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/15 01:51:22  10668s] |        |         |        |         |          |            |        |          |         | _reg_98_/E                                         |
[03/15 01:51:22  10668s] |  -0.115|   -0.833|-123.322|-1725.629|    63.43%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 01:51:22  10668s] |        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
[03/15 01:51:23  10668s] |  -0.108|   -0.833|-110.456|-1712.544|    63.43%|   0:00:01.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 01:51:23  10668s] |        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
[03/15 01:51:23  10668s] |  -0.099|   -0.833| -98.590|-1700.789|    63.43%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 01:51:23  10668s] |        |         |        |         |          |            |        |          |         | eg_63_/E                                           |
[03/15 01:51:23  10669s] |  -0.092|   -0.833| -86.299|-1690.758|    63.44%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 01:51:23  10669s] |        |         |        |         |          |            |        |          |         | _reg_122_/E                                        |
[03/15 01:51:24  10669s] |  -0.085|   -0.833| -83.883|-1688.342|    63.44%|   0:00:01.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 01:51:24  10669s] |        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
[03/15 01:51:24  10669s] |  -0.085|   -0.833| -70.589|-1675.048|    63.44%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 01:51:24  10669s] |        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
[03/15 01:51:24  10669s] |  -0.082|   -0.833| -69.093|-1673.743|    63.44%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 01:51:24  10669s] |        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
[03/15 01:51:24  10670s] |  -0.073|   -0.833| -65.398|-1670.048|    63.44%|   0:00:00.0| 2442.2M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 01:51:24  10670s] |        |         |        |         |          |            |        |          |         | eg_127_/E                                          |
[03/15 01:51:25  10670s] |  -0.068|   -0.833| -58.237|-1663.176|    63.45%|   0:00:01.0| 2461.3M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 01:51:25  10670s] |        |         |        |         |          |            |        |          |         | _reg_101_/E                                        |
[03/15 01:51:25  10670s] |  -0.046|   -0.833|  -0.613|-1619.833|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 01:51:25  10670s] |        |         |        |         |          |            |        |          |         | _reg_11_/D                                         |
[03/15 01:51:25  10670s] |  -0.034|   -0.833|  -0.402|-1619.622|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 01:51:25  10670s] |        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
[03/15 01:51:25  10670s] |  -0.024|   -0.833|  -0.273|-1619.493|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 01:51:25  10670s] |        |         |        |         |          |            |        |          |         | _reg_127_/D                                        |
[03/15 01:51:25  10671s] |  -0.016|   -0.833|  -0.177|-1619.397|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 01:51:25  10671s] |        |         |        |         |          |            |        |          |         | _reg_118_/D                                        |
[03/15 01:51:25  10671s] |  -0.007|   -0.833|  -0.064|-1619.284|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 01:51:25  10671s] |        |         |        |         |          |            |        |          |         | eg_120_/D                                          |
[03/15 01:51:26  10671s] |   0.001|   -0.833|   0.000|-1619.220|    63.45%|   0:00:01.0| 2480.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 01:51:26  10671s] |        |         |        |         |          |            |        |          |         | eg_111_/D                                          |
[03/15 01:51:26  10671s] |   0.008|   -0.833|   0.000|-1619.220|    63.45%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| kmem_instance/Q_reg_100_/D                         |
[03/15 01:51:26  10672s] |   0.015|   -0.833|   0.000|-1617.487|    63.46%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| kmem_instance/memory15_reg_121_/E                  |
[03/15 01:51:26  10672s] |   0.015|   -0.833|   0.000|-1617.487|    63.46%|   0:00:00.0| 2480.3M|   WC_VIEW|  default| kmem_instance/memory15_reg_121_/E                  |
[03/15 01:51:26  10672s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:51:26  10672s] 
[03/15 01:51:26  10672s] *** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:06.0 mem=2480.3M) ***
[03/15 01:51:26  10672s] 
[03/15 01:51:26  10672s] *** Finished Optimize Step Cumulative (cpu=1:19:15 real=1:19:09 mem=2480.3M) ***
[03/15 01:51:26  10672s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-0.833|-1617.487|
|HEPG      |-0.833|-1617.487|
|All Paths |-0.833|-1617.487|
+----------+------+---------+

[03/15 01:51:26  10672s] ** GigaOpt Optimizer WNS Slack -0.833 TNS Slack -1617.487 Density 63.46
[03/15 01:51:26  10672s] Placement Snapshot: Density distribution:
[03/15 01:51:26  10672s] [1.00 -  +++]: 294 (24.00%)
[03/15 01:51:26  10672s] [0.95 - 1.00]: 9 (0.73%)
[03/15 01:51:26  10672s] [0.90 - 0.95]: 4 (0.33%)
[03/15 01:51:26  10672s] [0.85 - 0.90]: 10 (0.82%)
[03/15 01:51:26  10672s] [0.80 - 0.85]: 2 (0.16%)
[03/15 01:51:26  10672s] [0.75 - 0.80]: 4 (0.33%)
[03/15 01:51:26  10672s] [0.70 - 0.75]: 10 (0.82%)
[03/15 01:51:26  10672s] [0.65 - 0.70]: 2 (0.16%)
[03/15 01:51:26  10672s] [0.60 - 0.65]: 11 (0.90%)
[03/15 01:51:26  10672s] [0.55 - 0.60]: 14 (1.14%)
[03/15 01:51:26  10672s] [0.50 - 0.55]: 15 (1.22%)
[03/15 01:51:26  10672s] [0.45 - 0.50]: 18 (1.47%)
[03/15 01:51:26  10672s] [0.40 - 0.45]: 27 (2.20%)
[03/15 01:51:26  10672s] [0.35 - 0.40]: 66 (5.39%)
[03/15 01:51:26  10672s] [0.30 - 0.35]: 131 (10.69%)
[03/15 01:51:26  10672s] [0.25 - 0.30]: 127 (10.37%)
[03/15 01:51:26  10672s] [0.20 - 0.25]: 41 (3.35%)
[03/15 01:51:26  10672s] [0.15 - 0.20]: 35 (2.86%)
[03/15 01:51:26  10672s] [0.10 - 0.15]: 66 (5.39%)
[03/15 01:51:26  10672s] [0.05 - 0.10]: 98 (8.00%)
[03/15 01:51:26  10672s] [0.00 - 0.05]: 241 (19.67%)
[03/15 01:51:26  10672s] Begin: Area Reclaim Optimization
[03/15 01:51:26  10672s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:57:52.1/3:13:32.6 (0.9), mem = 2480.3M
[03/15 01:51:27  10672s] (I,S,L,T): WC_VIEW: 148.955, 61.2436, 2.58301, 212.782
[03/15 01:51:28  10673s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2480.3M
[03/15 01:51:28  10673s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2480.3M
[03/15 01:51:28  10674s] Reclaim Optimization WNS Slack -0.833  TNS Slack -1617.487 Density 63.46
[03/15 01:51:28  10674s] +----------+---------+--------+---------+------------+--------+
[03/15 01:51:28  10674s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 01:51:28  10674s] +----------+---------+--------+---------+------------+--------+
[03/15 01:51:28  10674s] |    63.46%|        -|  -0.833|-1617.487|   0:00:00.0| 2480.3M|
[03/15 01:51:29  10674s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 01:51:33  10679s] |    63.36%|      142|  -0.833|-1616.006|   0:00:05.0| 2480.3M|
[03/15 01:52:02  10708s] |    61.98%|     4053|  -0.823|-1595.058|   0:00:29.0| 2480.3M|
[03/15 01:52:04  10709s] |    61.97%|       24|  -0.823|-1595.010|   0:00:02.0| 2480.3M|
[03/15 01:52:04  10710s] |    61.97%|        0|  -0.823|-1595.010|   0:00:00.0| 2480.3M|
[03/15 01:52:04  10710s] +----------+---------+--------+---------+------------+--------+
[03/15 01:52:04  10710s] Reclaim Optimization End WNS Slack -0.823  TNS Slack -1595.010 Density 61.97
[03/15 01:52:04  10710s] 
[03/15 01:52:04  10710s] ** Summary: Restruct = 0 Buffer Deletion = 91 Declone = 61 Resize = 3285 **
[03/15 01:52:04  10710s] --------------------------------------------------------------
[03/15 01:52:04  10710s] |                                   | Total     | Sequential |
[03/15 01:52:04  10710s] --------------------------------------------------------------
[03/15 01:52:04  10710s] | Num insts resized                 |    3262  |       0    |
[03/15 01:52:04  10710s] | Num insts undone                  |     791  |       0    |
[03/15 01:52:04  10710s] | Num insts Downsized               |    3262  |       0    |
[03/15 01:52:04  10710s] | Num insts Samesized               |       0  |       0    |
[03/15 01:52:04  10710s] | Num insts Upsized                 |       0  |       0    |
[03/15 01:52:04  10710s] | Num multiple commits+uncommits    |      25  |       -    |
[03/15 01:52:04  10710s] --------------------------------------------------------------
[03/15 01:52:04  10710s] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:52:04  10710s] Layer 7 has 1301 constrained nets 
[03/15 01:52:04  10710s] **** End NDR-Layer Usage Statistics ****
[03/15 01:52:04  10710s] End: Core Area Reclaim Optimization (cpu = 0:00:38.1) (real = 0:00:38.0) **
[03/15 01:52:05  10710s] (I,S,L,T): WC_VIEW: 147.113, 60.1571, 2.4902, 209.761
[03/15 01:52:05  10710s] *** AreaOpt [finish] : cpu/real = 0:00:38.4/0:00:38.4 (1.0), totSession cpu/real = 2:58:30.6/3:14:11.0 (0.9), mem = 2480.3M
[03/15 01:52:05  10710s] 
[03/15 01:52:05  10710s] =============================================================================================
[03/15 01:52:05  10710s]  Step TAT Report for AreaOpt #5
[03/15 01:52:05  10710s] =============================================================================================
[03/15 01:52:05  10710s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 01:52:05  10710s] ---------------------------------------------------------------------------------------------
[03/15 01:52:05  10710s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 01:52:05  10710s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 01:52:05  10710s] [ OptSingleIteration     ]      4   0:00:00.9  (   2.3 % )     0:00:35.1 /  0:00:35.2    1.0
[03/15 01:52:05  10710s] [ OptGetWeight           ]    215   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[03/15 01:52:05  10710s] [ OptEval                ]    215   0:00:17.8  (  46.5 % )     0:00:17.8 /  0:00:17.8    1.0
[03/15 01:52:05  10710s] [ OptCommit              ]    215   0:00:00.8  (   2.2 % )     0:00:00.8 /  0:00:00.9    1.1
[03/15 01:52:05  10710s] [ IncrTimingUpdate       ]    128   0:00:07.4  (  19.2 % )     0:00:07.4 /  0:00:07.3    1.0
[03/15 01:52:05  10710s] [ PostCommitDelayUpdate  ]    256   0:00:01.6  (   4.3 % )     0:00:08.2 /  0:00:08.2    1.0
[03/15 01:52:05  10710s] [ IncrDelayCalc          ]    425   0:00:06.6  (  17.1 % )     0:00:06.6 /  0:00:06.6    1.0
[03/15 01:52:05  10710s] [ MISC                   ]          0:00:02.9  (   7.5 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 01:52:05  10710s] ---------------------------------------------------------------------------------------------
[03/15 01:52:05  10710s]  AreaOpt #5 TOTAL                   0:00:38.4  ( 100.0 % )     0:00:38.4 /  0:00:38.4    1.0
[03/15 01:52:05  10710s] ---------------------------------------------------------------------------------------------
[03/15 01:52:05  10710s] 
[03/15 01:52:05  10710s] End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:39, mem=2441.34M, totSessionCpu=2:58:31).
[03/15 01:52:05  10710s] Placement Snapshot: Density distribution:
[03/15 01:52:05  10710s] [1.00 -  +++]: 294 (24.00%)
[03/15 01:52:05  10710s] [0.95 - 1.00]: 9 (0.73%)
[03/15 01:52:05  10710s] [0.90 - 0.95]: 4 (0.33%)
[03/15 01:52:05  10710s] [0.85 - 0.90]: 10 (0.82%)
[03/15 01:52:05  10710s] [0.80 - 0.85]: 2 (0.16%)
[03/15 01:52:05  10710s] [0.75 - 0.80]: 4 (0.33%)
[03/15 01:52:05  10710s] [0.70 - 0.75]: 10 (0.82%)
[03/15 01:52:05  10710s] [0.65 - 0.70]: 3 (0.24%)
[03/15 01:52:05  10710s] [0.60 - 0.65]: 12 (0.98%)
[03/15 01:52:05  10710s] [0.55 - 0.60]: 13 (1.06%)
[03/15 01:52:05  10710s] [0.50 - 0.55]: 16 (1.31%)
[03/15 01:52:05  10710s] [0.45 - 0.50]: 18 (1.47%)
[03/15 01:52:05  10710s] [0.40 - 0.45]: 26 (2.12%)
[03/15 01:52:05  10710s] [0.35 - 0.40]: 69 (5.63%)
[03/15 01:52:05  10710s] [0.30 - 0.35]: 133 (10.86%)
[03/15 01:52:05  10710s] [0.25 - 0.30]: 125 (10.20%)
[03/15 01:52:05  10710s] [0.20 - 0.25]: 46 (3.76%)
[03/15 01:52:05  10710s] [0.15 - 0.20]: 55 (4.49%)
[03/15 01:52:05  10710s] [0.10 - 0.15]: 105 (8.57%)
[03/15 01:52:05  10710s] [0.05 - 0.10]: 117 (9.55%)
[03/15 01:52:05  10710s] [0.00 - 0.05]: 154 (12.57%)
[03/15 01:52:05  10710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.4
[03/15 01:52:05  10710s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2441.3M
[03/15 01:52:05  10710s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.137, MEM:2441.3M
[03/15 01:52:05  10710s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2441.3M
[03/15 01:52:05  10710s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2441.3M
[03/15 01:52:05  10711s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2441.3M
[03/15 01:52:05  10711s] OPERPROF:       Starting CMU at level 4, MEM:2441.3M
[03/15 01:52:05  10711s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2441.3M
[03/15 01:52:05  10711s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.170, REAL:0.125, MEM:2441.3M
[03/15 01:52:05  10711s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.197, MEM:2441.3M
[03/15 01:52:05  10711s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.198, MEM:2441.3M
[03/15 01:52:05  10711s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.6
[03/15 01:52:05  10711s] OPERPROF: Starting RefinePlace at level 1, MEM:2441.3M
[03/15 01:52:05  10711s] *** Starting refinePlace (2:58:31 mem=2441.3M) ***
[03/15 01:52:05  10711s] Total net bbox length = 9.610e+05 (5.131e+05 4.479e+05) (ext = 4.220e+04)
[03/15 01:52:05  10711s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 01:52:05  10711s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 01:52:05  10711s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2441.3M
[03/15 01:52:05  10711s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2441.3M
[03/15 01:52:05  10711s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.032, MEM:2441.3M
[03/15 01:52:05  10711s] default core: bins with density > 0.750 = 48.57 % ( 595 / 1225 )
[03/15 01:52:05  10711s] Density distribution unevenness ratio = 26.793%
[03/15 01:52:05  10711s] RPlace IncrNP: Rollback Lev = -3
[03/15 01:52:05  10711s] RPlace: Density =1.263333, incremental np is triggered.
[03/15 01:52:06  10711s] OPERPROF:     Starting spMPad at level 3, MEM:2441.3M
[03/15 01:52:06  10711s] OPERPROF:       Starting spContextMPad at level 4, MEM:2441.3M
[03/15 01:52:06  10711s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2441.3M
[03/15 01:52:06  10711s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.010, MEM:2441.3M
[03/15 01:52:06  10711s] nrCritNet: 1.95% ( 1023 / 52379 ) cutoffSlk: -829.9ps stdDelay: 14.5ps
[03/15 01:52:06  10711s] OPERPROF:     Starting npMain at level 3, MEM:2441.3M
[03/15 01:52:06  10711s] incrNP th 1.000, 0.100
[03/15 01:52:07  10712s] limitMaxMove 0, priorityInstMaxMove -1
[03/15 01:52:07  10712s] SP #FI/SF FL/PI 0/14243 0/0
[03/15 01:52:07  10712s] OPERPROF:       Starting npPlace at level 4, MEM:2471.5M
[03/15 01:52:07  10712s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 01:52:07  10712s] No instances found in the vector
[03/15 01:52:07  10712s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2577.5M, DRC: 0)
[03/15 01:52:07  10712s] 0 (out of 0) MH cells were successfully legalized.
[03/15 01:52:17  10723s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 01:52:17  10723s] No instances found in the vector
[03/15 01:52:17  10723s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2604.2M, DRC: 0)
[03/15 01:52:17  10723s] 0 (out of 0) MH cells were successfully legalized.
[03/15 01:52:26  10731s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 01:52:26  10731s] No instances found in the vector
[03/15 01:52:26  10731s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2606.2M, DRC: 0)
[03/15 01:52:26  10731s] 0 (out of 0) MH cells were successfully legalized.
[03/15 01:52:31  10736s] OPERPROF:       Finished npPlace at level 4, CPU:24.370, REAL:24.325, MEM:2609.8M
[03/15 01:52:31  10736s] OPERPROF:     Finished npMain at level 3, CPU:25.250, REAL:25.207, MEM:2609.8M
[03/15 01:52:31  10736s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2609.8M
[03/15 01:52:31  10737s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.028, MEM:2609.8M
[03/15 01:52:31  10737s] default core: bins with density > 0.750 = 54.12 % ( 663 / 1225 )
[03/15 01:52:31  10737s] Density distribution unevenness ratio = 25.223%
[03/15 01:52:31  10737s] RPlace postIncrNP: Density = 1.263333 -> 1.015556.
[03/15 01:52:31  10737s] RPlace postIncrNP Info: Density distribution changes:
[03/15 01:52:31  10737s] [1.10+      ] :	 18 (1.47%) -> 0 (0.00%)
[03/15 01:52:31  10737s] [1.05 - 1.10] :	 53 (4.33%) -> 0 (0.00%)
[03/15 01:52:31  10737s] [1.00 - 1.05] :	 88 (7.18%) -> 6 (0.49%)
[03/15 01:52:31  10737s] [0.95 - 1.00] :	 119 (9.71%) -> 115 (9.39%)
[03/15 01:52:31  10737s] [0.90 - 0.95] :	 94 (7.67%) -> 186 (15.18%)
[03/15 01:52:31  10737s] [0.85 - 0.90] :	 54 (4.41%) -> 128 (10.45%)
[03/15 01:52:31  10737s] [0.80 - 0.85] :	 46 (3.76%) -> 84 (6.86%)
[03/15 01:52:31  10737s] [CPU] RefinePlace/IncrNP (cpu=0:00:25.7, real=0:00:26.0, mem=2609.8MB) @(2:58:31 - 2:58:57).
[03/15 01:52:31  10737s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:25.690, REAL:25.643, MEM:2609.8M
[03/15 01:52:31  10737s] Move report: incrNP moves 33945 insts, mean move: 5.67 um, max move: 78.80 um
[03/15 01:52:31  10737s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_14543_0): (431.80, 492.40) --> (507.00, 496.00)
[03/15 01:52:31  10737s] Move report: Timing Driven Placement moves 33945 insts, mean move: 5.67 um, max move: 78.80 um
[03/15 01:52:31  10737s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_14543_0): (431.80, 492.40) --> (507.00, 496.00)
[03/15 01:52:31  10737s] 	Runtime: CPU: 0:00:25.7 REAL: 0:00:26.0 MEM: 2609.8MB
[03/15 01:52:31  10737s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2609.8M
[03/15 01:52:31  10737s] Starting refinePlace ...
[03/15 01:52:31  10737s] ** Cut row section cpu time 0:00:00.0.
[03/15 01:52:31  10737s]    Spread Effort: high, pre-route mode, useDDP on.
[03/15 01:52:32  10738s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=2609.8MB) @(2:58:57 - 2:58:58).
[03/15 01:52:32  10738s] Move report: preRPlace moves 17658 insts, mean move: 0.70 um, max move: 6.20 um
[03/15 01:52:32  10738s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8165_0): (410.60, 368.20) --> (406.20, 366.40)
[03/15 01:52:32  10738s] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/15 01:52:32  10738s] Move report: Detail placement moves 17658 insts, mean move: 0.70 um, max move: 6.20 um
[03/15 01:52:32  10738s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8165_0): (410.60, 368.20) --> (406.20, 366.40)
[03/15 01:52:32  10738s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2609.8MB
[03/15 01:52:32  10738s] Statistics of distance of Instance movement in refine placement:
[03/15 01:52:32  10738s]   maximum (X+Y) =        79.00 um
[03/15 01:52:32  10738s]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_14543_0) with max move: (431.8, 492.4) -> (507.2, 496)
[03/15 01:52:32  10738s]   mean    (X+Y) =         5.66 um
[03/15 01:52:32  10738s] Total instances flipped for legalization: 53
[03/15 01:52:32  10738s] Summary Report:
[03/15 01:52:32  10738s] Instances move: 34560 (out of 48465 movable)
[03/15 01:52:32  10738s] Instances flipped: 53
[03/15 01:52:32  10738s] Mean displacement: 5.66 um
[03/15 01:52:32  10738s] Max displacement: 79.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_14543_0) (431.8, 492.4) -> (507.2, 496)
[03/15 01:52:32  10738s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 01:52:32  10738s] Total instances moved : 34560
[03/15 01:52:32  10738s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.400, REAL:1.392, MEM:2609.8M
[03/15 01:52:33  10738s] Total net bbox length = 9.707e+05 (5.232e+05 4.475e+05) (ext = 4.213e+04)
[03/15 01:52:33  10738s] Runtime: CPU: 0:00:27.2 REAL: 0:00:27.0 MEM: 2609.8MB
[03/15 01:52:33  10738s] [CPU] RefinePlace/total (cpu=0:00:27.2, real=0:00:27.0, mem=2609.8MB) @(2:58:31 - 2:58:58).
[03/15 01:52:33  10738s] *** Finished refinePlace (2:58:58 mem=2609.8M) ***
[03/15 01:52:33  10738s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.6
[03/15 01:52:33  10738s] OPERPROF: Finished RefinePlace at level 1, CPU:27.250, REAL:27.207, MEM:2609.8M
[03/15 01:52:33  10738s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2609.8M
[03/15 01:52:33  10738s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.115, MEM:2609.8M
[03/15 01:52:33  10739s] Finished re-routing un-routed nets (0:00:00.3 2609.8M)
[03/15 01:52:33  10739s] 
[03/15 01:52:36  10742s] OPERPROF: Starting DPlace-Init at level 1, MEM:2609.8M
[03/15 01:52:36  10742s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2609.8M
[03/15 01:52:36  10742s] OPERPROF:     Starting CMU at level 3, MEM:2609.8M
[03/15 01:52:36  10742s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2609.8M
[03/15 01:52:36  10742s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:2609.8M
[03/15 01:52:36  10742s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.182, MEM:2609.8M
[03/15 01:52:37  10742s] 
[03/15 01:52:37  10742s] Density : 0.6197
[03/15 01:52:37  10742s] Max route overflow : 0.0000
[03/15 01:52:37  10742s] 
[03/15 01:52:37  10742s] 
[03/15 01:52:37  10742s] *** Finish Physical Update (cpu=0:00:32.0 real=0:00:32.0 mem=2609.8M) ***
[03/15 01:52:37  10742s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.4
[03/15 01:52:38  10743s] ** GigaOpt Optimizer WNS Slack -0.845 TNS Slack -1607.627 Density 61.97
[03/15 01:52:38  10743s] Skipped Place ECO bump recovery (WNS opt)
[03/15 01:52:38  10743s] Optimizer WNS Pass 3
[03/15 01:52:38  10743s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.002|    0.000|
|reg2reg   |-0.845|-1607.627|
|HEPG      |-0.845|-1607.627|
|All Paths |-0.845|-1607.627|
+----------+------+---------+

[03/15 01:52:38  10743s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2609.8M
[03/15 01:52:38  10743s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2609.8M
[03/15 01:52:38  10743s] Active Path Group: reg2reg  
[03/15 01:52:38  10743s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:52:38  10743s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:52:38  10743s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:52:38  10743s] |  -0.845|   -0.845|-1607.627|-1607.627|    61.97%|   0:00:00.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:52:39  10744s] |  -0.837|   -0.837|-1605.058|-1605.058|    61.97%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:52:44  10750s] |  -0.832|   -0.832|-1601.217|-1601.217|    61.98%|   0:00:05.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 01:52:45  10750s] |  -0.825|   -0.825|-1599.459|-1599.459|    61.98%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:53:01  10767s] |  -0.823|   -0.823|-1592.033|-1592.033|    61.98%|   0:00:16.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 01:53:14  10780s] |  -0.821|   -0.821|-1589.233|-1589.233|    61.99%|   0:00:13.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 01:53:23  10788s] |  -0.817|   -0.817|-1587.075|-1587.075|    61.99%|   0:00:09.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:54:27  10853s] |  -0.818|   -0.818|-1582.343|-1582.343|    61.98%|   0:01:04.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:54:38  10864s] |  -0.816|   -0.816|-1581.922|-1581.922|    61.98%|   0:00:11.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:54:46  10871s] |  -0.816|   -0.816|-1580.337|-1580.337|    61.98%|   0:00:08.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:54:46  10872s] |  -0.810|   -0.810|-1578.883|-1578.883|    61.99%|   0:00:00.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:56:41  10987s] |  -0.808|   -0.808|-1573.393|-1573.393|    62.00%|   0:01:55.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:57:32  11038s] |  -0.808|   -0.808|-1571.211|-1571.211|    62.00%|   0:00:51.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:57:32  11038s] |  -0.808|   -0.808|-1571.091|-1571.091|    62.00%|   0:00:00.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:57:32  11038s] |  -0.808|   -0.808|-1570.977|-1570.977|    62.00%|   0:00:00.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:57:34  11039s] |  -0.806|   -0.806|-1567.960|-1567.960|    62.04%|   0:00:02.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:58:16  11082s] |  -0.806|   -0.806|-1567.501|-1567.501|    62.03%|   0:00:42.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 01:58:17  11083s] |  -0.800|   -0.800|-1566.117|-1566.117|    62.06%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:58:23  11089s] |  -0.800|   -0.800|-1563.895|-1563.895|    62.07%|   0:00:06.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:58:24  11090s] |  -0.800|   -0.800|-1563.760|-1563.760|    62.07%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/15 01:58:26  11092s] |  -0.796|   -0.796|-1560.450|-1560.450|    62.14%|   0:00:02.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_15_/D   |
[03/15 01:58:33  11099s] |  -0.796|   -0.796|-1558.527|-1558.527|    62.14%|   0:00:07.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 01:58:34  11100s] |  -0.796|   -0.796|-1558.242|-1558.242|    62.14%|   0:00:01.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 01:58:37  11103s] |  -0.794|   -0.794|-1556.073|-1556.073|    62.23%|   0:00:03.0| 2609.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
[03/15 01:58:40  11106s] |  -0.794|   -0.794|-1554.595|-1554.595|    62.23%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
[03/15 01:58:45  11111s] |  -0.792|   -0.792|-1553.527|-1553.527|    62.27%|   0:00:05.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/15 01:58:49  11115s] |  -0.791|   -0.791|-1551.392|-1551.392|    62.26%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/15 01:58:54  11120s] |  -0.791|   -0.791|-1551.354|-1551.354|    62.27%|   0:00:05.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/15 01:59:06  11132s] |  -0.792|   -0.792|-1550.336|-1550.336|    62.36%|   0:00:12.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 01:59:07  11133s] |  -0.790|   -0.790|-1549.045|-1549.045|    62.39%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:59:10  11136s] |  -0.790|   -0.790|-1548.815|-1548.815|    62.39%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 01:59:31  11156s] |  -0.790|   -0.790|-1547.002|-1547.002|    62.43%|   0:00:21.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 01:59:42  11167s] |  -0.789|   -0.789|-1546.835|-1546.835|    62.44%|   0:00:11.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 01:59:45  11171s] |  -0.789|   -0.789|-1546.218|-1546.218|    62.44%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 02:00:01  11187s] |  -0.788|   -0.788|-1545.612|-1545.612|    62.48%|   0:00:16.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 02:00:03  11189s] |  -0.788|   -0.788|-1545.395|-1545.395|    62.48%|   0:00:02.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 02:00:04  11190s] |  -0.788|   -0.788|-1545.385|-1545.385|    62.48%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 02:00:09  11195s] |  -0.787|   -0.787|-1544.801|-1544.801|    62.50%|   0:00:05.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/15 02:00:12  11198s] |  -0.787|   -0.787|-1544.630|-1544.630|    62.50%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/15 02:00:31  11217s] |  -0.786|   -0.786|-1543.057|-1543.057|    62.55%|   0:00:19.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 02:00:34  11220s] |  -0.786|   -0.786|-1541.668|-1541.668|    62.55%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 02:00:34  11220s] |  -0.786|   -0.786|-1541.489|-1541.489|    62.55%|   0:00:00.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 02:00:50  11236s] |  -0.784|   -0.784|-1539.853|-1539.853|    62.59%|   0:00:16.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 02:00:54  11240s] |  -0.784|   -0.784|-1539.181|-1539.181|    62.59%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 02:01:08  11254s] |  -0.783|   -0.783|-1538.012|-1538.012|    62.64%|   0:00:14.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/15 02:01:24  11270s] |  -0.783|   -0.783|-1536.613|-1536.613|    62.68%|   0:00:16.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 02:01:33  11279s] |  -0.782|   -0.782|-1535.416|-1535.416|    62.70%|   0:00:09.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:01:36  11282s] |  -0.782|   -0.782|-1535.108|-1535.108|    62.70%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:01:48  11294s] |  -0.781|   -0.781|-1533.804|-1533.804|    62.74%|   0:00:12.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 02:01:51  11297s] |  -0.781|   -0.781|-1532.796|-1532.796|    62.75%|   0:00:03.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 02:02:03  11309s] |  -0.780|   -0.780|-1531.504|-1531.504|    62.80%|   0:00:12.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:02:07  11313s] |  -0.780|   -0.780|-1531.174|-1531.174|    62.80%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:02:11  11317s] |  -0.779|   -0.779|-1530.582|-1530.582|    62.85%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 02:02:15  11321s] |  -0.780|   -0.780|-1530.505|-1530.505|    62.85%|   0:00:04.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 02:02:21  11327s] |  -0.779|   -0.779|-1529.854|-1529.854|    62.87%|   0:00:06.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
[03/15 02:02:33  11339s] |  -0.778|   -0.778|-1528.781|-1528.781|    62.92%|   0:00:12.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:02:38  11344s] |  -0.778|   -0.778|-1528.438|-1528.438|    62.92%|   0:00:05.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:03:16  11382s] |  -0.780|   -0.780|-1527.453|-1527.453|    62.98%|   0:00:38.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:03:17  11384s] |  -0.778|   -0.778|-1527.198|-1527.198|    62.99%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:03:19  11385s] |  -0.778|   -0.778|-1526.711|-1526.711|    63.00%|   0:00:02.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:03:33  11400s] |  -0.778|   -0.778|-1526.200|-1526.200|    63.09%|   0:00:14.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 02:03:52  11418s] |  -0.778|   -0.778|-1525.814|-1525.814|    63.17%|   0:00:19.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 02:03:52  11418s] Starting generalSmallTnsOpt
[03/15 02:03:52  11418s] Ending generalSmallTnsOpt End
[03/15 02:03:53  11419s] Analyzing useful skew in preCTS mode ...
[03/15 02:03:53  11419s] skewClock did not found any end points to delay or to advance
[03/15 02:03:53  11419s]  ** Useful skew failure reasons **
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] skewClock did not found any end points to delay or to advance
[03/15 02:03:53  11419s]  ** Useful skew failure reasons **
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] skewClock did not found any end points to delay or to advance
[03/15 02:03:53  11419s]  ** Useful skew failure reasons **
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:03:53  11419s] skewClock did not found any end points to delay or to advance
[03/15 02:03:53  11419s] Finish useful skew analysis
[03/15 02:03:54  11420s] |  -0.778|   -0.778|-1525.745|-1525.745|    63.17%|   0:00:02.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 02:03:54  11420s] |  -0.778|   -0.778|-1525.580|-1525.580|    63.18%|   0:00:00.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 02:03:55  11421s] |  -0.779|   -0.779|-1525.564|-1525.564|    63.20%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 02:03:56  11422s] |  -0.779|   -0.779|-1525.588|-1525.588|    63.20%|   0:00:01.0| 2586.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 02:03:56  11422s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:03:56  11422s] 
[03/15 02:03:56  11422s] *** Finish Core Optimize Step (cpu=0:11:19 real=0:11:18 mem=2586.8M) ***
[03/15 02:03:56  11422s] Active Path Group: default 
[03/15 02:03:56  11422s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:03:56  11422s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:03:56  11422s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:03:56  11422s] |   0.002|   -0.779|   0.000|-1525.588|    63.20%|   0:00:00.0| 2586.8M|   WC_VIEW|  default| out[133]                                           |
[03/15 02:03:57  11423s] |   0.002|   -0.779|   0.000|-1525.588|    63.21%|   0:00:01.0| 2586.8M|   WC_VIEW|  default| out[133]                                           |
[03/15 02:03:57  11423s] |   0.003|   -0.779|   0.000|-1525.588|    63.21%|   0:00:00.0| 2586.8M|   WC_VIEW|  default| out[123]                                           |
[03/15 02:03:57  11423s] |   0.004|   -0.779|   0.000|-1525.588|    63.21%|   0:00:00.0| 2586.8M|   WC_VIEW|  default| out[121]                                           |
[03/15 02:03:57  11423s] |   0.009|   -0.779|   0.000|-1525.588|    63.21%|   0:00:00.0| 2586.8M|   WC_VIEW|  default| out[130]                                           |
[03/15 02:03:58  11424s] |   0.012|   -0.779|   0.000|-1524.193|    63.21%|   0:00:01.0| 2529.0M|   WC_VIEW|  default| out[135]                                           |
[03/15 02:03:58  11425s] |   0.019|   -0.779|   0.000|-1524.193|    63.22%|   0:00:00.0| 2529.0M|   WC_VIEW|  default| kmem_instance/Q_reg_111_/D                         |
[03/15 02:03:58  11425s] |   0.019|   -0.779|   0.000|-1524.193|    63.22%|   0:00:00.0| 2529.0M|   WC_VIEW|  default| kmem_instance/Q_reg_111_/D                         |
[03/15 02:03:58  11425s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:03:58  11425s] 
[03/15 02:03:58  11425s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=2529.0M) ***
[03/15 02:03:59  11425s] 
[03/15 02:03:59  11425s] *** Finished Optimize Step Cumulative (cpu=0:11:21 real=0:11:21 mem=2529.0M) ***
[03/15 02:03:59  11425s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-0.779|-1524.193|
|HEPG      |-0.779|-1524.193|
|All Paths |-0.779|-1524.193|
+----------+------+---------+

[03/15 02:03:59  11425s] ** GigaOpt Optimizer WNS Slack -0.779 TNS Slack -1524.193 Density 63.22
[03/15 02:03:59  11425s] Placement Snapshot: Density distribution:
[03/15 02:03:59  11425s] [1.00 -  +++]: 275 (22.45%)
[03/15 02:03:59  11425s] [0.95 - 1.00]: 14 (1.14%)
[03/15 02:03:59  11425s] [0.90 - 0.95]: 6 (0.49%)
[03/15 02:03:59  11425s] [0.85 - 0.90]: 7 (0.57%)
[03/15 02:03:59  11425s] [0.80 - 0.85]: 3 (0.24%)
[03/15 02:03:59  11425s] [0.75 - 0.80]: 3 (0.24%)
[03/15 02:03:59  11425s] [0.70 - 0.75]: 3 (0.24%)
[03/15 02:03:59  11425s] [0.65 - 0.70]: 2 (0.16%)
[03/15 02:03:59  11425s] [0.60 - 0.65]: 10 (0.82%)
[03/15 02:03:59  11425s] [0.55 - 0.60]: 7 (0.57%)
[03/15 02:03:59  11425s] [0.50 - 0.55]: 14 (1.14%)
[03/15 02:03:59  11425s] [0.45 - 0.50]: 11 (0.90%)
[03/15 02:03:59  11425s] [0.40 - 0.45]: 20 (1.63%)
[03/15 02:03:59  11425s] [0.35 - 0.40]: 57 (4.65%)
[03/15 02:03:59  11425s] [0.30 - 0.35]: 117 (9.55%)
[03/15 02:03:59  11425s] [0.25 - 0.30]: 132 (10.78%)
[03/15 02:03:59  11425s] [0.20 - 0.25]: 79 (6.45%)
[03/15 02:03:59  11425s] [0.15 - 0.20]: 92 (7.51%)
[03/15 02:03:59  11425s] [0.10 - 0.15]: 156 (12.73%)
[03/15 02:03:59  11425s] [0.05 - 0.10]: 148 (12.08%)
[03/15 02:03:59  11425s] [0.00 - 0.05]: 69 (5.63%)
[03/15 02:03:59  11425s] Begin: Area Reclaim Optimization
[03/15 02:03:59  11425s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:10:25.2/3:26:04.8 (0.9), mem = 2529.0M
[03/15 02:03:59  11425s] (I,S,L,T): WC_VIEW: 149.142, 61.8451, 2.55413, 213.542
[03/15 02:04:00  11426s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2529.0M
[03/15 02:04:00  11426s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2529.0M
[03/15 02:04:01  11427s] Reclaim Optimization WNS Slack -0.779  TNS Slack -1524.193 Density 63.22
[03/15 02:04:01  11427s] +----------+---------+--------+---------+------------+--------+
[03/15 02:04:01  11427s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 02:04:01  11427s] +----------+---------+--------+---------+------------+--------+
[03/15 02:04:01  11427s] |    63.22%|        -|  -0.779|-1524.193|   0:00:00.0| 2529.0M|
[03/15 02:04:01  11427s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 02:04:06  11432s] |    63.13%|      171|  -0.779|-1523.474|   0:00:05.0| 2529.0M|
[03/15 02:04:28  11454s] |    62.62%|     2148|  -0.776|-1521.399|   0:00:22.0| 2529.0M|
[03/15 02:04:29  11455s] |    62.62%|        5|  -0.776|-1521.399|   0:00:01.0| 2529.0M|
[03/15 02:04:29  11455s] |    62.62%|        0|  -0.776|-1521.399|   0:00:00.0| 2529.0M|
[03/15 02:04:29  11455s] +----------+---------+--------+---------+------------+--------+
[03/15 02:04:29  11455s] Reclaim Optimization End WNS Slack -0.776  TNS Slack -1521.399 Density 62.62
[03/15 02:04:29  11455s] 
[03/15 02:04:29  11455s] ** Summary: Restruct = 0 Buffer Deletion = 34 Declone = 150 Resize = 1634 **
[03/15 02:04:29  11455s] --------------------------------------------------------------
[03/15 02:04:29  11455s] |                                   | Total     | Sequential |
[03/15 02:04:29  11455s] --------------------------------------------------------------
[03/15 02:04:29  11455s] | Num insts resized                 |    1629  |       0    |
[03/15 02:04:29  11455s] | Num insts undone                  |     519  |       0    |
[03/15 02:04:29  11455s] | Num insts Downsized               |    1629  |       0    |
[03/15 02:04:29  11455s] | Num insts Samesized               |       0  |       0    |
[03/15 02:04:29  11455s] | Num insts Upsized                 |       0  |       0    |
[03/15 02:04:29  11455s] | Num multiple commits+uncommits    |       5  |       -    |
[03/15 02:04:29  11455s] --------------------------------------------------------------
[03/15 02:04:29  11455s] **** Begin NDR-Layer Usage Statistics ****
[03/15 02:04:29  11455s] Layer 7 has 1309 constrained nets 
[03/15 02:04:29  11455s] **** End NDR-Layer Usage Statistics ****
[03/15 02:04:29  11455s] End: Core Area Reclaim Optimization (cpu = 0:00:30.7) (real = 0:00:30.0) **
[03/15 02:04:30  11456s] (I,S,L,T): WC_VIEW: 148.229, 61.2069, 2.51598, 211.952
[03/15 02:04:30  11456s] *** AreaOpt [finish] : cpu/real = 0:00:31.0/0:00:31.0 (1.0), totSession cpu/real = 3:10:56.3/3:26:35.7 (0.9), mem = 2529.0M
[03/15 02:04:30  11456s] 
[03/15 02:04:30  11456s] =============================================================================================
[03/15 02:04:30  11456s]  Step TAT Report for AreaOpt #6
[03/15 02:04:30  11456s] =============================================================================================
[03/15 02:04:30  11456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 02:04:30  11456s] ---------------------------------------------------------------------------------------------
[03/15 02:04:30  11456s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 02:04:30  11456s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 02:04:30  11456s] [ OptSingleIteration     ]      4   0:00:00.7  (   2.2 % )     0:00:27.6 /  0:00:27.6    1.0
[03/15 02:04:30  11456s] [ OptGetWeight           ]    214   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.1
[03/15 02:04:30  11456s] [ OptEval                ]    214   0:00:16.6  (  53.5 % )     0:00:16.6 /  0:00:16.5    1.0
[03/15 02:04:30  11456s] [ OptCommit              ]    214   0:00:00.5  (   1.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 02:04:30  11456s] [ IncrTimingUpdate       ]    117   0:00:05.2  (  16.8 % )     0:00:05.2 /  0:00:05.2    1.0
[03/15 02:04:30  11456s] [ PostCommitDelayUpdate  ]    253   0:00:01.0  (   3.2 % )     0:00:04.6 /  0:00:04.6    1.0
[03/15 02:04:30  11456s] [ IncrDelayCalc          ]    402   0:00:03.6  (  11.7 % )     0:00:03.6 /  0:00:03.6    1.0
[03/15 02:04:30  11456s] [ MISC                   ]          0:00:03.0  (   9.6 % )     0:00:03.0 /  0:00:03.0    1.0
[03/15 02:04:30  11456s] ---------------------------------------------------------------------------------------------
[03/15 02:04:30  11456s]  AreaOpt #6 TOTAL                   0:00:31.0  ( 100.0 % )     0:00:31.0 /  0:00:31.0    1.0
[03/15 02:04:30  11456s] ---------------------------------------------------------------------------------------------
[03/15 02:04:30  11456s] 
[03/15 02:04:30  11456s] End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2490.97M, totSessionCpu=3:10:56).
[03/15 02:04:30  11456s] Placement Snapshot: Density distribution:
[03/15 02:04:30  11456s] [1.00 -  +++]: 275 (22.45%)
[03/15 02:04:30  11456s] [0.95 - 1.00]: 14 (1.14%)
[03/15 02:04:30  11456s] [0.90 - 0.95]: 6 (0.49%)
[03/15 02:04:30  11456s] [0.85 - 0.90]: 7 (0.57%)
[03/15 02:04:30  11456s] [0.80 - 0.85]: 3 (0.24%)
[03/15 02:04:30  11456s] [0.75 - 0.80]: 3 (0.24%)
[03/15 02:04:30  11456s] [0.70 - 0.75]: 3 (0.24%)
[03/15 02:04:30  11456s] [0.65 - 0.70]: 2 (0.16%)
[03/15 02:04:30  11456s] [0.60 - 0.65]: 10 (0.82%)
[03/15 02:04:30  11456s] [0.55 - 0.60]: 10 (0.82%)
[03/15 02:04:30  11456s] [0.50 - 0.55]: 11 (0.90%)
[03/15 02:04:30  11456s] [0.45 - 0.50]: 11 (0.90%)
[03/15 02:04:30  11456s] [0.40 - 0.45]: 20 (1.63%)
[03/15 02:04:30  11456s] [0.35 - 0.40]: 57 (4.65%)
[03/15 02:04:30  11456s] [0.30 - 0.35]: 124 (10.12%)
[03/15 02:04:30  11456s] [0.25 - 0.30]: 140 (11.43%)
[03/15 02:04:30  11456s] [0.20 - 0.25]: 80 (6.53%)
[03/15 02:04:30  11456s] [0.15 - 0.20]: 114 (9.31%)
[03/15 02:04:30  11456s] [0.10 - 0.15]: 158 (12.90%)
[03/15 02:04:30  11456s] [0.05 - 0.10]: 134 (10.94%)
[03/15 02:04:30  11456s] [0.00 - 0.05]: 43 (3.51%)
[03/15 02:04:30  11456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.5
[03/15 02:04:30  11456s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.132, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF:       Starting CMU at level 4, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.006, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.128, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.203, MEM:2491.0M
[03/15 02:04:30  11456s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.203, MEM:2491.0M
[03/15 02:04:30  11456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.7
[03/15 02:04:30  11456s] OPERPROF: Starting RefinePlace at level 1, MEM:2491.0M
[03/15 02:04:30  11456s] *** Starting refinePlace (3:10:57 mem=2491.0M) ***
[03/15 02:04:30  11456s] Total net bbox length = 9.757e+05 (5.259e+05 4.498e+05) (ext = 4.214e+04)
[03/15 02:04:30  11456s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:04:30  11456s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:04:30  11456s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2491.0M
[03/15 02:04:30  11457s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2491.0M
[03/15 02:04:30  11457s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.030, MEM:2491.0M
[03/15 02:04:30  11457s] default core: bins with density > 0.750 = 54.37 % ( 666 / 1225 )
[03/15 02:04:30  11457s] Density distribution unevenness ratio = 25.240%
[03/15 02:04:30  11457s] RPlace IncrNP: Rollback Lev = -3
[03/15 02:04:30  11457s] RPlace: Density =1.097778, incremental np is triggered.
[03/15 02:04:30  11457s] OPERPROF:     Starting spMPad at level 3, MEM:2491.0M
[03/15 02:04:30  11457s] OPERPROF:       Starting spContextMPad at level 4, MEM:2491.0M
[03/15 02:04:30  11457s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2491.0M
[03/15 02:04:30  11457s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.010, MEM:2491.0M
[03/15 02:04:31  11457s] nrCritNet: 1.98% ( 1050 / 53054 ) cutoffSlk: -792.3ps stdDelay: 14.5ps
[03/15 02:04:31  11457s] OPERPROF:     Starting npMain at level 3, MEM:2491.0M
[03/15 02:04:31  11457s] incrNP th 1.000, 0.100
[03/15 02:04:31  11458s] limitMaxMove 0, priorityInstMaxMove -1
[03/15 02:04:31  11458s] SP #FI/SF FL/PI 0/16056 0/0
[03/15 02:04:31  11458s] OPERPROF:       Starting npPlace at level 4, MEM:2521.4M
[03/15 02:04:32  11458s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 02:04:32  11458s] No instances found in the vector
[03/15 02:04:32  11458s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2625.4M, DRC: 0)
[03/15 02:04:32  11458s] 0 (out of 0) MH cells were successfully legalized.
[03/15 02:04:37  11464s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 02:04:37  11464s] No instances found in the vector
[03/15 02:04:37  11464s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2651.6M, DRC: 0)
[03/15 02:04:37  11464s] 0 (out of 0) MH cells were successfully legalized.
[03/15 02:04:44  11470s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 02:04:44  11470s] No instances found in the vector
[03/15 02:04:44  11470s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2652.6M, DRC: 0)
[03/15 02:04:44  11470s] 0 (out of 0) MH cells were successfully legalized.
[03/15 02:04:49  11476s] OPERPROF:       Finished npPlace at level 4, CPU:18.040, REAL:17.968, MEM:2658.1M
[03/15 02:04:50  11476s] OPERPROF:     Finished npMain at level 3, CPU:18.900, REAL:18.844, MEM:2658.1M
[03/15 02:04:50  11476s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2658.1M
[03/15 02:04:50  11476s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.031, MEM:2658.1M
[03/15 02:04:50  11476s] default core: bins with density > 0.750 = 58.12 % ( 712 / 1225 )
[03/15 02:04:50  11476s] Density distribution unevenness ratio = 24.834%
[03/15 02:04:50  11476s] RPlace postIncrNP: Density = 1.097778 -> 0.984444.
[03/15 02:04:50  11476s] RPlace postIncrNP Info: Density distribution changes:
[03/15 02:04:50  11476s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 02:04:50  11476s] [1.05 - 1.10] :	 8 (0.65%) -> 0 (0.00%)
[03/15 02:04:50  11476s] [1.00 - 1.05] :	 33 (2.69%) -> 0 (0.00%)
[03/15 02:04:50  11476s] [0.95 - 1.00] :	 128 (10.45%) -> 69 (5.63%)
[03/15 02:04:50  11476s] [0.90 - 0.95] :	 163 (13.31%) -> 227 (18.53%)
[03/15 02:04:50  11476s] [0.85 - 0.90] :	 116 (9.47%) -> 170 (13.88%)
[03/15 02:04:50  11476s] [0.80 - 0.85] :	 81 (6.61%) -> 112 (9.14%)
[03/15 02:04:50  11476s] [CPU] RefinePlace/IncrNP (cpu=0:00:19.4, real=0:00:20.0, mem=2658.1MB) @(3:10:57 - 3:11:16).
[03/15 02:04:50  11476s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:19.380, REAL:19.325, MEM:2658.1M
[03/15 02:04:50  11476s] Move report: incrNP moves 32401 insts, mean move: 3.15 um, max move: 48.20 um
[03/15 02:04:50  11476s] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC2808_q_temp_154): (219.20, 339.40) --> (244.00, 362.80)
[03/15 02:04:50  11476s] Move report: Timing Driven Placement moves 32401 insts, mean move: 3.15 um, max move: 48.20 um
[03/15 02:04:50  11476s] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC2808_q_temp_154): (219.20, 339.40) --> (244.00, 362.80)
[03/15 02:04:50  11476s] 	Runtime: CPU: 0:00:19.4 REAL: 0:00:20.0 MEM: 2658.1MB
[03/15 02:04:50  11476s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2658.1M
[03/15 02:04:50  11476s] Starting refinePlace ...
[03/15 02:04:50  11476s] ** Cut row section cpu time 0:00:00.0.
[03/15 02:04:50  11476s]    Spread Effort: high, pre-route mode, useDDP on.
[03/15 02:04:51  11477s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=2658.1MB) @(3:11:16 - 3:11:18).
[03/15 02:04:51  11477s] Move report: preRPlace moves 15942 insts, mean move: 0.59 um, max move: 8.00 um
[03/15 02:04:51  11477s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1512): (429.40, 447.40) --> (432.00, 452.80)
[03/15 02:04:51  11477s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 02:04:51  11477s] Move report: Detail placement moves 15942 insts, mean move: 0.59 um, max move: 8.00 um
[03/15 02:04:51  11477s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1512): (429.40, 447.40) --> (432.00, 452.80)
[03/15 02:04:51  11477s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2658.1MB
[03/15 02:04:51  11477s] Statistics of distance of Instance movement in refine placement:
[03/15 02:04:51  11477s]   maximum (X+Y) =        47.40 um
[03/15 02:04:51  11477s]   inst (mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC2808_q_temp_154) with max move: (219.2, 339.4) -> (243.2, 362.8)
[03/15 02:04:51  11477s]   mean    (X+Y) =         3.14 um
[03/15 02:04:51  11477s] Total instances flipped for legalization: 45
[03/15 02:04:51  11477s] Summary Report:
[03/15 02:04:51  11477s] Instances move: 33432 (out of 49185 movable)
[03/15 02:04:51  11477s] Instances flipped: 45
[03/15 02:04:51  11477s] Mean displacement: 3.14 um
[03/15 02:04:51  11477s] Max displacement: 47.40 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC2808_q_temp_154) (219.2, 339.4) -> (243.2, 362.8)
[03/15 02:04:51  11477s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/15 02:04:51  11477s] Total instances moved : 33432
[03/15 02:04:51  11477s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.460, REAL:1.466, MEM:2658.1M
[03/15 02:04:51  11477s] Total net bbox length = 9.841e+05 (5.325e+05 4.516e+05) (ext = 4.211e+04)
[03/15 02:04:51  11477s] Runtime: CPU: 0:00:21.0 REAL: 0:00:21.0 MEM: 2658.1MB
[03/15 02:04:51  11477s] [CPU] RefinePlace/total (cpu=0:00:21.0, real=0:00:21.0, mem=2658.1MB) @(3:10:57 - 3:11:18).
[03/15 02:04:51  11477s] *** Finished refinePlace (3:11:18 mem=2658.1M) ***
[03/15 02:04:51  11477s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.7
[03/15 02:04:51  11477s] OPERPROF: Finished RefinePlace at level 1, CPU:21.030, REAL:20.974, MEM:2658.1M
[03/15 02:04:51  11478s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2658.1M
[03/15 02:04:51  11478s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.127, MEM:2658.1M
[03/15 02:04:52  11478s] Finished re-routing un-routed nets (0:00:00.2 2658.1M)
[03/15 02:04:52  11478s] 
[03/15 02:04:54  11480s] OPERPROF: Starting DPlace-Init at level 1, MEM:2658.1M
[03/15 02:04:54  11480s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2658.1M
[03/15 02:04:54  11480s] OPERPROF:     Starting CMU at level 3, MEM:2658.1M
[03/15 02:04:54  11480s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2658.1M
[03/15 02:04:54  11480s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.114, MEM:2658.1M
[03/15 02:04:54  11480s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.189, MEM:2658.1M
[03/15 02:04:54  11481s] 
[03/15 02:04:54  11481s] Density : 0.6262
[03/15 02:04:54  11481s] Max route overflow : 0.0000
[03/15 02:04:54  11481s] 
[03/15 02:04:54  11481s] 
[03/15 02:04:54  11481s] *** Finish Physical Update (cpu=0:00:24.9 real=0:00:24.0 mem=2658.1M) ***
[03/15 02:04:54  11481s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.5
[03/15 02:04:55  11482s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -1539.090 Density 62.62
[03/15 02:04:55  11482s] Skipped Place ECO bump recovery (WNS opt)
[03/15 02:04:55  11482s] Optimizer WNS Pass 4
[03/15 02:04:55  11482s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.002|    0.000|
|reg2reg   |-0.814|-1539.090|
|HEPG      |-0.814|-1539.090|
|All Paths |-0.814|-1539.090|
+----------+------+---------+

[03/15 02:04:55  11482s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2658.1M
[03/15 02:04:55  11482s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2658.1M
[03/15 02:04:56  11482s] Active Path Group: reg2reg  
[03/15 02:04:56  11482s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:04:56  11482s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:04:56  11482s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:04:56  11482s] |  -0.814|   -0.814|-1539.090|-1539.090|    62.62%|   0:00:00.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:04:56  11483s] |  -0.807|   -0.807|-1538.402|-1538.402|    62.62%|   0:00:00.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 02:04:57  11483s] |  -0.796|   -0.796|-1537.862|-1537.862|    62.62%|   0:00:01.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 02:05:42  11528s] |  -0.793|   -0.793|-1536.832|-1536.832|    62.61%|   0:00:45.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:06:11  11558s] |  -0.790|   -0.790|-1536.581|-1536.581|    62.61%|   0:00:29.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:06:54  11600s] |  -0.790|   -0.790|-1535.827|-1535.827|    62.61%|   0:00:43.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:06:55  11601s] |  -0.787|   -0.787|-1533.907|-1533.907|    62.63%|   0:00:01.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 02:07:58  11665s] |  -0.783|   -0.783|-1532.271|-1532.271|    62.63%|   0:01:03.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 02:11:00  11847s] |  -0.781|   -0.781|-1529.898|-1529.898|    62.62%|   0:03:02.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 02:12:18  11925s] |  -0.781|   -0.781|-1528.261|-1528.261|    62.62%|   0:01:18.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 02:12:28  11935s] |  -0.781|   -0.781|-1528.191|-1528.191|    62.62%|   0:00:10.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 02:12:31  11938s] |  -0.782|   -0.782|-1525.219|-1525.219|    62.68%|   0:00:03.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:12:45  11952s] |  -0.779|   -0.779|-1524.420|-1524.420|    62.69%|   0:00:14.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:14:52  12079s] |  -0.779|   -0.779|-1524.067|-1524.067|    62.69%|   0:02:07.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:14:59  12086s] |  -0.778|   -0.778|-1522.807|-1522.807|    62.73%|   0:00:07.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:15:22  12109s] |  -0.774|   -0.774|-1521.221|-1521.221|    62.75%|   0:00:23.0| 2658.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:23:02  12569s] |  -0.774|   -0.774|-1519.732|-1519.732|    62.74%|   0:07:40.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:23:46  12613s] |  -0.774|   -0.774|-1519.054|-1519.054|    62.74%|   0:00:44.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:23:46  12613s] |  -0.774|   -0.774|-1519.046|-1519.046|    62.74%|   0:00:00.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:24:00  12627s] |  -0.774|   -0.774|-1518.734|-1518.734|    62.88%|   0:00:14.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 02:24:18  12646s] |  -0.774|   -0.774|-1516.765|-1516.765|    62.91%|   0:00:18.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 02:24:19  12646s] |  -0.774|   -0.774|-1516.365|-1516.365|    62.92%|   0:00:01.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 02:26:14  12761s] |  -0.775|   -0.775|-1515.429|-1515.429|    62.98%|   0:01:55.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/15 02:26:44  12792s] Starting generalSmallTnsOpt
[03/15 02:26:44  12792s] Ending generalSmallTnsOpt End
[03/15 02:26:45  12793s] Analyzing useful skew in preCTS mode ...
[03/15 02:26:45  12793s] skewClock did not found any end points to delay or to advance
[03/15 02:26:45  12793s]  ** Useful skew failure reasons **
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] skewClock did not found any end points to delay or to advance
[03/15 02:26:45  12793s]  ** Useful skew failure reasons **
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] skewClock did not found any end points to delay or to advance
[03/15 02:26:45  12793s]  ** Useful skew failure reasons **
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 02:26:45  12793s] skewClock did not found any end points to delay or to advance
[03/15 02:26:45  12793s] Finish useful skew analysis
[03/15 02:26:48  12796s] |  -0.776|   -0.776|-1515.624|-1515.624|    63.07%|   0:00:34.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 02:26:48  12796s] |  -0.776|   -0.776|-1515.623|-1515.623|    63.07%|   0:00:00.0| 2656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 02:26:48  12796s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:26:48  12796s] 
[03/15 02:26:48  12796s] *** Finish Core Optimize Step (cpu=0:21:54 real=0:21:52 mem=2656.1M) ***
[03/15 02:26:48  12796s] Active Path Group: default 
[03/15 02:26:48  12796s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:26:48  12796s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:26:48  12796s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:26:48  12796s] |   0.002|   -0.776|   0.000|-1515.623|    63.07%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/15 02:26:48  12796s] |        |         |        |         |          |            |        |          |         | _reg_111_/E                                        |
[03/15 02:26:48  12796s] |   0.004|   -0.776|   0.000|-1515.624|    63.07%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| out[114]                                           |
[03/15 02:26:49  12797s] |   0.010|   -0.776|   0.000|-1515.624|    63.07%|   0:00:01.0| 2656.1M|   WC_VIEW|  default| out[117]                                           |
[03/15 02:26:50  12798s] |   0.011|   -0.776|   0.000|-1515.624|    63.08%|   0:00:01.0| 2656.1M|   WC_VIEW|  default| out[130]                                           |
[03/15 02:26:50  12798s] |   0.012|   -0.776|   0.000|-1515.624|    63.08%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| out[135]                                           |
[03/15 02:26:50  12798s] |   0.017|   -0.776|   0.000|-1515.624|    63.08%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| out[138]                                           |
[03/15 02:26:50  12798s] |   0.017|   -0.776|   0.000|-1515.623|    63.08%|   0:00:00.0| 2656.1M|   WC_VIEW|  default| out[138]                                           |
[03/15 02:26:50  12798s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:26:50  12798s] 
[03/15 02:26:50  12798s] *** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=2656.1M) ***
[03/15 02:26:50  12798s] 
[03/15 02:26:50  12798s] *** Finished Optimize Step Cumulative (cpu=0:21:56 real=0:21:54 mem=2656.1M) ***
[03/15 02:26:50  12798s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-0.776|-1515.623|
|HEPG      |-0.776|-1515.623|
|All Paths |-0.776|-1515.623|
+----------+------+---------+

[03/15 02:26:50  12798s] ** GigaOpt Optimizer WNS Slack -0.776 TNS Slack -1515.623 Density 63.08
[03/15 02:26:50  12798s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.6
[03/15 02:26:51  12798s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.133, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:       Starting CMU at level 4, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.119, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.191, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.191, MEM:2656.1M
[03/15 02:26:51  12799s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.8
[03/15 02:26:51  12799s] OPERPROF: Starting RefinePlace at level 1, MEM:2656.1M
[03/15 02:26:51  12799s] *** Starting refinePlace (3:33:19 mem=2656.1M) ***
[03/15 02:26:51  12799s] Total net bbox length = 9.879e+05 (5.346e+05 4.534e+05) (ext = 4.211e+04)
[03/15 02:26:51  12799s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:26:51  12799s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:26:51  12799s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.028, MEM:2656.1M
[03/15 02:26:51  12799s] default core: bins with density > 0.750 = 58.20 % ( 713 / 1225 )
[03/15 02:26:51  12799s] Density distribution unevenness ratio = 24.840%
[03/15 02:26:51  12799s] RPlace IncrNP: Rollback Lev = -3
[03/15 02:26:51  12799s] RPlace: Density =1.084444, incremental np is triggered.
[03/15 02:26:51  12799s] OPERPROF:     Starting spMPad at level 3, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:       Starting spContextMPad at level 4, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2656.1M
[03/15 02:26:51  12799s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.009, MEM:2656.1M
[03/15 02:26:51  12799s] nrCritNet: 1.90% ( 1019 / 53657 ) cutoffSlk: -788.1ps stdDelay: 14.5ps
[03/15 02:26:51  12799s] OPERPROF:     Starting npMain at level 3, MEM:2656.1M
[03/15 02:26:51  12799s] incrNP th 1.000, 0.100
[03/15 02:26:52  12800s] limitMaxMove 0, priorityInstMaxMove -1
[03/15 02:26:52  12800s] SP #FI/SF FL/PI 0/23187 0/0
[03/15 02:26:52  12800s] OPERPROF:       Starting npPlace at level 4, MEM:2656.1M
[03/15 02:26:52  12800s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 02:26:52  12800s] No instances found in the vector
[03/15 02:26:52  12800s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2689.1M, DRC: 0)
[03/15 02:26:52  12800s] 0 (out of 0) MH cells were successfully legalized.
[03/15 02:26:56  12804s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 02:26:56  12804s] No instances found in the vector
[03/15 02:26:56  12804s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2710.1M, DRC: 0)
[03/15 02:26:56  12804s] 0 (out of 0) MH cells were successfully legalized.
[03/15 02:27:00  12808s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 02:27:00  12808s] No instances found in the vector
[03/15 02:27:00  12808s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2712.4M, DRC: 0)
[03/15 02:27:00  12808s] 0 (out of 0) MH cells were successfully legalized.
[03/15 02:27:05  12813s] OPERPROF:       Finished npPlace at level 4, CPU:13.420, REAL:13.406, MEM:2715.6M
[03/15 02:27:06  12814s] OPERPROF:     Finished npMain at level 3, CPU:14.260, REAL:14.239, MEM:2712.6M
[03/15 02:27:06  12814s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2712.6M
[03/15 02:27:06  12814s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.028, MEM:2712.6M
[03/15 02:27:06  12814s] default core: bins with density > 0.750 = 58.37 % ( 715 / 1225 )
[03/15 02:27:06  12814s] Density distribution unevenness ratio = 24.638%
[03/15 02:27:06  12814s] RPlace postIncrNP: Density = 1.084444 -> 0.998889.
[03/15 02:27:06  12814s] RPlace postIncrNP Info: Density distribution changes:
[03/15 02:27:06  12814s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 02:27:06  12814s] [1.05 - 1.10] :	 2 (0.16%) -> 0 (0.00%)
[03/15 02:27:06  12814s] [1.00 - 1.05] :	 3 (0.24%) -> 0 (0.00%)
[03/15 02:27:06  12814s] [0.95 - 1.00] :	 89 (7.27%) -> 91 (7.43%)
[03/15 02:27:06  12814s] [0.90 - 0.95] :	 239 (19.51%) -> 228 (18.61%)
[03/15 02:27:06  12814s] [0.85 - 0.90] :	 145 (11.84%) -> 162 (13.22%)
[03/15 02:27:06  12814s] [0.80 - 0.85] :	 112 (9.14%) -> 110 (8.98%)
[03/15 02:27:06  12814s] [CPU] RefinePlace/IncrNP (cpu=0:00:14.7, real=0:00:15.0, mem=2712.6MB) @(3:33:19 - 3:33:34).
[03/15 02:27:06  12814s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:14.690, REAL:14.662, MEM:2712.6M
[03/15 02:27:06  12814s] Move report: incrNP moves 25644 insts, mean move: 2.36 um, max move: 48.80 um
[03/15 02:27:06  12814s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_17481_0): (236.60, 445.60) --> (267.40, 427.60)
[03/15 02:27:06  12814s] Move report: Timing Driven Placement moves 25644 insts, mean move: 2.36 um, max move: 48.80 um
[03/15 02:27:06  12814s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_17481_0): (236.60, 445.60) --> (267.40, 427.60)
[03/15 02:27:06  12814s] 	Runtime: CPU: 0:00:14.7 REAL: 0:00:15.0 MEM: 2712.6MB
[03/15 02:27:06  12814s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2712.6M
[03/15 02:27:06  12814s] Starting refinePlace ...
[03/15 02:27:06  12814s] ** Cut row section cpu time 0:00:00.0.
[03/15 02:27:06  12814s]    Spread Effort: high, pre-route mode, useDDP on.
[03/15 02:27:07  12815s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=2712.6MB) @(3:33:34 - 3:33:35).
[03/15 02:27:07  12815s] Move report: preRPlace moves 15193 insts, mean move: 0.66 um, max move: 7.60 um
[03/15 02:27:07  12815s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11766_0): (417.00, 465.40) --> (422.80, 467.20)
[03/15 02:27:07  12815s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/15 02:27:07  12815s] wireLenOptFixPriorityInst 0 inst fixed
[03/15 02:27:07  12815s] Placement tweakage begins.
[03/15 02:27:07  12815s] wire length = 1.146e+06
[03/15 02:27:11  12819s] wire length = 1.115e+06
[03/15 02:27:11  12819s] Placement tweakage ends.
[03/15 02:27:11  12819s] Move report: tweak moves 7832 insts, mean move: 2.10 um, max move: 9.20 um
[03/15 02:27:11  12819s] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_16870_0): (265.40, 593.20) --> (256.20, 593.20)
[03/15 02:27:11  12819s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.9, real=0:00:04.0, mem=2712.6MB) @(3:33:36 - 3:33:39).
[03/15 02:27:11  12819s] 
[03/15 02:27:11  12819s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 02:27:12  12820s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:27:12  12820s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2712.6MB) @(3:33:39 - 3:33:41).
[03/15 02:27:12  12820s] Move report: Detail placement moves 19339 insts, mean move: 1.24 um, max move: 9.00 um
[03/15 02:27:12  12820s] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2342): (309.20, 461.80) --> (300.20, 461.80)
[03/15 02:27:12  12820s] 	Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 2712.6MB
[03/15 02:27:12  12820s] Statistics of distance of Instance movement in refine placement:
[03/15 02:27:12  12820s]   maximum (X+Y) =        57.00 um
[03/15 02:27:12  12820s]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_17481_0) with max move: (236.6, 445.6) -> (275.6, 427.6)
[03/15 02:27:12  12820s]   mean    (X+Y) =         2.49 um
[03/15 02:27:12  12820s] Total instances flipped for legalization: 5931
[03/15 02:27:12  12820s] Summary Report:
[03/15 02:27:12  12820s] Instances move: 29458 (out of 49821 movable)
[03/15 02:27:12  12820s] Instances flipped: 5931
[03/15 02:27:12  12820s] Mean displacement: 2.49 um
[03/15 02:27:12  12820s] Max displacement: 57.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_17481_0) (236.6, 445.6) -> (275.6, 427.6)
[03/15 02:27:12  12820s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 02:27:12  12820s] Total instances moved : 29458
[03/15 02:27:12  12820s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:6.660, REAL:6.607, MEM:2712.6M
[03/15 02:27:12  12820s] Total net bbox length = 9.610e+05 (5.077e+05 4.534e+05) (ext = 4.213e+04)
[03/15 02:27:12  12820s] Runtime: CPU: 0:00:21.5 REAL: 0:00:21.0 MEM: 2712.6MB
[03/15 02:27:12  12820s] [CPU] RefinePlace/total (cpu=0:00:21.5, real=0:00:21.0, mem=2712.6MB) @(3:33:19 - 3:33:41).
[03/15 02:27:12  12820s] *** Finished refinePlace (3:33:41 mem=2712.6M) ***
[03/15 02:27:12  12820s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.8
[03/15 02:27:12  12820s] OPERPROF: Finished RefinePlace at level 1, CPU:21.500, REAL:21.435, MEM:2712.6M
[03/15 02:27:13  12821s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2712.6M
[03/15 02:27:13  12821s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.123, MEM:2712.6M
[03/15 02:27:13  12821s] Finished re-routing un-routed nets (0:00:00.1 2712.6M)
[03/15 02:27:13  12821s] 
[03/15 02:27:14  12822s] OPERPROF: Starting DPlace-Init at level 1, MEM:2712.6M
[03/15 02:27:14  12822s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2712.6M
[03/15 02:27:14  12822s] OPERPROF:     Starting CMU at level 3, MEM:2712.6M
[03/15 02:27:14  12822s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2712.6M
[03/15 02:27:14  12822s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:2712.6M
[03/15 02:27:14  12822s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.190, MEM:2712.6M
[03/15 02:27:14  12822s] 
[03/15 02:27:14  12822s] Density : 0.6308
[03/15 02:27:14  12822s] Max route overflow : 0.0000
[03/15 02:27:14  12822s] 
[03/15 02:27:14  12822s] 
[03/15 02:27:14  12822s] *** Finish Physical Update (cpu=0:00:24.2 real=0:00:24.0 mem=2712.6M) ***
[03/15 02:27:14  12822s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.6
[03/15 02:27:15  12823s] ** GigaOpt Optimizer WNS Slack -0.783 TNS Slack -1524.915 Density 63.08
[03/15 02:27:15  12823s] Recovering Place ECO bump
[03/15 02:27:15  12823s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2712.6M
[03/15 02:27:15  12823s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2712.6M
[03/15 02:27:16  12824s] Active Path Group: reg2reg  
[03/15 02:27:16  12824s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:27:16  12824s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:27:16  12824s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:27:16  12824s] |  -0.783|   -0.783|-1524.915|-1524.915|    63.08%|   0:00:00.0| 2712.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 02:27:19  12827s] |  -0.776|   -0.776|-1522.081|-1522.081|    63.08%|   0:00:03.0| 2712.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:27:42  12850s] |  -0.776|   -0.776|-1519.940|-1519.940|    63.07%|   0:00:23.0| 2704.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:27:45  12853s] |  -0.776|   -0.776|-1519.926|-1519.926|    63.07%|   0:00:03.0| 2704.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:27:47  12855s] |  -0.774|   -0.774|-1519.433|-1519.433|    63.11%|   0:00:02.0| 2704.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:27:59  12867s] |  -0.774|   -0.774|-1519.223|-1519.223|    63.13%|   0:00:12.0| 2604.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:28:00  12868s] |  -0.773|   -0.773|-1518.925|-1518.925|    63.14%|   0:00:01.0| 2604.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:28:07  12875s] |  -0.773|   -0.773|-1518.829|-1518.829|    63.14%|   0:00:07.0| 2604.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:28:11  12879s] |  -0.773|   -0.773|-1520.312|-1520.312|    63.16%|   0:00:04.0| 2604.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:28:11  12879s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:28:11  12879s] 
[03/15 02:28:11  12879s] *** Finish Core Optimize Step (cpu=0:00:55.3 real=0:00:55.0 mem=2604.1M) ***
[03/15 02:28:11  12879s] Active Path Group: default 
[03/15 02:28:11  12879s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:28:11  12879s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:28:11  12879s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:28:11  12879s] |   0.011|   -0.773|   0.000|-1520.312|    63.16%|   0:00:00.0| 2604.1M|   WC_VIEW|  default| out[24]                                            |
[03/15 02:28:11  12879s] |   0.020|   -0.773|   0.000|-1520.312|    63.17%|   0:00:00.0| 2642.2M|   WC_VIEW|  default| out[131]                                           |
[03/15 02:28:11  12879s] |   0.020|   -0.773|   0.000|-1520.312|    63.17%|   0:00:00.0| 2642.2M|   WC_VIEW|  default| out[131]                                           |
[03/15 02:28:11  12879s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:28:11  12879s] 
[03/15 02:28:11  12879s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2642.2M) ***
[03/15 02:28:11  12879s] 
[03/15 02:28:11  12879s] *** Finished Optimize Step Cumulative (cpu=0:00:55.7 real=0:00:55.0 mem=2642.2M) ***
[03/15 02:28:11  12880s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.139, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF:       Starting CMU at level 4, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.006, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.124, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.196, MEM:2642.2M
[03/15 02:28:12  12880s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.196, MEM:2642.2M
[03/15 02:28:12  12880s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.9
[03/15 02:28:12  12880s] OPERPROF: Starting RefinePlace at level 1, MEM:2642.2M
[03/15 02:28:12  12880s] *** Starting refinePlace (3:34:40 mem=2642.2M) ***
[03/15 02:28:12  12880s] Total net bbox length = 9.625e+05 (5.085e+05 4.540e+05) (ext = 4.213e+04)
[03/15 02:28:12  12880s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:28:12  12880s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2642.2M
[03/15 02:28:12  12880s] Starting refinePlace ...
[03/15 02:28:12  12880s] 
[03/15 02:28:12  12880s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 02:28:13  12881s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:28:13  12881s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2642.2MB) @(3:34:40 - 3:34:41).
[03/15 02:28:13  12881s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:28:13  12881s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2642.2MB
[03/15 02:28:13  12881s] Statistics of distance of Instance movement in refine placement:
[03/15 02:28:13  12881s]   maximum (X+Y) =         0.00 um
[03/15 02:28:13  12881s]   mean    (X+Y) =         0.00 um
[03/15 02:28:13  12881s] Summary Report:
[03/15 02:28:13  12881s] Instances move: 0 (out of 49984 movable)
[03/15 02:28:13  12881s] Instances flipped: 0
[03/15 02:28:13  12881s] Mean displacement: 0.00 um
[03/15 02:28:13  12881s] Max displacement: 0.00 um 
[03/15 02:28:13  12881s] Total instances moved : 0
[03/15 02:28:13  12881s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.900, REAL:0.900, MEM:2642.2M
[03/15 02:28:13  12881s] Total net bbox length = 9.625e+05 (5.085e+05 4.540e+05) (ext = 4.213e+04)
[03/15 02:28:13  12881s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2642.2MB
[03/15 02:28:13  12881s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2642.2MB) @(3:34:40 - 3:34:41).
[03/15 02:28:13  12881s] *** Finished refinePlace (3:34:41 mem=2642.2M) ***
[03/15 02:28:13  12881s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.9
[03/15 02:28:13  12881s] OPERPROF: Finished RefinePlace at level 1, CPU:1.050, REAL:1.050, MEM:2642.2M
[03/15 02:28:13  12881s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2642.2M
[03/15 02:28:13  12881s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.129, MEM:2642.2M
[03/15 02:28:13  12881s] Finished re-routing un-routed nets (0:00:00.0 2642.2M)
[03/15 02:28:13  12881s] 
[03/15 02:28:13  12881s] OPERPROF: Starting DPlace-Init at level 1, MEM:2642.2M
[03/15 02:28:13  12881s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2642.2M
[03/15 02:28:14  12882s] OPERPROF:     Starting CMU at level 3, MEM:2642.2M
[03/15 02:28:14  12882s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:2642.2M
[03/15 02:28:14  12882s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.122, MEM:2642.2M
[03/15 02:28:14  12882s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.195, MEM:2642.2M
[03/15 02:28:14  12882s] 
[03/15 02:28:14  12882s] Density : 0.6317
[03/15 02:28:14  12882s] Max route overflow : 0.0000
[03/15 02:28:14  12882s] 
[03/15 02:28:14  12882s] 
[03/15 02:28:14  12882s] *** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=2642.2M) ***
[03/15 02:28:14  12882s] ** GigaOpt Optimizer WNS Slack -0.773 TNS Slack -1520.311 Density 63.17
[03/15 02:28:14  12882s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.020|    0.000|
|reg2reg   |-0.773|-1520.311|
|HEPG      |-0.773|-1520.311|
|All Paths |-0.773|-1520.311|
+----------+------+---------+

[03/15 02:28:14  12882s] **** Begin NDR-Layer Usage Statistics ****
[03/15 02:28:14  12882s] Layer 7 has 1343 constrained nets 
[03/15 02:28:14  12882s] **** End NDR-Layer Usage Statistics ****
[03/15 02:28:14  12882s] 
[03/15 02:28:14  12882s] *** Finish pre-CTS Setup Fixing (cpu=3:04:16 real=3:04:03 mem=2642.2M) ***
[03/15 02:28:14  12882s] 
[03/15 02:28:14  12882s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.2
[03/15 02:28:14  12882s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2607.2M
[03/15 02:28:14  12882s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.129, MEM:2607.2M
[03/15 02:28:14  12882s] TotalInstCnt at PhyDesignMc Destruction: 49,984
[03/15 02:28:15  12883s] (I,S,L,T): WC_VIEW: 149.078, 62.472, 2.53861, 214.088
[03/15 02:28:15  12883s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.7
[03/15 02:28:15  12883s] *** SetupOpt [finish] : cpu/real = 3:04:28.6/3:04:16.2 (1.0), totSession cpu/real = 3:34:43.5/3:50:21.1 (0.9), mem = 2607.2M
[03/15 02:28:15  12883s] 
[03/15 02:28:15  12883s] =============================================================================================
[03/15 02:28:15  12883s]  Step TAT Report for WnsOpt #1
[03/15 02:28:15  12883s] =============================================================================================
[03/15 02:28:15  12883s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 02:28:15  12883s] ---------------------------------------------------------------------------------------------
[03/15 02:28:15  12883s] [ SkewClock              ]     30   0:00:11.7  (   0.1 % )     0:00:11.7 /  0:00:11.7    1.0
[03/15 02:28:15  12883s] [ AreaOpt                ]      4   0:00:11.3  (   0.1 % )     0:01:52.6 /  0:01:52.8    1.0
[03/15 02:28:15  12883s] [ RefinePlace            ]      6   0:01:46.3  (   1.0 % )     0:01:51.7 /  0:01:52.0    1.0
[03/15 02:28:15  12883s] [ SlackTraversorInit     ]     11   0:00:05.6  (   0.1 % )     0:00:05.6 /  0:00:05.6    1.0
[03/15 02:28:15  12883s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 02:28:15  12883s] [ PowerInterfaceInit     ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 02:28:15  12883s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 02:28:15  12883s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 02:28:15  12883s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 02:28:15  12883s] [ TransformInit          ]      1   0:00:09.6  (   0.1 % )     0:00:09.6 /  0:00:09.6    1.0
[03/15 02:28:15  12883s] [ SmallTnsOpt            ]     30   0:00:00.0  (   0.0 % )     0:00:08.1 /  0:00:08.1    1.0
[03/15 02:28:15  12883s] [ OptSingleIteration     ]   1057   0:00:08.1  (   0.1 % )     3:01:07.6 /  3:01:19.6    1.0
[03/15 02:28:15  12883s] [ OptGetWeight           ]   1829   0:00:29.8  (   0.3 % )     0:00:29.8 /  0:00:29.7    1.0
[03/15 02:28:15  12883s] [ OptEval                ]   1829   2:53:32.5  (  94.2 % )     2:53:32.5 /  2:53:44.0    1.0
[03/15 02:28:15  12883s] [ OptCommit              ]   1829   0:00:16.7  (   0.2 % )     0:00:16.7 /  0:00:16.8    1.0
[03/15 02:28:15  12883s] [ IncrTimingUpdate       ]   1350   0:01:48.6  (   1.0 % )     0:01:48.6 /  0:01:48.8    1.0
[03/15 02:28:15  12883s] [ PostCommitDelayUpdate  ]   1978   0:00:21.4  (   0.2 % )     0:01:38.4 /  0:01:38.6    1.0
[03/15 02:28:15  12883s] [ IncrDelayCalc          ]   6766   0:01:17.0  (   0.7 % )     0:01:17.0 /  0:01:17.0    1.0
[03/15 02:28:15  12883s] [ SetupOptGetWorkingSet  ]   2803   0:01:33.8  (   0.8 % )     0:01:33.8 /  0:01:33.8    1.0
[03/15 02:28:15  12883s] [ SetupOptGetActiveNode  ]   2803   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.4    1.3
[03/15 02:28:15  12883s] [ SetupOptSlackGraph     ]   1041   0:01:44.8  (   0.9 % )     0:01:44.8 /  0:01:45.0    1.0
[03/15 02:28:15  12883s] [ MISC                   ]          0:00:36.8  (   0.3 % )     0:00:36.8 /  0:00:37.0    1.0
[03/15 02:28:15  12883s] ---------------------------------------------------------------------------------------------
[03/15 02:28:15  12883s]  WnsOpt #1 TOTAL                    3:04:16.2  ( 100.0 % )     3:04:16.2 /  3:04:28.6    1.0
[03/15 02:28:15  12883s] ---------------------------------------------------------------------------------------------
[03/15 02:28:15  12883s] 
[03/15 02:28:15  12883s] End: GigaOpt Optimization in WNS mode
[03/15 02:28:15  12883s] *** Timing NOT met, worst failing slack is -0.773
[03/15 02:28:15  12883s] *** Check timing (0:00:00.0)
[03/15 02:28:15  12883s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 02:28:15  12883s] optDesignOneStep: Power Flow
[03/15 02:28:15  12883s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 02:28:15  12883s] Deleting Lib Analyzer.
[03/15 02:28:15  12883s] Begin: GigaOpt Optimization in TNS mode
[03/15 02:28:15  12884s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/15 02:28:16  12884s] Info: 1 clock net  excluded from IPO operation.
[03/15 02:28:16  12884s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:34:44.2/3:50:21.8 (0.9), mem = 2515.2M
[03/15 02:28:16  12884s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.8
[03/15 02:28:16  12884s] (I,S,L,T): WC_VIEW: 149.078, 62.472, 2.53861, 214.088
[03/15 02:28:16  12884s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 02:28:16  12884s] ### Creating PhyDesignMc. totSessionCpu=3:34:45 mem=2515.2M
[03/15 02:28:16  12884s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 02:28:16  12884s] OPERPROF: Starting DPlace-Init at level 1, MEM:2515.2M
[03/15 02:28:16  12884s] z: 2, totalTracks: 1
[03/15 02:28:16  12884s] z: 4, totalTracks: 1
[03/15 02:28:16  12884s] z: 6, totalTracks: 1
[03/15 02:28:16  12884s] z: 8, totalTracks: 1
[03/15 02:28:16  12884s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/15 02:28:16  12884s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2515.2M
[03/15 02:28:16  12884s] OPERPROF:     Starting CMU at level 3, MEM:2515.2M
[03/15 02:28:16  12884s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2515.2M
[03/15 02:28:16  12884s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.106, MEM:2515.2M
[03/15 02:28:16  12884s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2515.2MB).
[03/15 02:28:16  12884s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:2515.2M
[03/15 02:28:17  12885s] TotalInstCnt at PhyDesignMc Initialization: 49,984
[03/15 02:28:17  12885s] ### Creating PhyDesignMc, finished. totSessionCpu=3:34:45 mem=2515.2M
[03/15 02:28:17  12885s] ### Creating RouteCongInterface, started
[03/15 02:28:17  12885s] 
[03/15 02:28:17  12885s] Creating Lib Analyzer ...
[03/15 02:28:17  12885s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 02:28:17  12885s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 02:28:17  12885s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 02:28:17  12885s] 
[03/15 02:28:18  12886s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:34:46 mem=2519.2M
[03/15 02:28:18  12886s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:34:46 mem=2519.2M
[03/15 02:28:18  12886s] Creating Lib Analyzer, finished. 
[03/15 02:28:18  12886s] 
[03/15 02:28:18  12886s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 02:28:18  12886s] 
[03/15 02:28:18  12886s] #optDebug: {0, 1.200}
[03/15 02:28:18  12886s] ### Creating RouteCongInterface, finished
[03/15 02:28:18  12886s] ### Creating LA Mngr. totSessionCpu=3:34:46 mem=2519.2M
[03/15 02:28:18  12886s] ### Creating LA Mngr, finished. totSessionCpu=3:34:46 mem=2519.2M
[03/15 02:28:24  12892s] *info: 1 clock net excluded
[03/15 02:28:24  12892s] *info: 2 special nets excluded.
[03/15 02:28:24  12892s] *info: 203 no-driver nets excluded.
[03/15 02:28:26  12894s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.3
[03/15 02:28:26  12894s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/15 02:28:26  12894s] ** GigaOpt Optimizer WNS Slack -0.773 TNS Slack -1520.311 Density 63.17
[03/15 02:28:26  12894s] Optimizer TNS Opt
[03/15 02:28:26  12894s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.020|    0.000|
|reg2reg   |-0.773|-1520.311|
|HEPG      |-0.773|-1520.311|
|All Paths |-0.773|-1520.311|
+----------+------+---------+

[03/15 02:28:26  12894s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2538.3M
[03/15 02:28:26  12894s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2538.3M
[03/15 02:28:26  12895s] Active Path Group: reg2reg  
[03/15 02:28:27  12895s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:28:27  12895s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:28:27  12895s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:28:27  12895s] |  -0.773|   -0.773|-1520.311|-1520.311|    63.17%|   0:00:01.0| 2554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:38:20  13489s] |  -0.773|   -0.773|-1517.961|-1517.961|    63.19%|   0:09:53.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:38:27  13495s] |  -0.773|   -0.773|-1517.615|-1517.615|    63.19%|   0:00:07.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 02:39:36  13565s] |  -0.772|   -0.772|-1514.695|-1514.695|    63.28%|   0:01:09.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:43:00  13770s] |  -0.772|   -0.772|-1514.261|-1514.261|    63.27%|   0:03:24.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:43:07  13776s] |  -0.772|   -0.772|-1514.248|-1514.248|    63.27%|   0:00:07.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:43:22  13791s] |  -0.772|   -0.772|-1513.602|-1513.602|    63.34%|   0:00:15.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:43:26  13795s] |  -0.772|   -0.772|-1513.481|-1513.481|    63.34%|   0:00:04.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:44:31  13861s] |  -0.772|   -0.772|-1513.059|-1513.059|    63.34%|   0:01:05.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:44:36  13865s] |  -0.772|   -0.772|-1512.177|-1512.177|    63.38%|   0:00:05.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:44:42  13871s] |  -0.772|   -0.772|-1512.167|-1512.167|    63.38%|   0:00:06.0| 2596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:46:51  14000s] |  -0.772|   -0.772|-1510.303|-1510.303|    63.40%|   0:02:09.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q15_reg_19_/D  |
[03/15 02:46:54  14004s] |  -0.772|   -0.772|-1510.255|-1510.255|    63.40%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q15_reg_19_/D  |
[03/15 02:47:29  14039s] |  -0.772|   -0.772|-1508.835|-1508.835|    63.45%|   0:00:35.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/15 02:47:33  14042s] |  -0.772|   -0.772|-1508.326|-1508.326|    63.46%|   0:00:04.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/15 02:49:26  14156s] |  -0.772|   -0.772|-1508.290|-1508.290|    63.45%|   0:01:53.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/15 02:49:51  14181s] |  -0.772|   -0.772|-1507.819|-1507.819|    63.51%|   0:00:25.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/15 02:50:04  14194s] |  -0.772|   -0.772|-1507.657|-1507.657|    63.52%|   0:00:13.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/15 02:50:05  14195s] |  -0.772|   -0.772|-1507.602|-1507.602|    63.52%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_/D   |
[03/15 02:50:59  14248s] |  -0.772|   -0.772|-1504.777|-1504.777|    63.53%|   0:00:54.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:00  14250s] |  -0.772|   -0.772|-1504.579|-1504.579|    63.53%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:09  14259s] |  -0.772|   -0.772|-1503.731|-1503.731|    63.55%|   0:00:09.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:11  14261s] |  -0.772|   -0.772|-1503.586|-1503.586|    63.55%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:37  14286s] |  -0.772|   -0.772|-1503.450|-1503.450|    63.55%|   0:00:26.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:39  14289s] |  -0.772|   -0.772|-1503.322|-1503.322|    63.56%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:40  14290s] |  -0.772|   -0.772|-1503.266|-1503.266|    63.56%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:45  14295s] |  -0.772|   -0.772|-1501.662|-1501.662|    63.56%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_18_/D  |
[03/15 02:51:46  14296s] |  -0.772|   -0.772|-1501.279|-1501.279|    63.57%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/15 02:51:49  14299s] |  -0.772|   -0.772|-1500.355|-1500.355|    63.58%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/15 02:51:49  14299s] |  -0.772|   -0.772|-1500.263|-1500.263|    63.58%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/15 02:51:51  14301s] |  -0.772|   -0.772|-1499.912|-1499.912|    63.58%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/15 02:51:53  14302s] |  -0.772|   -0.772|-1499.511|-1499.511|    63.59%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:53  14303s] |  -0.772|   -0.772|-1499.506|-1499.506|    63.59%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
[03/15 02:51:54  14304s] |  -0.772|   -0.772|-1499.438|-1499.438|    63.60%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:02  14312s] |  -0.772|   -0.772|-1498.699|-1498.699|    63.60%|   0:00:08.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
[03/15 02:52:02  14312s] |  -0.772|   -0.772|-1498.526|-1498.526|    63.60%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:04  14314s] |  -0.772|   -0.772|-1497.791|-1497.791|    63.62%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:05  14315s] |  -0.772|   -0.772|-1497.480|-1497.480|    63.62%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:09  14318s] |  -0.772|   -0.772|-1497.086|-1497.086|    63.62%|   0:00:04.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:10  14320s] |  -0.772|   -0.772|-1496.018|-1496.018|    63.64%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:10  14320s] |  -0.772|   -0.772|-1495.988|-1495.988|    63.64%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:11  14321s] |  -0.772|   -0.772|-1495.970|-1495.970|    63.64%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:12  14322s] |  -0.772|   -0.772|-1495.864|-1495.864|    63.65%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:12  14322s] |  -0.772|   -0.772|-1495.813|-1495.813|    63.65%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D   |
[03/15 02:52:18  14327s] |  -0.772|   -0.772|-1494.366|-1494.366|    63.65%|   0:00:06.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
[03/15 02:52:18  14327s] |  -0.772|   -0.772|-1494.169|-1494.169|    63.65%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
[03/15 02:52:18  14328s] |  -0.772|   -0.772|-1493.803|-1493.803|    63.66%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
[03/15 02:52:18  14328s] |  -0.772|   -0.772|-1493.758|-1493.758|    63.66%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
[03/15 02:52:19  14329s] |  -0.772|   -0.772|-1493.740|-1493.740|    63.66%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
[03/15 02:52:20  14330s] |  -0.772|   -0.772|-1493.717|-1493.717|    63.67%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D  |
[03/15 02:52:28  14338s] |  -0.772|   -0.772|-1491.475|-1491.475|    63.67%|   0:00:08.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_10_/D  |
[03/15 02:52:29  14339s] |  -0.772|   -0.772|-1491.231|-1491.231|    63.67%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
[03/15 02:52:30  14340s] |  -0.772|   -0.772|-1490.886|-1490.886|    63.68%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
[03/15 02:52:30  14340s] |  -0.772|   -0.772|-1490.854|-1490.854|    63.68%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
[03/15 02:52:31  14341s] |  -0.772|   -0.772|-1490.700|-1490.700|    63.68%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
[03/15 02:52:32  14341s] |  -0.772|   -0.772|-1490.568|-1490.568|    63.68%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
[03/15 02:52:32  14342s] |  -0.772|   -0.772|-1490.539|-1490.539|    63.68%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
[03/15 02:52:35  14345s] |  -0.772|   -0.772|-1489.079|-1489.079|    63.68%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
[03/15 02:52:37  14347s] |  -0.772|   -0.772|-1489.069|-1489.069|    63.68%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
[03/15 02:52:39  14349s] |  -0.772|   -0.772|-1488.875|-1488.875|    63.70%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
[03/15 02:52:39  14349s] |  -0.772|   -0.772|-1488.820|-1488.820|    63.70%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
[03/15 02:52:41  14351s] |  -0.772|   -0.772|-1487.340|-1487.340|    63.70%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
[03/15 02:52:52  14362s] |  -0.772|   -0.772|-1486.938|-1486.938|    63.70%|   0:00:11.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_9_/D   |
[03/15 02:52:52  14362s] |  -0.772|   -0.772|-1486.594|-1486.594|    63.70%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_9_/D   |
[03/15 02:52:53  14363s] |  -0.772|   -0.772|-1486.425|-1486.425|    63.70%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_10_/D   |
[03/15 02:52:54  14364s] |  -0.772|   -0.772|-1486.003|-1486.003|    63.70%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_10_/D   |
[03/15 02:52:54  14364s] |  -0.772|   -0.772|-1485.639|-1485.639|    63.71%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
[03/15 02:52:54  14364s] |  -0.772|   -0.772|-1485.598|-1485.598|    63.71%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
[03/15 02:52:55  14365s] |  -0.772|   -0.772|-1485.486|-1485.486|    63.71%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
[03/15 02:52:55  14365s] |  -0.772|   -0.772|-1485.447|-1485.447|    63.71%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
[03/15 02:52:59  14369s] |  -0.772|   -0.772|-1483.995|-1483.995|    63.71%|   0:00:04.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
[03/15 02:53:00  14370s] |  -0.772|   -0.772|-1483.973|-1483.973|    63.71%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
[03/15 02:53:01  14371s] |  -0.772|   -0.772|-1483.711|-1483.711|    63.72%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
[03/15 02:53:01  14371s] |  -0.772|   -0.772|-1483.691|-1483.691|    63.72%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
[03/15 02:53:06  14376s] |  -0.772|   -0.772|-1483.671|-1483.671|    63.72%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
[03/15 02:53:16  14386s] |  -0.772|   -0.772|-1483.551|-1483.551|    63.72%|   0:00:10.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_9_/D   |
[03/15 02:53:17  14387s] |  -0.772|   -0.772|-1483.515|-1483.515|    63.73%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_9_/D   |
[03/15 02:53:19  14389s] |  -0.772|   -0.772|-1481.957|-1481.957|    63.73%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
[03/15 02:53:20  14390s] |  -0.772|   -0.772|-1481.804|-1481.804|    63.73%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
[03/15 02:53:20  14390s] |  -0.772|   -0.772|-1481.800|-1481.800|    63.73%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
[03/15 02:53:20  14390s] |  -0.772|   -0.772|-1481.704|-1481.704|    63.73%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
[03/15 02:53:21  14391s] |  -0.772|   -0.772|-1481.573|-1481.573|    63.73%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_9_/D    |
[03/15 02:53:24  14394s] |  -0.772|   -0.772|-1480.801|-1480.801|    63.73%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
[03/15 02:53:24  14394s] |  -0.772|   -0.772|-1480.578|-1480.578|    63.73%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
[03/15 02:53:26  14396s] |  -0.772|   -0.772|-1480.130|-1480.130|    63.74%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
[03/15 02:53:31  14401s] |  -0.772|   -0.772|-1479.792|-1479.792|    63.74%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_9_/D   |
[03/15 02:53:34  14404s] |  -0.772|   -0.772|-1479.345|-1479.345|    63.75%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
[03/15 02:53:35  14405s] |  -0.772|   -0.772|-1479.344|-1479.344|    63.74%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
[03/15 02:53:35  14405s] |  -0.772|   -0.772|-1479.212|-1479.212|    63.75%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
[03/15 02:53:37  14407s] |  -0.772|   -0.772|-1478.245|-1478.245|    63.75%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_/D    |
[03/15 02:53:38  14408s] |  -0.772|   -0.772|-1478.126|-1478.126|    63.75%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_7_/D   |
[03/15 02:53:38  14408s] |  -0.772|   -0.772|-1477.588|-1477.588|    63.75%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/15 02:53:43  14413s] |  -0.772|   -0.772|-1477.230|-1477.230|    63.75%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/15 02:53:43  14413s] |  -0.772|   -0.772|-1476.969|-1476.969|    63.76%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/15 02:53:43  14413s] |  -0.772|   -0.772|-1476.961|-1476.961|    63.76%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/15 02:53:53  14423s] |  -0.772|   -0.772|-1476.245|-1476.245|    63.76%|   0:00:10.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/15 02:53:55  14425s] |  -0.772|   -0.772|-1476.188|-1476.188|    63.76%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/15 02:53:55  14425s] |  -0.772|   -0.772|-1476.169|-1476.169|    63.76%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/15 02:53:56  14426s] |  -0.772|   -0.772|-1476.088|-1476.088|    63.77%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_8_/D    |
[03/15 02:53:57  14427s] |  -0.772|   -0.772|-1475.981|-1475.981|    63.77%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_8_/D    |
[03/15 02:53:57  14427s] |  -0.772|   -0.772|-1475.920|-1475.920|    63.77%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_8_/D    |
[03/15 02:53:58  14428s] |  -0.772|   -0.772|-1475.725|-1475.725|    63.77%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 02:53:58  14428s] |  -0.772|   -0.772|-1475.628|-1475.628|    63.78%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 02:53:59  14429s] |  -0.772|   -0.772|-1475.472|-1475.472|    63.78%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D   |
[03/15 02:54:00  14431s] |  -0.772|   -0.772|-1475.447|-1475.447|    63.78%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D   |
[03/15 02:54:01  14431s] |  -0.772|   -0.772|-1475.439|-1475.439|    63.78%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D   |
[03/15 02:54:01  14431s] |  -0.772|   -0.772|-1475.421|-1475.421|    63.78%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D   |
[03/15 02:54:08  14438s] |  -0.772|   -0.772|-1474.118|-1474.118|    63.78%|   0:00:07.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
[03/15 02:54:09  14439s] |  -0.772|   -0.772|-1473.851|-1473.851|    63.78%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
[03/15 02:54:10  14440s] |  -0.772|   -0.772|-1473.004|-1473.004|    63.79%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
[03/15 02:54:10  14440s] |  -0.772|   -0.772|-1472.910|-1472.910|    63.79%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
[03/15 02:54:11  14441s] |  -0.772|   -0.772|-1472.863|-1472.863|    63.79%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
[03/15 02:54:17  14447s] |  -0.772|   -0.772|-1472.209|-1472.209|    63.79%|   0:00:06.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
[03/15 02:54:22  14452s] |  -0.772|   -0.772|-1471.988|-1471.988|    63.80%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
[03/15 02:54:29  14460s] |  -0.772|   -0.772|-1471.854|-1471.854|    63.80%|   0:00:07.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
[03/15 02:54:30  14460s] |  -0.772|   -0.772|-1471.680|-1471.680|    63.81%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
[03/15 02:54:33  14463s] |  -0.772|   -0.772|-1471.647|-1471.647|    63.81%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
[03/15 02:54:39  14469s] |  -0.772|   -0.772|-1471.550|-1471.550|    63.81%|   0:00:06.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/15 02:54:39  14469s] |  -0.772|   -0.772|-1471.495|-1471.495|    63.81%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/15 02:54:40  14470s] |  -0.772|   -0.772|-1471.469|-1471.469|    63.81%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/15 02:54:40  14470s] |  -0.772|   -0.772|-1471.443|-1471.443|    63.81%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/15 02:54:40  14470s] |  -0.772|   -0.772|-1471.333|-1471.333|    63.81%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/15 02:54:43  14473s] |  -0.772|   -0.772|-1471.207|-1471.207|    63.82%|   0:00:03.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_7_/D   |
[03/15 02:54:43  14474s] |  -0.772|   -0.772|-1471.126|-1471.126|    63.82%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
[03/15 02:54:44  14474s] |  -0.772|   -0.772|-1471.022|-1471.022|    63.82%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
[03/15 02:54:44  14474s] |  -0.772|   -0.772|-1470.990|-1470.990|    63.82%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
[03/15 02:54:44  14474s] |  -0.772|   -0.772|-1470.982|-1470.982|    63.82%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
[03/15 02:54:45  14475s] |  -0.772|   -0.772|-1470.956|-1470.956|    63.82%|   0:00:01.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_7_/D    |
[03/15 02:54:52  14482s] |  -0.772|   -0.772|-1470.892|-1470.892|    63.82%|   0:00:07.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D   |
[03/15 02:54:52  14482s] |  -0.772|   -0.772|-1470.800|-1470.800|    63.82%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 02:54:52  14483s] |  -0.772|   -0.772|-1470.780|-1470.780|    63.82%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 02:54:53  14483s] |  -0.772|   -0.772|-1470.762|-1470.762|    63.82%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 02:54:53  14483s] |  -0.772|   -0.772|-1470.232|-1470.232|    63.82%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/15 02:54:55  14485s] |  -0.772|   -0.772|-1470.197|-1470.197|    63.82%|   0:00:02.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/15 02:54:55  14485s] |  -0.772|   -0.772|-1470.063|-1470.063|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/15 02:54:56  14486s] |  -0.772|   -0.772|-1469.441|-1469.441|    63.83%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/15 02:54:56  14486s] |  -0.772|   -0.772|-1469.432|-1469.432|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/15 02:54:56  14486s] |  -0.772|   -0.772|-1469.351|-1469.351|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/15 02:54:56  14486s] |  -0.772|   -0.772|-1468.754|-1468.754|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/15 02:54:57  14487s] |  -0.772|   -0.772|-1468.735|-1468.735|    63.83%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
[03/15 02:55:00  14490s] |  -0.772|   -0.772|-1468.598|-1468.598|    63.83%|   0:00:03.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
[03/15 02:55:02  14492s] |  -0.772|   -0.772|-1468.412|-1468.412|    63.83%|   0:00:02.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
[03/15 02:55:04  14494s] |  -0.772|   -0.772|-1468.115|-1468.115|    63.83%|   0:00:02.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/15 02:55:04  14495s] |  -0.772|   -0.772|-1467.987|-1467.987|    63.83%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/15 02:55:05  14495s] |  -0.772|   -0.772|-1467.934|-1467.934|    63.84%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/15 02:55:05  14495s] |  -0.772|   -0.772|-1467.911|-1467.911|    63.84%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/15 02:55:06  14496s] |  -0.772|   -0.772|-1467.534|-1467.534|    63.84%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/D   |
[03/15 02:55:06  14496s] |  -0.772|   -0.772|-1467.373|-1467.373|    63.84%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
[03/15 02:55:06  14497s] |  -0.772|   -0.772|-1466.238|-1466.238|    63.84%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/15 02:55:08  14498s] |  -0.772|   -0.772|-1466.009|-1466.009|    63.84%|   0:00:02.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/15 02:55:08  14498s] |  -0.772|   -0.772|-1465.875|-1465.875|    63.84%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/15 02:55:08  14498s] |  -0.772|   -0.772|-1465.366|-1465.366|    63.85%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/D    |
[03/15 02:55:13  14503s] |  -0.772|   -0.772|-1464.769|-1464.769|    63.85%|   0:00:05.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
[03/15 02:55:14  14504s] |  -0.772|   -0.772|-1464.603|-1464.603|    63.85%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
[03/15 02:55:15  14505s] |  -0.772|   -0.772|-1464.601|-1464.601|    63.85%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
[03/15 02:55:15  14505s] |  -0.772|   -0.772|-1464.551|-1464.551|    63.85%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
[03/15 02:55:16  14506s] |  -0.772|   -0.772|-1464.533|-1464.533|    63.85%|   0:00:01.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
[03/15 02:55:16  14506s] |  -0.772|   -0.772|-1464.515|-1464.515|    63.85%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
[03/15 02:55:19  14509s] |  -0.772|   -0.772|-1463.067|-1463.067|    63.86%|   0:00:03.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/15 02:55:19  14509s] |  -0.772|   -0.772|-1462.781|-1462.781|    63.86%|   0:00:00.0| 2597.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
[03/15 02:55:21  14511s] |  -0.772|   -0.772|-1462.759|-1462.759|    63.86%|   0:00:02.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/15 02:55:26  14516s] |  -0.772|   -0.772|-1462.405|-1462.405|    63.86%|   0:00:05.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/15 02:55:26  14516s] |  -0.772|   -0.772|-1462.233|-1462.233|    63.87%|   0:00:00.0| 2598.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/15 02:55:26  14516s] |  -0.772|   -0.772|-1462.165|-1462.165|    63.87%|   0:00:00.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/15 02:55:27  14517s] |  -0.772|   -0.772|-1461.883|-1461.883|    63.87%|   0:00:01.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_5_/D    |
[03/15 02:55:28  14518s] |  -0.772|   -0.772|-1461.642|-1461.642|    63.87%|   0:00:01.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
[03/15 02:55:36  14526s] |  -0.772|   -0.772|-1461.224|-1461.224|    63.87%|   0:00:08.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/15 02:55:37  14527s] |  -0.772|   -0.772|-1461.069|-1461.069|    63.88%|   0:00:01.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_5_/D    |
[03/15 02:55:37  14528s] |  -0.772|   -0.772|-1460.794|-1460.794|    63.88%|   0:00:00.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
[03/15 02:55:38  14528s] |  -0.772|   -0.772|-1460.557|-1460.557|    63.88%|   0:00:01.0| 2599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_5_/D   |
[03/15 02:55:44  14535s] |  -0.772|   -0.772|-1460.303|-1460.303|    63.88%|   0:00:06.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_6_/D   |
[03/15 02:55:48  14538s] |  -0.772|   -0.772|-1460.158|-1460.158|    63.88%|   0:00:04.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
[03/15 02:55:52  14542s] |  -0.772|   -0.772|-1459.985|-1459.985|    63.88%|   0:00:04.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
[03/15 02:55:52  14542s] |  -0.772|   -0.772|-1459.939|-1459.939|    63.88%|   0:00:00.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
[03/15 02:56:02  14552s] |  -0.772|   -0.772|-1459.303|-1459.303|    63.88%|   0:00:10.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/15 02:56:02  14552s] |  -0.772|   -0.772|-1459.260|-1459.260|    63.88%|   0:00:00.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/15 02:56:03  14553s] |  -0.772|   -0.772|-1459.215|-1459.215|    63.88%|   0:00:01.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/15 02:56:03  14553s] |  -0.772|   -0.772|-1459.174|-1459.174|    63.88%|   0:00:00.0| 2601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/15 02:56:05  14555s] |  -0.772|   -0.772|-1458.345|-1458.345|    63.89%|   0:00:02.0| 2602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/15 02:56:09  14559s] |  -0.772|   -0.772|-1458.281|-1458.281|    63.89%|   0:00:04.0| 2603.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/15 02:56:10  14560s] |  -0.772|   -0.772|-1458.171|-1458.171|    63.89%|   0:00:01.0| 2603.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_5_/D    |
[03/15 02:56:12  14562s] |  -0.772|   -0.772|-1458.067|-1458.067|    63.89%|   0:00:02.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_5_/D    |
[03/15 02:56:13  14563s] |  -0.772|   -0.772|-1457.745|-1457.745|    63.90%|   0:00:01.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/15 02:56:13  14563s] |  -0.772|   -0.772|-1457.523|-1457.523|    63.90%|   0:00:00.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/15 02:56:24  14574s] |  -0.772|   -0.772|-1457.377|-1457.377|    63.90%|   0:00:11.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/15 02:56:25  14575s] |  -0.772|   -0.772|-1457.175|-1457.175|    63.90%|   0:00:01.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/15 02:56:28  14578s] |  -0.772|   -0.772|-1457.102|-1457.102|    63.91%|   0:00:03.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/15 02:56:28  14578s] |  -0.772|   -0.772|-1456.760|-1456.760|    63.91%|   0:00:00.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/15 02:56:28  14579s] |  -0.772|   -0.772|-1456.750|-1456.750|    63.91%|   0:00:00.0| 2604.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/15 02:56:41  14591s] |  -0.772|   -0.772|-1455.830|-1455.830|    63.92%|   0:00:13.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/15 02:56:45  14595s] |  -0.772|   -0.772|-1455.763|-1455.763|    63.92%|   0:00:04.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
[03/15 02:56:46  14596s] |  -0.772|   -0.772|-1455.616|-1455.616|    63.92%|   0:00:01.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
[03/15 02:56:46  14596s] |  -0.772|   -0.772|-1455.602|-1455.602|    63.92%|   0:00:00.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
[03/15 02:56:47  14597s] |  -0.772|   -0.772|-1454.879|-1454.879|    63.92%|   0:00:01.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
[03/15 02:56:47  14597s] |  -0.772|   -0.772|-1454.830|-1454.830|    63.92%|   0:00:00.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
[03/15 02:56:47  14598s] |  -0.772|   -0.772|-1454.823|-1454.823|    63.92%|   0:00:00.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
[03/15 02:56:50  14600s] |  -0.772|   -0.772|-1453.945|-1453.945|    63.93%|   0:00:03.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
[03/15 02:56:51  14601s] |  -0.772|   -0.772|-1453.888|-1453.888|    63.93%|   0:00:01.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
[03/15 02:56:51  14602s] |  -0.772|   -0.772|-1453.559|-1453.559|    63.93%|   0:00:00.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_4_/D   |
[03/15 02:56:56  14607s] |  -0.772|   -0.772|-1453.312|-1453.312|    63.93%|   0:00:05.0| 2606.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
[03/15 02:57:03  14613s] |  -0.772|   -0.772|-1453.234|-1453.234|    63.93%|   0:00:07.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
[03/15 02:57:04  14614s] |  -0.772|   -0.772|-1453.201|-1453.201|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 02:57:04  14615s] |  -0.772|   -0.772|-1453.115|-1453.115|    63.94%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_5_/D    |
[03/15 02:57:05  14615s] |  -0.772|   -0.772|-1453.046|-1453.046|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_4_/D   |
[03/15 02:57:06  14617s] |  -0.772|   -0.772|-1452.505|-1452.505|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_5_/D    |
[03/15 02:57:07  14617s] |  -0.772|   -0.772|-1452.369|-1452.369|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D    |
[03/15 02:57:09  14619s] |  -0.772|   -0.772|-1452.363|-1452.363|    63.94%|   0:00:02.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D    |
[03/15 02:57:09  14620s] |  -0.772|   -0.772|-1452.165|-1452.165|    63.94%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D    |
[03/15 02:57:10  14620s] |  -0.772|   -0.772|-1452.110|-1452.110|    63.94%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D    |
[03/15 02:57:11  14621s] |  -0.772|   -0.772|-1451.474|-1451.474|    63.95%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_5_/D    |
[03/15 02:57:11  14621s] |  -0.772|   -0.772|-1451.469|-1451.469|    63.95%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 02:57:11  14622s] |  -0.772|   -0.772|-1451.428|-1451.428|    63.95%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 02:57:12  14622s] |  -0.772|   -0.772|-1451.377|-1451.377|    63.95%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 02:57:14  14624s] |  -0.772|   -0.772|-1450.940|-1450.940|    63.95%|   0:00:02.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 02:57:14  14624s] |  -0.772|   -0.772|-1450.914|-1450.914|    63.95%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 02:57:15  14625s] |  -0.772|   -0.772|-1450.908|-1450.908|    63.95%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 02:57:15  14625s] |  -0.772|   -0.772|-1450.904|-1450.904|    63.95%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 02:57:22  14633s] |  -0.772|   -0.772|-1450.786|-1450.786|    63.95%|   0:00:07.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:57:23  14633s] |  -0.772|   -0.772|-1450.224|-1450.224|    63.96%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
[03/15 02:57:27  14637s] |  -0.772|   -0.772|-1450.009|-1450.009|    63.96%|   0:00:04.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_4_/D   |
[03/15 02:57:30  14640s] |  -0.772|   -0.772|-1449.583|-1449.583|    63.96%|   0:00:03.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
[03/15 02:57:34  14644s] |  -0.772|   -0.772|-1449.529|-1449.529|    63.96%|   0:00:04.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
[03/15 02:57:34  14644s] |  -0.772|   -0.772|-1449.466|-1449.466|    63.96%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
[03/15 02:57:34  14644s] |  -0.772|   -0.772|-1449.261|-1449.261|    63.96%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
[03/15 02:57:35  14645s] |  -0.772|   -0.772|-1449.167|-1449.167|    63.96%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D   |
[03/15 02:57:41  14651s] |  -0.772|   -0.772|-1449.031|-1449.031|    63.96%|   0:00:06.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D   |
[03/15 02:57:41  14651s] |  -0.772|   -0.772|-1448.944|-1448.944|    63.97%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
[03/15 02:57:42  14652s] |  -0.772|   -0.772|-1448.853|-1448.853|    63.97%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
[03/15 02:57:42  14652s] |  -0.772|   -0.772|-1448.711|-1448.711|    63.97%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
[03/15 02:57:45  14656s] |  -0.772|   -0.772|-1448.644|-1448.644|    63.97%|   0:00:03.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
[03/15 02:57:47  14657s] |  -0.772|   -0.772|-1448.462|-1448.462|    63.98%|   0:00:02.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
[03/15 02:57:53  14664s] |  -0.772|   -0.772|-1448.129|-1448.129|    63.98%|   0:00:06.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 02:57:54  14664s] |  -0.772|   -0.772|-1448.073|-1448.073|    63.98%|   0:00:01.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 02:57:54  14664s] |  -0.772|   -0.772|-1448.026|-1448.026|    63.98%|   0:00:00.0| 2606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_4_/D   |
[03/15 02:57:59  14669s] |  -0.772|   -0.772|-1447.815|-1447.815|    63.98%|   0:00:05.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_4_/D   |
[03/15 02:58:03  14673s] |  -0.772|   -0.772|-1447.633|-1447.633|    63.98%|   0:00:04.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_4_/D   |
[03/15 02:58:03  14673s] |  -0.772|   -0.772|-1447.552|-1447.552|    63.99%|   0:00:00.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 02:58:07  14677s] |  -0.772|   -0.772|-1447.395|-1447.395|    63.99%|   0:00:04.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:14  14684s] |  -0.772|   -0.772|-1447.321|-1447.321|    63.99%|   0:00:07.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:17  14688s] |  -0.772|   -0.772|-1447.258|-1447.258|    64.00%|   0:00:03.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:18  14688s] |  -0.772|   -0.772|-1447.185|-1447.185|    64.00%|   0:00:01.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:18  14688s] |  -0.772|   -0.772|-1447.039|-1447.039|    64.00%|   0:00:00.0| 2609.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:24  14695s] |  -0.772|   -0.772|-1446.954|-1446.954|    64.00%|   0:00:06.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:24  14695s] |  -0.772|   -0.772|-1446.904|-1446.904|    64.00%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:30  14700s] |  -0.772|   -0.772|-1446.792|-1446.792|    64.01%|   0:00:06.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D    |
[03/15 02:58:30  14701s] |  -0.772|   -0.772|-1446.632|-1446.632|    64.01%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:30  14701s] |  -0.772|   -0.772|-1446.445|-1446.445|    64.01%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:31  14701s] |  -0.772|   -0.772|-1446.439|-1446.439|    64.01%|   0:00:01.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:33  14703s] |  -0.772|   -0.772|-1446.435|-1446.435|    64.01%|   0:00:02.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 02:58:33  14704s] |  -0.772|   -0.772|-1446.377|-1446.377|    64.02%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:34  14704s] |  -0.772|   -0.772|-1446.295|-1446.295|    64.02%|   0:00:01.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:34  14705s] |  -0.772|   -0.772|-1446.028|-1446.028|    64.02%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
[03/15 02:58:35  14705s] |  -0.772|   -0.772|-1445.428|-1445.428|    64.02%|   0:00:01.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:35  14705s] |  -0.772|   -0.772|-1445.202|-1445.202|    64.02%|   0:00:00.0| 2610.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:36  14706s] |  -0.772|   -0.772|-1445.166|-1445.166|    64.02%|   0:00:01.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:37  14707s] |  -0.772|   -0.772|-1445.004|-1445.004|    64.02%|   0:00:01.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:37  14707s] |  -0.772|   -0.772|-1444.764|-1444.764|    64.02%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:37  14707s] |  -0.772|   -0.772|-1444.738|-1444.738|    64.02%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:38  14708s] |  -0.772|   -0.772|-1444.671|-1444.671|    64.02%|   0:00:01.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:38  14708s] |  -0.772|   -0.772|-1444.100|-1444.100|    64.03%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
[03/15 02:58:40  14710s] |  -0.772|   -0.772|-1443.811|-1443.811|    64.03%|   0:00:02.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:43  14713s] |  -0.772|   -0.772|-1443.691|-1443.691|    64.03%|   0:00:03.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_3_/D   |
[03/15 02:58:48  14718s] |  -0.772|   -0.772|-1444.143|-1444.143|    64.04%|   0:00:05.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
[03/15 02:58:48  14718s] |  -0.772|   -0.772|-1444.135|-1444.135|    64.04%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
[03/15 02:58:48  14718s] |  -0.772|   -0.772|-1444.135|-1444.135|    64.04%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D    |
[03/15 02:58:48  14718s] |  -0.772|   -0.772|-1444.128|-1444.128|    64.04%|   0:00:00.0| 2611.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:50  14721s] |  -0.772|   -0.772|-1444.123|-1444.123|    64.04%|   0:00:02.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 02:58:51  14721s] |  -0.772|   -0.772|-1443.728|-1443.728|    64.04%|   0:00:01.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
[03/15 02:58:56  14726s] |  -0.772|   -0.772|-1443.719|-1443.719|    64.04%|   0:00:05.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
[03/15 02:58:56  14726s] |  -0.772|   -0.772|-1443.329|-1443.329|    64.04%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/15 02:58:57  14727s] |  -0.772|   -0.772|-1443.323|-1443.323|    64.04%|   0:00:01.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/15 02:58:57  14728s] |  -0.772|   -0.772|-1443.051|-1443.051|    64.05%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_3_/D    |
[03/15 02:58:57  14728s] |  -0.772|   -0.772|-1443.013|-1443.013|    64.05%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_3_/D    |
[03/15 02:58:57  14728s] |  -0.772|   -0.772|-1443.002|-1443.002|    64.05%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
[03/15 02:58:58  14729s] |  -0.772|   -0.772|-1442.998|-1442.998|    64.05%|   0:00:01.0| 2613.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
[03/15 02:59:04  14735s] |  -0.772|   -0.772|-1442.703|-1442.703|    64.05%|   0:00:06.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/15 02:59:05  14735s] |  -0.772|   -0.772|-1442.646|-1442.646|    64.05%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/15 02:59:05  14736s] |  -0.772|   -0.772|-1442.597|-1442.597|    64.05%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_3_/D   |
[03/15 02:59:08  14738s] |  -0.772|   -0.772|-1442.591|-1442.591|    64.05%|   0:00:03.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
[03/15 02:59:14  14744s] |  -0.772|   -0.772|-1442.576|-1442.576|    64.06%|   0:00:06.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
[03/15 02:59:15  14745s] |  -0.772|   -0.772|-1442.500|-1442.500|    64.06%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_2_/D    |
[03/15 02:59:15  14745s] |  -0.772|   -0.772|-1442.449|-1442.449|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/15 02:59:15  14746s] |  -0.772|   -0.772|-1442.146|-1442.146|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/15 02:59:16  14746s] |  -0.772|   -0.772|-1441.992|-1441.992|    64.06%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/15 02:59:16  14746s] |  -0.772|   -0.772|-1441.910|-1441.910|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/15 02:59:16  14747s] |  -0.772|   -0.772|-1441.401|-1441.401|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:17  14748s] |  -0.772|   -0.772|-1441.295|-1441.295|    64.06%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:18  14748s] |  -0.772|   -0.772|-1441.223|-1441.223|    64.06%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:18  14748s] |  -0.772|   -0.772|-1441.183|-1441.183|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:18  14748s] |  -0.772|   -0.772|-1441.090|-1441.090|    64.06%|   0:00:00.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:19  14749s] |  -0.772|   -0.772|-1440.750|-1440.750|    64.07%|   0:00:01.0| 2614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:19  14749s] |  -0.772|   -0.772|-1440.714|-1440.714|    64.07%|   0:00:00.0| 2615.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:20  14750s] |  -0.772|   -0.772|-1440.234|-1440.234|    64.07%|   0:00:01.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:21  14751s] |  -0.772|   -0.772|-1440.110|-1440.110|    64.07%|   0:00:01.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
[03/15 02:59:21  14752s] |  -0.772|   -0.772|-1439.746|-1439.746|    64.07%|   0:00:00.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/15 02:59:21  14752s] |  -0.772|   -0.772|-1439.428|-1439.428|    64.07%|   0:00:00.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:25  14755s] |  -0.772|   -0.772|-1439.310|-1439.310|    64.07%|   0:00:04.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:28  14758s] |  -0.772|   -0.772|-1439.090|-1439.090|    64.08%|   0:00:03.0| 2615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/15 02:59:28  14759s] |  -0.772|   -0.772|-1438.677|-1438.677|    64.08%|   0:00:00.0| 2616.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/15 02:59:29  14759s] |  -0.772|   -0.772|-1438.494|-1438.494|    64.08%|   0:00:01.0| 2616.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/15 02:59:30  14760s] |  -0.772|   -0.772|-1438.166|-1438.166|    64.08%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:30  14760s] |  -0.772|   -0.772|-1437.973|-1437.973|    64.08%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:30  14761s] |  -0.772|   -0.772|-1433.726|-1433.726|    64.08%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/15 02:59:31  14761s] |  -0.772|   -0.772|-1433.402|-1433.402|    64.08%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:37  14767s] |  -0.772|   -0.772|-1433.352|-1433.352|    64.08%|   0:00:06.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:37  14768s] |  -0.772|   -0.772|-1433.196|-1433.196|    64.08%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:38  14768s] |  -0.772|   -0.772|-1433.194|-1433.194|    64.09%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:39  14770s] |  -0.772|   -0.772|-1433.221|-1433.221|    64.09%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:40  14770s] |  -0.772|   -0.772|-1433.195|-1433.195|    64.09%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:40  14770s] |  -0.772|   -0.772|-1432.990|-1432.990|    64.09%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/15 02:59:40  14771s] |  -0.772|   -0.772|-1432.985|-1432.985|    64.09%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_2_/D    |
[03/15 02:59:42  14773s] |  -0.772|   -0.772|-1433.108|-1433.108|    64.09%|   0:00:02.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_2_/D    |
[03/15 02:59:42  14773s] |  -0.772|   -0.772|-1433.104|-1433.104|    64.09%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
[03/15 02:59:43  14773s] |  -0.772|   -0.772|-1424.186|-1424.186|    64.09%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 02:59:43  14773s] |        |         |         |         |          |            |        |          |         | eg_62_/E                                           |
[03/15 02:59:43  14773s] |  -0.772|   -0.772|-1420.766|-1420.766|    64.10%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 02:59:43  14773s] |        |         |         |         |          |            |        |          |         | _reg_63_/E                                         |
[03/15 02:59:43  14773s] |  -0.772|   -0.772|-1418.589|-1418.589|    64.10%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_1_/D   |
[03/15 02:59:43  14774s] |  -0.772|   -0.772|-1418.286|-1418.286|    64.10%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_1_/D    |
[03/15 02:59:43  14774s] |  -0.772|   -0.772|-1418.125|-1418.125|    64.10%|   0:00:00.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_1_/D    |
[03/15 02:59:44  14774s] |  -0.772|   -0.772|-1418.115|-1418.115|    64.10%|   0:00:01.0| 2617.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
[03/15 02:59:44  14775s] |  -0.772|   -0.772|-1418.098|-1418.098|    64.10%|   0:00:00.0| 2637.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D    |
[03/15 02:59:46  14776s] |  -0.772|   -0.772|-1418.026|-1418.026|    64.10%|   0:00:02.0| 2635.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D    |
[03/15 02:59:48  14779s] |  -0.772|   -0.772|-1418.118|-1418.118|    64.11%|   0:00:02.0| 2635.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/15 02:59:48  14779s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:59:48  14779s] 
[03/15 02:59:48  14779s] *** Finish Core Optimize Step (cpu=0:31:24 real=0:31:22 mem=2635.4M) ***
[03/15 02:59:48  14779s] Active Path Group: default 
[03/15 02:59:49  14779s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:59:49  14779s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:59:49  14779s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:59:49  14779s] |   0.008|   -0.772|   0.000|-1418.118|    64.11%|   0:00:01.0| 2635.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q8_reg_0_/D    |
[03/15 02:59:49  14779s] |   0.021|   -0.772|   0.000|-1418.133|    64.11%|   0:00:00.0| 2654.5M|   WC_VIEW|  default| out[148]                                           |
[03/15 02:59:49  14779s] |   0.021|   -0.772|   0.000|-1418.133|    64.11%|   0:00:00.0| 2654.5M|   WC_VIEW|  default| out[148]                                           |
[03/15 02:59:49  14779s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:59:49  14779s] 
[03/15 02:59:49  14779s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2654.5M) ***
[03/15 02:59:49  14779s] 
[03/15 02:59:49  14779s] *** Finished Optimize Step Cumulative (cpu=0:31:25 real=0:31:23 mem=2654.5M) ***
[03/15 02:59:49  14779s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.021|    0.000|
|reg2reg   |-0.772|-1418.133|
|HEPG      |-0.772|-1418.133|
|All Paths |-0.772|-1418.133|
+----------+------+---------+

[03/15 02:59:49  14779s] ** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -1418.133 Density 64.11
[03/15 02:59:49  14779s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.7
[03/15 02:59:49  14780s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2654.5M
[03/15 02:59:49  14780s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.137, MEM:2654.5M
[03/15 02:59:49  14780s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2654.5M
[03/15 02:59:49  14780s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2654.5M
[03/15 02:59:49  14780s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:       Starting CMU at level 4, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.122, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.195, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.196, MEM:2654.5M
[03/15 02:59:50  14780s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.10
[03/15 02:59:50  14780s] OPERPROF: Starting RefinePlace at level 1, MEM:2654.5M
[03/15 02:59:50  14780s] *** Starting refinePlace (4:06:21 mem=2654.5M) ***
[03/15 02:59:50  14780s] Total net bbox length = 9.677e+05 (5.120e+05 4.558e+05) (ext = 4.213e+04)
[03/15 02:59:50  14780s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:59:50  14780s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 02:59:50  14780s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2654.5M
[03/15 02:59:50  14780s] default core: bins with density > 0.750 = 59.59 % ( 730 / 1225 )
[03/15 02:59:50  14780s] Density distribution unevenness ratio = 24.662%
[03/15 02:59:50  14780s] RPlace IncrNP: Rollback Lev = -3
[03/15 02:59:50  14780s] RPlace: Density =1.127778, incremental np is triggered.
[03/15 02:59:50  14780s] OPERPROF:     Starting spMPad at level 3, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:       Starting spContextMPad at level 4, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2654.5M
[03/15 02:59:50  14780s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.011, MEM:2654.5M
[03/15 02:59:50  14781s] nrCritNet: 1.90% ( 1044 / 54950 ) cutoffSlk: -783.1ps stdDelay: 14.5ps
[03/15 02:59:50  14781s] OPERPROF:     Starting npMain at level 3, MEM:2654.5M
[03/15 02:59:50  14781s] incrNP th 1.000, 0.100
[03/15 02:59:51  14781s] limitMaxMove 0, priorityInstMaxMove -1
[03/15 02:59:51  14781s] SP #FI/SF FL/PI 0/21273 0/0
[03/15 02:59:51  14781s] OPERPROF:       Starting npPlace at level 4, MEM:2654.5M
[03/15 02:59:51  14781s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 02:59:51  14781s] No instances found in the vector
[03/15 02:59:51  14781s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2753.5M, DRC: 0)
[03/15 02:59:51  14781s] 0 (out of 0) MH cells were successfully legalized.
[03/15 02:59:55  14786s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 02:59:55  14786s] No instances found in the vector
[03/15 02:59:55  14786s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2775.1M, DRC: 0)
[03/15 02:59:55  14786s] 0 (out of 0) MH cells were successfully legalized.
[03/15 03:00:00  14790s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 03:00:00  14790s] No instances found in the vector
[03/15 03:00:00  14790s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2777.4M, DRC: 0)
[03/15 03:00:00  14790s] 0 (out of 0) MH cells were successfully legalized.
[03/15 03:00:05  14796s] OPERPROF:       Finished npPlace at level 4, CPU:14.590, REAL:14.622, MEM:2781.7M
[03/15 03:00:06  14796s] OPERPROF:     Finished npMain at level 3, CPU:15.480, REAL:15.503, MEM:2781.7M
[03/15 03:00:06  14796s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2781.7M
[03/15 03:00:06  14796s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2781.7M
[03/15 03:00:06  14796s] default core: bins with density > 0.750 = 61.47 % ( 753 / 1225 )
[03/15 03:00:06  14796s] Density distribution unevenness ratio = 24.399%
[03/15 03:00:06  14796s] RPlace postIncrNP: Density = 1.127778 -> 1.008889.
[03/15 03:00:06  14796s] RPlace postIncrNP Info: Density distribution changes:
[03/15 03:00:06  14796s] [1.10+      ] :	 1 (0.08%) -> 0 (0.00%)
[03/15 03:00:06  14796s] [1.05 - 1.10] :	 3 (0.24%) -> 0 (0.00%)
[03/15 03:00:06  14796s] [1.00 - 1.05] :	 9 (0.73%) -> 3 (0.24%)
[03/15 03:00:06  14796s] [0.95 - 1.00] :	 165 (13.47%) -> 106 (8.65%)
[03/15 03:00:06  14796s] [0.90 - 0.95] :	 204 (16.65%) -> 245 (20.00%)
[03/15 03:00:06  14796s] [0.85 - 0.90] :	 135 (11.02%) -> 177 (14.45%)
[03/15 03:00:06  14796s] [0.80 - 0.85] :	 83 (6.78%) -> 97 (7.92%)
[03/15 03:00:06  14796s] [CPU] RefinePlace/IncrNP (cpu=0:00:15.9, real=0:00:16.0, mem=2781.7MB) @(4:06:21 - 4:06:37).
[03/15 03:00:06  14796s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:15.930, REAL:15.953, MEM:2781.7M
[03/15 03:00:06  14796s] Move report: incrNP moves 29099 insts, mean move: 2.86 um, max move: 33.80 um
[03/15 03:00:06  14796s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_18599_0): (204.40, 461.80) --> (214.80, 438.40)
[03/15 03:00:06  14796s] Move report: Timing Driven Placement moves 29099 insts, mean move: 2.86 um, max move: 33.80 um
[03/15 03:00:06  14796s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_18599_0): (204.40, 461.80) --> (214.80, 438.40)
[03/15 03:00:06  14796s] 	Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 2781.7MB
[03/15 03:00:06  14796s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2781.7M
[03/15 03:00:06  14796s] Starting refinePlace ...
[03/15 03:00:06  14796s] ** Cut row section cpu time 0:00:00.0.
[03/15 03:00:06  14796s]    Spread Effort: high, pre-route mode, useDDP on.
[03/15 03:00:07  14798s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=2781.7MB) @(4:06:37 - 4:06:38).
[03/15 03:00:07  14798s] Move report: preRPlace moves 18466 insts, mean move: 0.66 um, max move: 9.20 um
[03/15 03:00:07  14798s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U280): (386.20, 280.00) --> (393.60, 281.80)
[03/15 03:00:07  14798s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/15 03:00:07  14798s] wireLenOptFixPriorityInst 0 inst fixed
[03/15 03:00:07  14798s] Placement tweakage begins.
[03/15 03:00:08  14798s] wire length = 1.150e+06
[03/15 03:00:11  14802s] wire length = 1.124e+06
[03/15 03:00:11  14802s] Placement tweakage ends.
[03/15 03:00:11  14802s] Move report: tweak moves 6856 insts, mean move: 1.97 um, max move: 9.40 um
[03/15 03:00:11  14802s] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC3048_n214): (547.40, 29.80) --> (556.80, 29.80)
[03/15 03:00:11  14802s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.0, real=0:00:04.0, mem=2781.7MB) @(4:06:38 - 4:06:42).
[03/15 03:00:11  14802s] 
[03/15 03:00:11  14802s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 03:00:12  14803s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:00:12  14803s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2781.7MB) @(4:06:42 - 4:06:43).
[03/15 03:00:12  14803s] Move report: Detail placement moves 21207 insts, mean move: 1.07 um, max move: 9.00 um
[03/15 03:00:12  14803s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1994): (252.40, 402.40) --> (243.40, 402.40)
[03/15 03:00:12  14803s] 	Runtime: CPU: 0:00:06.8 REAL: 0:00:06.0 MEM: 2781.7MB
[03/15 03:00:12  14803s] Statistics of distance of Instance movement in refine placement:
[03/15 03:00:12  14803s]   maximum (X+Y) =        36.00 um
[03/15 03:00:12  14803s]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_18599_0) with max move: (204.4, 461.8) -> (217, 438.4)
[03/15 03:00:12  14803s]   mean    (X+Y) =         2.73 um
[03/15 03:00:12  14803s] Total instances flipped for legalization: 473
[03/15 03:00:12  14803s] Summary Report:
[03/15 03:00:12  14803s] Instances move: 33994 (out of 51143 movable)
[03/15 03:00:12  14803s] Instances flipped: 473
[03/15 03:00:12  14803s] Mean displacement: 2.73 um
[03/15 03:00:12  14803s] Max displacement: 36.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_18599_0) (204.4, 461.8) -> (217, 438.4)
[03/15 03:00:12  14803s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/15 03:00:12  14803s] Total instances moved : 33994
[03/15 03:00:13  14803s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:6.820, REAL:6.779, MEM:2781.7M
[03/15 03:00:13  14803s] Total net bbox length = 9.700e+05 (5.132e+05 4.568e+05) (ext = 4.210e+04)
[03/15 03:00:13  14803s] Runtime: CPU: 0:00:22.9 REAL: 0:00:23.0 MEM: 2781.7MB
[03/15 03:00:13  14803s] [CPU] RefinePlace/total (cpu=0:00:22.9, real=0:00:23.0, mem=2781.7MB) @(4:06:21 - 4:06:43).
[03/15 03:00:13  14803s] *** Finished refinePlace (4:06:43 mem=2781.7M) ***
[03/15 03:00:13  14803s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.10
[03/15 03:00:13  14803s] OPERPROF: Finished RefinePlace at level 1, CPU:22.920, REAL:22.912, MEM:2781.7M
[03/15 03:00:13  14803s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2781.7M
[03/15 03:00:13  14803s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.130, MEM:2781.7M
[03/15 03:00:13  14803s] Finished re-routing un-routed nets (0:00:00.2 2781.7M)
[03/15 03:00:13  14803s] 
[03/15 03:00:14  14805s] OPERPROF: Starting DPlace-Init at level 1, MEM:2781.7M
[03/15 03:00:14  14805s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2781.7M
[03/15 03:00:15  14805s] OPERPROF:     Starting CMU at level 3, MEM:2781.7M
[03/15 03:00:15  14805s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2781.7M
[03/15 03:00:15  14805s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.131, MEM:2781.7M
[03/15 03:00:15  14805s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.218, MEM:2781.7M
[03/15 03:00:15  14805s] 
[03/15 03:00:15  14805s] Density : 0.6411
[03/15 03:00:15  14805s] Max route overflow : 0.0000
[03/15 03:00:15  14805s] 
[03/15 03:00:15  14805s] 
[03/15 03:00:15  14805s] *** Finish Physical Update (cpu=0:00:25.9 real=0:00:26.0 mem=2781.7M) ***
[03/15 03:00:15  14805s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.7
[03/15 03:00:16  14806s] ** GigaOpt Optimizer WNS Slack -0.774 TNS Slack -1428.954 Density 64.11
[03/15 03:00:16  14806s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-0.774|-1428.954|
|HEPG      |-0.774|-1428.954|
|All Paths |-0.774|-1428.954|
+----------+------+---------+

[03/15 03:00:16  14806s] **** Begin NDR-Layer Usage Statistics ****
[03/15 03:00:16  14806s] Layer 7 has 1557 constrained nets 
[03/15 03:00:16  14806s] **** End NDR-Layer Usage Statistics ****
[03/15 03:00:16  14806s] 
[03/15 03:00:16  14806s] *** Finish pre-CTS Setup Fixing (cpu=0:31:52 real=0:31:50 mem=2781.7M) ***
[03/15 03:00:16  14806s] 
[03/15 03:00:16  14806s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.3
[03/15 03:00:16  14806s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2746.7M
[03/15 03:00:16  14806s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.133, MEM:2746.7M
[03/15 03:00:16  14806s] TotalInstCnt at PhyDesignMc Destruction: 51,143
[03/15 03:00:16  14807s] (I,S,L,T): WC_VIEW: 150.663, 63.8886, 2.5788, 217.13
[03/15 03:00:16  14807s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.8
[03/15 03:00:16  14807s] *** SetupOpt [finish] : cpu/real = 0:32:03.0/0:32:00.6 (1.0), totSession cpu/real = 4:06:47.2/4:22:22.5 (0.9), mem = 2746.7M
[03/15 03:00:16  14807s] 
[03/15 03:00:16  14807s] =============================================================================================
[03/15 03:00:16  14807s]  Step TAT Report for TnsOpt #2
[03/15 03:00:16  14807s] =============================================================================================
[03/15 03:00:16  14807s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 03:00:16  14807s] ---------------------------------------------------------------------------------------------
[03/15 03:00:16  14807s] [ RefinePlace            ]      1   0:00:24.9  (   1.3 % )     0:00:25.9 /  0:00:25.9    1.0
[03/15 03:00:16  14807s] [ SlackTraversorInit     ]      2   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/15 03:00:16  14807s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 03:00:16  14807s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:00:16  14807s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 03:00:16  14807s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 03:00:16  14807s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:00:16  14807s] [ TransformInit          ]      1   0:00:08.0  (   0.4 % )     0:00:08.0 /  0:00:07.9    1.0
[03/15 03:00:16  14807s] [ OptSingleIteration     ]    590   0:00:01.7  (   0.1 % )     0:31:05.0 /  0:31:07.4    1.0
[03/15 03:00:16  14807s] [ OptGetWeight           ]    590   0:00:04.6  (   0.2 % )     0:00:04.6 /  0:00:04.7    1.0
[03/15 03:00:16  14807s] [ OptEval                ]    590   0:30:12.5  (  94.4 % )     0:30:12.5 /  0:30:14.7    1.0
[03/15 03:00:16  14807s] [ OptCommit              ]    590   0:00:02.8  (   0.1 % )     0:00:02.8 /  0:00:02.9    1.0
[03/15 03:00:16  14807s] [ IncrTimingUpdate       ]    458   0:00:09.4  (   0.5 % )     0:00:09.4 /  0:00:09.4    1.0
[03/15 03:00:16  14807s] [ PostCommitDelayUpdate  ]    591   0:00:02.6  (   0.1 % )     0:00:08.9 /  0:00:09.0    1.0
[03/15 03:00:16  14807s] [ IncrDelayCalc          ]   1761   0:00:06.3  (   0.3 % )     0:00:06.3 /  0:00:06.2    1.0
[03/15 03:00:16  14807s] [ SetupOptGetWorkingSet  ]   1832   0:00:12.6  (   0.7 % )     0:00:12.6 /  0:00:12.5    1.0
[03/15 03:00:16  14807s] [ SetupOptGetActiveNode  ]   1832   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 03:00:16  14807s] [ SetupOptSlackGraph     ]    590   0:00:13.3  (   0.7 % )     0:00:13.3 /  0:00:13.3    1.0
[03/15 03:00:16  14807s] [ MISC                   ]          0:00:19.0  (   1.0 % )     0:00:19.0 /  0:00:18.9    1.0
[03/15 03:00:16  14807s] ---------------------------------------------------------------------------------------------
[03/15 03:00:16  14807s]  TnsOpt #2 TOTAL                    0:32:00.6  ( 100.0 % )     0:32:00.6 /  0:32:03.0    1.0
[03/15 03:00:16  14807s] ---------------------------------------------------------------------------------------------
[03/15 03:00:16  14807s] 
[03/15 03:00:16  14807s] End: GigaOpt Optimization in TNS mode
[03/15 03:00:17  14807s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/15 03:00:17  14807s] Info: 1 clock net  excluded from IPO operation.
[03/15 03:00:17  14807s] ### Creating LA Mngr. totSessionCpu=4:06:48 mem=2569.7M
[03/15 03:00:17  14807s] ### Creating LA Mngr, finished. totSessionCpu=4:06:48 mem=2569.7M
[03/15 03:00:17  14807s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 03:00:17  14807s] ### Creating PhyDesignMc. totSessionCpu=4:06:48 mem=2588.7M
[03/15 03:00:17  14807s] OPERPROF: Starting DPlace-Init at level 1, MEM:2588.7M
[03/15 03:00:17  14807s] z: 2, totalTracks: 1
[03/15 03:00:17  14807s] z: 4, totalTracks: 1
[03/15 03:00:17  14807s] z: 6, totalTracks: 1
[03/15 03:00:17  14807s] z: 8, totalTracks: 1
[03/15 03:00:17  14807s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/15 03:00:17  14807s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2588.7M
[03/15 03:00:17  14807s] OPERPROF:     Starting CMU at level 3, MEM:2588.7M
[03/15 03:00:17  14807s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2588.7M
[03/15 03:00:17  14807s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:2588.7M
[03/15 03:00:17  14807s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2588.7MB).
[03/15 03:00:17  14807s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.185, MEM:2588.7M
[03/15 03:00:17  14808s] TotalInstCnt at PhyDesignMc Initialization: 51,143
[03/15 03:00:17  14808s] ### Creating PhyDesignMc, finished. totSessionCpu=4:06:48 mem=2588.7M
[03/15 03:00:17  14808s] Begin: Area Reclaim Optimization
[03/15 03:00:17  14808s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:06:48.3/4:22:23.6 (0.9), mem = 2588.7M
[03/15 03:00:17  14808s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.9
[03/15 03:00:18  14808s] (I,S,L,T): WC_VIEW: 150.663, 63.8886, 2.5788, 217.13
[03/15 03:00:18  14808s] ### Creating RouteCongInterface, started
[03/15 03:00:18  14809s] 
[03/15 03:00:18  14809s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/15 03:00:18  14809s] 
[03/15 03:00:18  14809s] #optDebug: {0, 1.200}
[03/15 03:00:18  14809s] ### Creating RouteCongInterface, finished
[03/15 03:00:18  14809s] ### Creating LA Mngr. totSessionCpu=4:06:49 mem=2588.7M
[03/15 03:00:18  14809s] ### Creating LA Mngr, finished. totSessionCpu=4:06:49 mem=2588.7M
[03/15 03:00:19  14809s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2588.7M
[03/15 03:00:19  14809s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2588.7M
[03/15 03:00:20  14810s] Reclaim Optimization WNS Slack -0.774  TNS Slack -1428.954 Density 64.11
[03/15 03:00:20  14810s] +----------+---------+--------+---------+------------+--------+
[03/15 03:00:20  14810s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 03:00:20  14810s] +----------+---------+--------+---------+------------+--------+
[03/15 03:00:20  14810s] |    64.11%|        -|  -0.774|-1428.954|   0:00:00.0| 2588.7M|
[03/15 03:00:20  14810s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 03:00:22  14812s] |    64.11%|       65|  -0.774|-1428.905|   0:00:02.0| 2626.9M|
[03/15 03:00:27  14818s] |    64.04%|      167|  -0.774|-1428.568|   0:00:05.0| 2626.9M|
[03/15 03:00:50  14840s] |    63.49%|     2275|  -0.769|-1430.854|   0:00:23.0| 2646.0M|
[03/15 03:00:51  14842s] |    63.48%|       31|  -0.769|-1430.916|   0:00:01.0| 2646.0M|
[03/15 03:00:52  14842s] |    63.48%|        1|  -0.769|-1430.916|   0:00:01.0| 2646.0M|
[03/15 03:00:53  14843s] |    63.48%|        0|  -0.769|-1430.916|   0:00:01.0| 2646.0M|
[03/15 03:00:53  14843s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 03:00:54  14844s] |    63.48%|        3|  -0.769|-1430.916|   0:00:01.0| 2646.0M|
[03/15 03:00:54  14845s] +----------+---------+--------+---------+------------+--------+
[03/15 03:00:54  14845s] Reclaim Optimization End WNS Slack -0.769  TNS Slack -1430.916 Density 63.48
[03/15 03:00:54  14845s] 
[03/15 03:00:54  14845s] ** Summary: Restruct = 0 Buffer Deletion = 64 Declone = 108 Resize = 1711 **
[03/15 03:00:54  14845s] --------------------------------------------------------------
[03/15 03:00:54  14845s] |                                   | Total     | Sequential |
[03/15 03:00:54  14845s] --------------------------------------------------------------
[03/15 03:00:54  14845s] | Num insts resized                 |    1696  |       7    |
[03/15 03:00:54  14845s] | Num insts undone                  |     595  |       0    |
[03/15 03:00:54  14845s] | Num insts Downsized               |    1696  |       7    |
[03/15 03:00:54  14845s] | Num insts Samesized               |       0  |       0    |
[03/15 03:00:54  14845s] | Num insts Upsized                 |       0  |       0    |
[03/15 03:00:54  14845s] | Num multiple commits+uncommits    |      17  |       -    |
[03/15 03:00:54  14845s] --------------------------------------------------------------
[03/15 03:00:54  14845s] **** Begin NDR-Layer Usage Statistics ****
[03/15 03:00:54  14845s] Layer 7 has 1482 constrained nets 
[03/15 03:00:54  14845s] **** End NDR-Layer Usage Statistics ****
[03/15 03:00:54  14845s] End: Core Area Reclaim Optimization (cpu = 0:00:36.8) (real = 0:00:37.0) **
[03/15 03:00:54  14845s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2662.0M
[03/15 03:00:54  14845s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.138, MEM:2662.0M
[03/15 03:00:54  14845s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2662.0M
[03/15 03:00:54  14845s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2662.0M
[03/15 03:00:55  14845s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2662.0M
[03/15 03:00:55  14845s] OPERPROF:       Starting CMU at level 4, MEM:2662.0M
[03/15 03:00:55  14845s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2662.0M
[03/15 03:00:55  14845s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.122, MEM:2662.0M
[03/15 03:00:55  14845s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2662.0M
[03/15 03:00:55  14845s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2662.0M
[03/15 03:00:55  14845s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.195, MEM:2662.0M
[03/15 03:00:55  14845s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.195, MEM:2662.0M
[03/15 03:00:55  14845s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.11
[03/15 03:00:55  14845s] OPERPROF: Starting RefinePlace at level 1, MEM:2662.0M
[03/15 03:00:55  14845s] *** Starting refinePlace (4:07:26 mem=2662.0M) ***
[03/15 03:00:55  14845s] Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.210e+04)
[03/15 03:00:55  14845s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:00:55  14845s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2662.0M
[03/15 03:00:55  14845s] Starting refinePlace ...
[03/15 03:00:55  14845s] 
[03/15 03:00:55  14845s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 03:00:56  14846s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:00:56  14846s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=2662.0MB) @(4:07:26 - 4:07:27).
[03/15 03:00:56  14846s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:00:56  14846s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2662.0MB
[03/15 03:00:56  14846s] Statistics of distance of Instance movement in refine placement:
[03/15 03:00:56  14846s]   maximum (X+Y) =         0.00 um
[03/15 03:00:56  14846s]   mean    (X+Y) =         0.00 um
[03/15 03:00:56  14846s] Summary Report:
[03/15 03:00:56  14846s] Instances move: 0 (out of 50971 movable)
[03/15 03:00:56  14846s] Instances flipped: 0
[03/15 03:00:56  14846s] Mean displacement: 0.00 um
[03/15 03:00:56  14846s] Max displacement: 0.00 um 
[03/15 03:00:56  14846s] Total instances moved : 0
[03/15 03:00:56  14846s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.870, REAL:0.874, MEM:2662.0M
[03/15 03:00:56  14846s] Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.210e+04)
[03/15 03:00:56  14846s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2662.0MB
[03/15 03:00:56  14846s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2662.0MB) @(4:07:26 - 4:07:27).
[03/15 03:00:56  14846s] *** Finished refinePlace (4:07:27 mem=2662.0M) ***
[03/15 03:00:56  14846s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.11
[03/15 03:00:56  14846s] OPERPROF: Finished RefinePlace at level 1, CPU:1.010, REAL:1.016, MEM:2662.0M
[03/15 03:00:56  14846s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2662.0M
[03/15 03:00:56  14846s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.134, MEM:2662.0M
[03/15 03:00:56  14847s] Finished re-routing un-routed nets (0:00:00.0 2662.0M)
[03/15 03:00:56  14847s] 
[03/15 03:00:56  14847s] OPERPROF: Starting DPlace-Init at level 1, MEM:2662.0M
[03/15 03:00:56  14847s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2662.0M
[03/15 03:00:56  14847s] OPERPROF:     Starting CMU at level 3, MEM:2662.0M
[03/15 03:00:56  14847s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2662.0M
[03/15 03:00:56  14847s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:2662.0M
[03/15 03:00:56  14847s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2662.0M
[03/15 03:00:56  14847s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2662.0M
[03/15 03:00:56  14847s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.196, MEM:2662.0M
[03/15 03:00:57  14847s] 
[03/15 03:00:57  14847s] Density : 0.6348
[03/15 03:00:57  14847s] Max route overflow : 0.0000
[03/15 03:00:57  14847s] 
[03/15 03:00:57  14847s] 
[03/15 03:00:57  14847s] *** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=2662.0M) ***
[03/15 03:00:57  14847s] (I,S,L,T): WC_VIEW: 149.654, 63.1273, 2.53933, 215.321
[03/15 03:00:57  14847s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.9
[03/15 03:00:57  14847s] *** AreaOpt [finish] : cpu/real = 0:00:39.7/0:00:39.7 (1.0), totSession cpu/real = 4:07:28.0/4:23:03.2 (0.9), mem = 2662.0M
[03/15 03:00:57  14847s] 
[03/15 03:00:57  14847s] =============================================================================================
[03/15 03:00:57  14847s]  Step TAT Report for AreaOpt #7
[03/15 03:00:57  14847s] =============================================================================================
[03/15 03:00:57  14847s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 03:00:57  14847s] ---------------------------------------------------------------------------------------------
[03/15 03:00:57  14847s] [ RefinePlace            ]      1   0:00:02.6  (   6.6 % )     0:00:02.6 /  0:00:02.6    1.0
[03/15 03:00:57  14847s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:00:57  14847s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:00:57  14847s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 03:00:57  14847s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:00:57  14847s] [ OptSingleIteration     ]      7   0:00:00.9  (   2.3 % )     0:00:32.8 /  0:00:32.9    1.0
[03/15 03:00:57  14847s] [ OptGetWeight           ]    361   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.3
[03/15 03:00:57  14847s] [ OptEval                ]    361   0:00:18.7  (  47.2 % )     0:00:18.7 /  0:00:18.7    1.0
[03/15 03:00:57  14847s] [ OptCommit              ]    361   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.6    0.9
[03/15 03:00:57  14847s] [ IncrTimingUpdate       ]    161   0:00:06.9  (  17.4 % )     0:00:06.9 /  0:00:06.9    1.0
[03/15 03:00:57  14847s] [ PostCommitDelayUpdate  ]    406   0:00:01.4  (   3.5 % )     0:00:05.6 /  0:00:05.5    1.0
[03/15 03:00:57  14847s] [ IncrDelayCalc          ]    566   0:00:04.2  (  10.6 % )     0:00:04.2 /  0:00:04.2    1.0
[03/15 03:00:57  14847s] [ MISC                   ]          0:00:03.6  (   9.2 % )     0:00:03.6 /  0:00:03.6    1.0
[03/15 03:00:57  14847s] ---------------------------------------------------------------------------------------------
[03/15 03:00:57  14847s]  AreaOpt #7 TOTAL                   0:00:39.7  ( 100.0 % )     0:00:39.7 /  0:00:39.7    1.0
[03/15 03:00:57  14847s] ---------------------------------------------------------------------------------------------
[03/15 03:00:57  14847s] 
[03/15 03:00:57  14847s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2626.9M
[03/15 03:00:57  14848s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.130, MEM:2626.9M
[03/15 03:00:57  14848s] TotalInstCnt at PhyDesignMc Destruction: 50,971
[03/15 03:00:57  14848s] End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:40, mem=2569.89M, totSessionCpu=4:07:28).
[03/15 03:00:58  14848s] GigaOpt: WNS changes during reclaim: -0.774 -> -0.779 (bump 0.005, threshold 0.145) 1
[03/15 03:00:58  14848s] GigaOpt: TNS changes during reclaim: -1428.954 -> -1432.695 (bump -2857.908, threshold 2.0) 1
[03/15 03:00:58  14848s] GigaOpt: TNS changes during reclaim: -1428.954 -> -1432.695 (bump 3.741, threshold 72.5) 1
[03/15 03:00:58  14848s] GigaOpt: TNS changes during reclaim: -1428.954 -> -1432.695 (bump -2857.908, threshold 2.0) 1
[03/15 03:00:58  14848s] GigaOpt: TNS changes during reclaim: -1428.954 -> -1432.695 (bump 3.741, threshold 72.5) 1
[03/15 03:00:58  14848s] Begin: GigaOpt postEco DRV Optimization
[03/15 03:00:58  14848s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS -max_fanout
[03/15 03:00:58  14849s] Info: 1 clock net  excluded from IPO operation.
[03/15 03:00:58  14849s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:07:29.2/4:23:04.4 (0.9), mem = 2569.9M
[03/15 03:00:58  14849s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.10
[03/15 03:00:59  14849s] (I,S,L,T): WC_VIEW: 149.654, 63.1273, 2.53933, 215.321
[03/15 03:00:59  14849s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 03:00:59  14849s] ### Creating PhyDesignMc. totSessionCpu=4:07:30 mem=2569.9M
[03/15 03:00:59  14849s] OPERPROF: Starting DPlace-Init at level 1, MEM:2569.9M
[03/15 03:00:59  14849s] z: 2, totalTracks: 1
[03/15 03:00:59  14849s] z: 4, totalTracks: 1
[03/15 03:00:59  14849s] z: 6, totalTracks: 1
[03/15 03:00:59  14849s] z: 8, totalTracks: 1
[03/15 03:00:59  14849s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/15 03:00:59  14849s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2569.9M
[03/15 03:00:59  14849s] OPERPROF:     Starting CMU at level 3, MEM:2569.9M
[03/15 03:00:59  14849s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:2569.9M
[03/15 03:00:59  14849s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:2569.9M
[03/15 03:00:59  14849s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2569.9MB).
[03/15 03:00:59  14849s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.185, MEM:2569.9M
[03/15 03:00:59  14850s] TotalInstCnt at PhyDesignMc Initialization: 50,971
[03/15 03:00:59  14850s] ### Creating PhyDesignMc, finished. totSessionCpu=4:07:30 mem=2569.9M
[03/15 03:00:59  14850s] ### Creating RouteCongInterface, started
[03/15 03:00:59  14850s] 
[03/15 03:00:59  14850s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/15 03:00:59  14850s] 
[03/15 03:00:59  14850s] #optDebug: {0, 1.200}
[03/15 03:00:59  14850s] ### Creating RouteCongInterface, finished
[03/15 03:00:59  14850s] ### Creating LA Mngr. totSessionCpu=4:07:30 mem=2569.9M
[03/15 03:00:59  14850s] ### Creating LA Mngr, finished. totSessionCpu=4:07:30 mem=2569.9M
[03/15 03:01:03  14853s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2589.0M
[03/15 03:01:03  14853s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2589.0M
[03/15 03:01:04  14854s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 03:01:04  14854s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/15 03:01:04  14854s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 03:01:04  14854s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/15 03:01:04  14854s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 03:01:04  14855s] Info: violation cost 0.003361 (cap = 0.003361, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 03:01:04  14855s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.78| -1432.70|       0|       0|       0|  63.48|          |         |
[03/15 03:01:04  14855s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 03:01:04  14855s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.78| -1432.70|       0|       0|       1|  63.48| 0:00:00.0|  2627.1M|
[03/15 03:01:04  14855s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 03:01:04  14855s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.78| -1432.70|       0|       0|       0|  63.48| 0:00:00.0|  2627.1M|
[03/15 03:01:04  14855s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 03:01:04  14855s] **** Begin NDR-Layer Usage Statistics ****
[03/15 03:01:04  14855s] Layer 7 has 1482 constrained nets 
[03/15 03:01:04  14855s] **** End NDR-Layer Usage Statistics ****
[03/15 03:01:04  14855s] 
[03/15 03:01:04  14855s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2627.1M) ***
[03/15 03:01:04  14855s] 
[03/15 03:01:05  14855s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.137, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF:       Starting CMU at level 4, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.196, MEM:2643.1M
[03/15 03:01:05  14855s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.196, MEM:2643.1M
[03/15 03:01:05  14855s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.12
[03/15 03:01:05  14855s] OPERPROF: Starting RefinePlace at level 1, MEM:2643.1M
[03/15 03:01:05  14855s] *** Starting refinePlace (4:07:36 mem=2643.1M) ***
[03/15 03:01:05  14855s] Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.210e+04)
[03/15 03:01:05  14855s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:01:05  14855s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2643.1M
[03/15 03:01:05  14855s] Starting refinePlace ...
[03/15 03:01:05  14856s] 
[03/15 03:01:05  14856s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 03:01:06  14856s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:01:06  14856s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=2643.1MB) @(4:07:36 - 4:07:37).
[03/15 03:01:06  14856s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:01:06  14856s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2643.1MB
[03/15 03:01:06  14856s] Statistics of distance of Instance movement in refine placement:
[03/15 03:01:06  14856s]   maximum (X+Y) =         0.00 um
[03/15 03:01:06  14856s]   mean    (X+Y) =         0.00 um
[03/15 03:01:06  14856s] Summary Report:
[03/15 03:01:06  14856s] Instances move: 0 (out of 50971 movable)
[03/15 03:01:06  14856s] Instances flipped: 0
[03/15 03:01:06  14856s] Mean displacement: 0.00 um
[03/15 03:01:06  14856s] Max displacement: 0.00 um 
[03/15 03:01:06  14856s] Total instances moved : 0
[03/15 03:01:06  14856s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.880, REAL:0.880, MEM:2643.1M
[03/15 03:01:06  14856s] Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.210e+04)
[03/15 03:01:06  14856s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2643.1MB
[03/15 03:01:06  14856s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2643.1MB) @(4:07:36 - 4:07:37).
[03/15 03:01:06  14856s] *** Finished refinePlace (4:07:37 mem=2643.1M) ***
[03/15 03:01:06  14856s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.12
[03/15 03:01:06  14856s] OPERPROF: Finished RefinePlace at level 1, CPU:1.020, REAL:1.031, MEM:2643.1M
[03/15 03:01:06  14857s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2643.1M
[03/15 03:01:06  14857s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.132, MEM:2643.1M
[03/15 03:01:06  14857s] Finished re-routing un-routed nets (0:00:00.0 2643.1M)
[03/15 03:01:06  14857s] 
[03/15 03:01:06  14857s] OPERPROF: Starting DPlace-Init at level 1, MEM:2643.1M
[03/15 03:01:06  14857s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2643.1M
[03/15 03:01:07  14857s] OPERPROF:     Starting CMU at level 3, MEM:2643.1M
[03/15 03:01:07  14857s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2643.1M
[03/15 03:01:07  14857s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.125, MEM:2643.1M
[03/15 03:01:07  14857s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2643.1M
[03/15 03:01:07  14857s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2643.1M
[03/15 03:01:07  14857s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.200, MEM:2643.1M
[03/15 03:01:07  14857s] 
[03/15 03:01:07  14857s] Density : 0.6348
[03/15 03:01:07  14857s] Max route overflow : 0.0000
[03/15 03:01:07  14857s] 
[03/15 03:01:07  14857s] 
[03/15 03:01:07  14857s] *** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=2643.1M) ***
[03/15 03:01:07  14857s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2608.1M
[03/15 03:01:07  14858s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.133, MEM:2608.1M
[03/15 03:01:07  14858s] TotalInstCnt at PhyDesignMc Destruction: 50,971
[03/15 03:01:07  14858s] (I,S,L,T): WC_VIEW: 149.65, 63.1273, 2.53934, 215.317
[03/15 03:01:07  14858s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.10
[03/15 03:01:07  14858s] *** DrvOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 4:07:38.3/4:23:13.6 (0.9), mem = 2608.1M
[03/15 03:01:07  14858s] 
[03/15 03:01:07  14858s] =============================================================================================
[03/15 03:01:07  14858s]  Step TAT Report for DrvOpt #3
[03/15 03:01:07  14858s] =============================================================================================
[03/15 03:01:07  14858s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 03:01:07  14858s] ---------------------------------------------------------------------------------------------
[03/15 03:01:07  14858s] [ RefinePlace            ]      1   0:00:02.6  (  28.1 % )     0:00:02.6 /  0:00:02.6    1.0
[03/15 03:01:07  14858s] [ SlackTraversorInit     ]      1   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:01:07  14858s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.4
[03/15 03:01:07  14858s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   5.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 03:01:07  14858s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 03:01:07  14858s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:01:07  14858s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[03/15 03:01:07  14858s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:01:07  14858s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/15 03:01:07  14858s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   10.2
[03/15 03:01:07  14858s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/15 03:01:07  14858s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:01:07  14858s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:01:07  14858s] [ DrvFindVioNets         ]      3   0:00:00.7  (   7.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 03:01:07  14858s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 03:01:07  14858s] [ MISC                   ]          0:00:04.9  (  52.3 % )     0:00:04.9 /  0:00:04.9    1.0
[03/15 03:01:07  14858s] ---------------------------------------------------------------------------------------------
[03/15 03:01:07  14858s]  DrvOpt #3 TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.4    1.0
[03/15 03:01:07  14858s] ---------------------------------------------------------------------------------------------
[03/15 03:01:07  14858s] 
[03/15 03:01:07  14858s] End: GigaOpt postEco DRV Optimization
[03/15 03:01:09  14860s]   Timing/DRV Snapshot: (REF)
[03/15 03:01:09  14860s]      Weighted WNS: -0.779
[03/15 03:01:09  14860s]       All  PG WNS: -0.779
[03/15 03:01:09  14860s]       High PG WNS: -0.779
[03/15 03:01:09  14860s]       All  PG TNS: -1432.695
[03/15 03:01:09  14860s]       High PG TNS: -1432.695
[03/15 03:01:09  14860s]          Tran DRV: 0
[03/15 03:01:09  14860s]           Cap DRV: 0
[03/15 03:01:09  14860s]        Fanout DRV: 0
[03/15 03:01:09  14860s]            Glitch: 0
[03/15 03:01:09  14860s]    Category Slack: { [L, -0.779] [H, -0.779] }
[03/15 03:01:09  14860s] 
[03/15 03:01:10  14860s] **optDesign ... cpu = 3:58:02, real = 3:57:46, mem = 2202.4M, totSessionCpu=4:07:40 **
[03/15 03:01:10  14860s] **optDesign ... cpu = 3:58:02, real = 3:57:46, mem = 2203.1M, totSessionCpu=4:07:41 **
[03/15 03:01:10  14860s] ** Profile ** Start :  cpu=0:00:00.0, mem=2568.1M
[03/15 03:01:10  14860s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2568.1M
[03/15 03:01:10  14860s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.102, MEM:2568.1M
[03/15 03:01:10  14860s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2568.1M
[03/15 03:01:10  14861s] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2578.1M
[03/15 03:01:12  14862s] ** Profile ** DRVs :  cpu=0:00:01.4, mem=2578.1M
[03/15 03:01:12  14862s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.779  | -0.779  |  0.003  |
|           TNS (ns):| -1432.7 | -1432.7 |  0.000  |
|    Violating Paths:|  2320   |  2320   |    0    |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.476%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2578.1M
[03/15 03:01:12  14862s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/15 03:01:12  14862s] Info: 1 clock net  excluded from IPO operation.
[03/15 03:01:12  14862s] ### Creating LA Mngr. totSessionCpu=4:07:43 mem=2578.1M
[03/15 03:01:12  14862s] ### Creating LA Mngr, finished. totSessionCpu=4:07:43 mem=2578.1M
[03/15 03:01:12  14862s] 
[03/15 03:01:12  14862s] Begin: Power Optimization
[03/15 03:01:12  14862s] 
[03/15 03:01:12  14862s] Begin Power Analysis
[03/15 03:01:12  14862s] 
[03/15 03:01:12  14863s]              0V	    VSS
[03/15 03:01:12  14863s]            0.9V	    VDD
[03/15 03:01:12  14863s] Begin Processing Timing Library for Power Calculation
[03/15 03:01:12  14863s] 
[03/15 03:01:12  14863s] Begin Processing Timing Library for Power Calculation
[03/15 03:01:12  14863s] 
[03/15 03:01:12  14863s] 
[03/15 03:01:12  14863s] 
[03/15 03:01:12  14863s] Begin Processing Power Net/Grid for Power Calculation
[03/15 03:01:12  14863s] 
[03/15 03:01:12  14863s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2205.24MB/3724.30MB/2337.13MB)
[03/15 03:01:12  14863s] 
[03/15 03:01:12  14863s] Begin Processing Timing Window Data for Power Calculation
[03/15 03:01:12  14863s] 
[03/15 03:01:13  14863s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2206.00MB/3724.30MB/2337.13MB)
[03/15 03:01:13  14863s] 
[03/15 03:01:13  14863s] Begin Processing User Attributes
[03/15 03:01:13  14863s] 
[03/15 03:01:13  14863s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2206.00MB/3724.30MB/2337.13MB)
[03/15 03:01:13  14863s] 
[03/15 03:01:13  14863s] Begin Processing Signal Activity
[03/15 03:01:13  14863s] 
[03/15 03:01:15  14866s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=2207.25MB/3724.30MB/2337.13MB)
[03/15 03:01:15  14866s] 
[03/15 03:01:15  14866s] Begin Power Computation
[03/15 03:01:15  14866s] 
[03/15 03:01:15  14866s]       ----------------------------------------------------------
[03/15 03:01:15  14866s]       # of cell(s) missing both power/leakage table: 0
[03/15 03:01:15  14866s]       # of cell(s) missing power table: 0
[03/15 03:01:15  14866s]       # of cell(s) missing leakage table: 0
[03/15 03:01:15  14866s]       # of MSMV cell(s) missing power_level: 0
[03/15 03:01:15  14866s]       ----------------------------------------------------------
[03/15 03:01:15  14866s] 
[03/15 03:01:15  14866s] 
[03/15 03:01:21  14871s] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2207.27MB/3724.30MB/2337.13MB)
[03/15 03:01:21  14871s] 
[03/15 03:01:21  14871s] Begin Processing User Attributes
[03/15 03:01:21  14871s] 
[03/15 03:01:21  14872s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2207.27MB/3724.30MB/2337.13MB)
[03/15 03:01:21  14872s] 
[03/15 03:01:21  14872s] Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2207.27MB/3724.30MB/2337.13MB)
[03/15 03:01:21  14872s] 
[03/15 03:01:21  14872s] *



[03/15 03:01:21  14872s] Total Power
[03/15 03:01:21  14872s] -----------------------------------------------------------------------------------------
[03/15 03:01:21  14872s] Total Internal Power:      151.64281955 	   69.2024%
[03/15 03:01:21  14872s] Total Switching Power:      64.88073102 	   29.6084%
[03/15 03:01:21  14872s] Total Leakage Power:         2.60598680 	    1.1892%
[03/15 03:01:21  14872s] Total Power:               219.12953719
[03/15 03:01:21  14872s] -----------------------------------------------------------------------------------------
[03/15 03:01:22  14873s] Processing average sequential pin duty cycle 
[03/15 03:01:22  14873s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 03:01:22  14873s] ### Creating PhyDesignMc. totSessionCpu=4:07:53 mem=2604.1M
[03/15 03:01:22  14873s] OPERPROF: Starting DPlace-Init at level 1, MEM:2604.1M
[03/15 03:01:22  14873s] z: 2, totalTracks: 1
[03/15 03:01:22  14873s] z: 4, totalTracks: 1
[03/15 03:01:22  14873s] z: 6, totalTracks: 1
[03/15 03:01:22  14873s] z: 8, totalTracks: 1
[03/15 03:01:22  14873s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/15 03:01:22  14873s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2604.1M
[03/15 03:01:23  14873s] OPERPROF:     Starting CMU at level 3, MEM:2604.1M
[03/15 03:01:23  14873s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:2604.1M
[03/15 03:01:23  14873s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:2604.1M
[03/15 03:01:23  14873s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2604.1MB).
[03/15 03:01:23  14873s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.179, MEM:2604.1M
[03/15 03:01:23  14873s] TotalInstCnt at PhyDesignMc Initialization: 50,971
[03/15 03:01:23  14873s] ### Creating PhyDesignMc, finished. totSessionCpu=4:07:54 mem=2604.1M
[03/15 03:01:23  14874s]   Timing Snapshot: (REF)
[03/15 03:01:23  14874s]      Weighted WNS: -0.779
[03/15 03:01:23  14874s]       All  PG WNS: -0.779
[03/15 03:01:23  14874s]       High PG WNS: -0.779
[03/15 03:01:23  14874s]       All  PG TNS: -1432.695
[03/15 03:01:23  14874s]       High PG TNS: -1432.695
[03/15 03:01:23  14874s]    Category Slack: { [L, -0.779] [H, -0.779] }
[03/15 03:01:23  14874s] 
[03/15 03:01:25  14876s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2620.1M
[03/15 03:01:25  14876s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2620.1M
[03/15 03:01:36  14886s] 
[03/15 03:01:36  14886s] Phase 1 finished in (cpu = 0:00:08.4) (real = 0:00:09.0) **
[03/15 03:01:36  14887s] 
[03/15 03:01:36  14887s] =============================================================================================
[03/15 03:01:36  14887s]  Step TAT Report for PowerOpt #1
[03/15 03:01:36  14887s] =============================================================================================
[03/15 03:01:36  14887s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 03:01:36  14887s] ---------------------------------------------------------------------------------------------
[03/15 03:01:36  14887s] [ SlackTraversorInit     ]      1   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:01:36  14887s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:01:36  14887s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 03:01:36  14887s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:01:36  14887s] [ BottleneckAnalyzerInit ]      1   0:00:05.9  (  47.4 % )     0:00:05.9 /  0:00:05.9    1.0
[03/15 03:01:36  14887s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.4 % )     0:00:02.3 /  0:00:02.3    1.0
[03/15 03:01:36  14887s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:01:36  14887s] [ OptEval                ]      3   0:00:01.2  (   9.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 03:01:36  14887s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 03:01:36  14887s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 03:01:36  14887s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 03:01:36  14887s] [ IncrDelayCalc          ]     12   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:01:36  14887s] [ DrvFindVioNets         ]      1   0:00:00.5  (   4.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 03:01:36  14887s] [ MISC                   ]          0:00:03.2  (  25.4 % )     0:00:03.2 /  0:00:03.2    1.0
[03/15 03:01:36  14887s] ---------------------------------------------------------------------------------------------
[03/15 03:01:36  14887s]  PowerOpt #1 TOTAL                  0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.4    1.0
[03/15 03:01:36  14887s] ---------------------------------------------------------------------------------------------
[03/15 03:01:36  14887s] 
[03/15 03:01:36  14887s] Finished Timing Update in (cpu = 0:00:12.8) (real = 0:00:13.0) **
[03/15 03:01:36  14887s] OPT: Doing preprocessing before recovery...
[03/15 03:01:39  14889s]   Timing Snapshot: (TGT)
[03/15 03:01:39  14889s]      Weighted WNS: -0.779
[03/15 03:01:39  14889s]       All  PG WNS: -0.779
[03/15 03:01:39  14889s]       High PG WNS: -0.779
[03/15 03:01:39  14889s]       All  PG TNS: -1436.203
[03/15 03:01:39  14889s]       High PG TNS: -1433.845
[03/15 03:01:39  14889s]    Category Slack: { [L, -0.779] [H, -0.779] }
[03/15 03:01:39  14889s] 
[03/15 03:01:39  14889s] Checking setup slack degradation ...
[03/15 03:01:39  14889s] 
[03/15 03:01:39  14889s] Recovery Manager:
[03/15 03:01:39  14889s]   Low  Effort WNS Jump: 0.000 (REF: -0.779, TGT: -0.779, Threshold: 0.010) - Skip
[03/15 03:01:39  14889s]   High Effort WNS Jump: 0.000 (REF: -0.779, TGT: -0.779, Threshold: 0.010) - Skip
[03/15 03:01:39  14889s]   Low  Effort TNS Jump: 3.508 (REF: -1432.695, TGT: -1436.203, Threshold: 100.000) - Skip
[03/15 03:01:39  14889s]   High Effort TNS Jump: 1.150 (REF: -1432.695, TGT: -1433.845, Threshold: 5.000) - Skip
[03/15 03:01:39  14889s] 
[03/15 03:01:40  14890s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2658.3M
[03/15 03:01:40  14890s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.140, MEM:2658.3M
[03/15 03:01:40  14890s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2658.3M
[03/15 03:01:40  14890s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2658.3M
[03/15 03:01:40  14890s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2658.3M
[03/15 03:01:40  14891s] OPERPROF:       Starting CMU at level 4, MEM:2658.3M
[03/15 03:01:40  14891s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2658.3M
[03/15 03:01:40  14891s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.121, MEM:2658.3M
[03/15 03:01:40  14891s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.195, MEM:2658.3M
[03/15 03:01:40  14891s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.195, MEM:2658.3M
[03/15 03:01:40  14891s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.13
[03/15 03:01:40  14891s] OPERPROF: Starting RefinePlace at level 1, MEM:2658.3M
[03/15 03:01:40  14891s] *** Starting refinePlace (4:08:11 mem=2658.3M) ***
[03/15 03:01:40  14891s] Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.211e+04)
[03/15 03:01:40  14891s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:01:40  14891s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2658.3M
[03/15 03:01:40  14891s] Starting refinePlace ...
[03/15 03:01:40  14891s] 
[03/15 03:01:40  14891s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 03:01:41  14892s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:01:41  14892s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2658.3MB) @(4:08:11 - 4:08:12).
[03/15 03:01:41  14892s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:01:41  14892s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2658.3MB
[03/15 03:01:41  14892s] Statistics of distance of Instance movement in refine placement:
[03/15 03:01:41  14892s]   maximum (X+Y) =         0.00 um
[03/15 03:01:41  14892s]   mean    (X+Y) =         0.00 um
[03/15 03:01:41  14892s] Summary Report:
[03/15 03:01:41  14892s] Instances move: 0 (out of 50971 movable)
[03/15 03:01:41  14892s] Instances flipped: 0
[03/15 03:01:41  14892s] Mean displacement: 0.00 um
[03/15 03:01:41  14892s] Max displacement: 0.00 um 
[03/15 03:01:41  14892s] Total instances moved : 0
[03/15 03:01:41  14892s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.950, REAL:0.896, MEM:2658.3M
[03/15 03:01:41  14892s] Total net bbox length = 9.704e+05 (5.139e+05 4.565e+05) (ext = 4.211e+04)
[03/15 03:01:41  14892s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2658.3MB
[03/15 03:01:41  14892s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2658.3MB) @(4:08:11 - 4:08:12).
[03/15 03:01:41  14892s] *** Finished refinePlace (4:08:12 mem=2658.3M) ***
[03/15 03:01:41  14892s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.13
[03/15 03:01:41  14892s] OPERPROF: Finished RefinePlace at level 1, CPU:1.090, REAL:1.045, MEM:2658.3M
[03/15 03:01:41  14892s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2658.3M
[03/15 03:01:42  14892s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.139, MEM:2658.3M
[03/15 03:01:42  14892s] Finished re-routing un-routed nets (0:00:00.0 2658.3M)
[03/15 03:01:42  14892s] 
[03/15 03:01:42  14892s] OPERPROF: Starting DPlace-Init at level 1, MEM:2658.3M
[03/15 03:01:42  14892s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2658.3M
[03/15 03:01:42  14892s] OPERPROF:     Starting CMU at level 3, MEM:2658.3M
[03/15 03:01:42  14892s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2658.3M
[03/15 03:01:42  14892s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:2658.3M
[03/15 03:01:42  14892s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.197, MEM:2658.3M
[03/15 03:01:42  14893s] 
[03/15 03:01:42  14893s] Density : 0.6345
[03/15 03:01:42  14893s] Max route overflow : 0.0000
[03/15 03:01:42  14893s] 
[03/15 03:01:42  14893s] Begin: Core Power Optimization
[03/15 03:01:42  14893s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:08:13.2/4:23:48.3 (0.9), mem = 2658.3M
[03/15 03:01:42  14893s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.12
[03/15 03:01:43  14893s] (I,S,L,T): WC_VIEW: 152.382, 64.8691, 2.5364, 219.788
[03/15 03:01:43  14893s] ### Creating RouteCongInterface, started
[03/15 03:01:43  14893s] 
[03/15 03:01:43  14893s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/15 03:01:43  14893s] 
[03/15 03:01:43  14893s] #optDebug: {0, 1.200}
[03/15 03:01:43  14893s] ### Creating RouteCongInterface, finished
[03/15 03:01:43  14893s] ### Creating LA Mngr. totSessionCpu=4:08:14 mem=2658.3M
[03/15 03:01:43  14893s] ### Creating LA Mngr, finished. totSessionCpu=4:08:14 mem=2658.3M
[03/15 03:01:44  14894s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2658.3M
[03/15 03:01:44  14894s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2658.3M
[03/15 03:01:45  14896s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 03:01:45  14896s] Reclaim Optimization WNS Slack -0.779  TNS Slack -1436.203 Density 63.45
[03/15 03:01:45  14896s] +----------+---------+--------+---------+------------+--------+
[03/15 03:01:45  14896s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 03:01:45  14896s] +----------+---------+--------+---------+------------+--------+
[03/15 03:01:45  14896s] |    63.45%|        -|  -0.779|-1436.203|   0:00:00.0| 2658.3M|
[03/15 03:01:45  14896s] Running power reclaim iteration with 26.86939 cutoff 
[03/15 03:01:46  14896s] |    63.45%|        0|  -0.779|-1436.203|   0:00:01.0| 2658.3M|
[03/15 03:01:46  14896s] Running power reclaim iteration with 26.86939 cutoff 
[03/15 03:02:05  14915s] |    63.45%|      157|  -0.779|-1436.283|   0:00:19.0| 2696.5M|
[03/15 03:02:05  14915s] Running power reclaim iteration with 26.86939 cutoff 
[03/15 03:02:32  14942s] |    63.39%|      155|  -0.779|-1436.128|   0:00:27.0| 2696.5M|
[03/15 03:02:33  14944s] |    63.39%|        4|  -0.779|-1436.113|   0:00:01.0| 2696.5M|
[03/15 03:02:33  14944s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 03:02:33  14944s] Running power reclaim iteration with 40.30408 cutoff 
[03/15 03:02:46  14957s] |    63.39%|        0|  -0.779|-1436.113|   0:00:13.0| 2696.5M|
[03/15 03:02:46  14957s] Running power reclaim iteration with 5.37388 cutoff 
[03/15 03:02:59  14969s] |    63.39%|        0|  -0.779|-1436.113|   0:00:13.0| 2696.5M|
[03/15 03:02:59  14970s] +----------+---------+--------+---------+------------+--------+
[03/15 03:02:59  14970s] Reclaim Optimization End WNS Slack -0.779  TNS Slack -1436.113 Density 63.39
[03/15 03:02:59  14970s] 
[03/15 03:02:59  14970s] ** Summary: Restruct = 159 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/15 03:02:59  14970s] --------------------------------------------------------------
[03/15 03:02:59  14970s] |                                   | Total     | Sequential |
[03/15 03:02:59  14970s] --------------------------------------------------------------
[03/15 03:02:59  14970s] | Num insts resized                 |       0  |       0    |
[03/15 03:02:59  14970s] | Num insts undone                  |       0  |       0    |
[03/15 03:02:59  14970s] | Num insts Downsized               |       0  |       0    |
[03/15 03:02:59  14970s] | Num insts Samesized               |       0  |       0    |
[03/15 03:02:59  14970s] | Num insts Upsized                 |       0  |       0    |
[03/15 03:02:59  14970s] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 03:02:59  14970s] --------------------------------------------------------------
[03/15 03:02:59  14970s] **** Begin NDR-Layer Usage Statistics ****
[03/15 03:02:59  14970s] Layer 7 has 1482 constrained nets 
[03/15 03:02:59  14970s] **** End NDR-Layer Usage Statistics ****
[03/15 03:02:59  14970s] 
[03/15 03:02:59  14970s] Number of insts committed for which the initial cell was dont use = 0
[03/15 03:02:59  14970s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/15 03:02:59  14970s] End: Core Power Optimization (cpu = 0:01:17) (real = 0:01:17) **
[03/15 03:02:59  14970s] (I,S,L,T): WC_VIEW: 152.338, 64.7553, 2.53473, 219.628
[03/15 03:02:59  14970s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.12
[03/15 03:02:59  14970s] *** PowerOpt [finish] : cpu/real = 0:01:17.3/0:01:17.2 (1.0), totSession cpu/real = 4:09:30.4/4:25:05.5 (0.9), mem = 2696.5M
[03/15 03:02:59  14970s] 
[03/15 03:02:59  14970s] =============================================================================================
[03/15 03:02:59  14970s]  Step TAT Report for PowerOpt #2
[03/15 03:02:59  14970s] =============================================================================================
[03/15 03:02:59  14970s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 03:02:59  14970s] ---------------------------------------------------------------------------------------------
[03/15 03:02:59  14970s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:02:59  14970s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:02:59  14970s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 03:02:59  14970s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:02:59  14970s] [ BottleneckAnalyzerInit ]      2   0:00:11.2  (  14.6 % )     0:00:11.2 /  0:00:11.3    1.0
[03/15 03:02:59  14970s] [ OptSingleIteration     ]      8   0:00:02.0  (   2.6 % )     0:01:01.0 /  0:01:01.1    1.0
[03/15 03:02:59  14970s] [ OptGetWeight           ]    118   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[03/15 03:02:59  14970s] [ OptEval                ]    118   0:00:57.2  (  74.1 % )     0:00:57.2 /  0:00:57.2    1.0
[03/15 03:02:59  14970s] [ OptCommit              ]    118   0:00:00.8  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/15 03:02:59  14970s] [ IncrTimingUpdate       ]     40   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:02:59  14970s] [ PostCommitDelayUpdate  ]    239   0:00:00.2  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 03:02:59  14970s] [ IncrDelayCalc          ]    451   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:02:59  14970s] [ DrvFindVioNets         ]      1   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 03:02:59  14970s] [ MISC                   ]          0:00:03.8  (   5.0 % )     0:00:03.8 /  0:00:03.8    1.0
[03/15 03:02:59  14970s] ---------------------------------------------------------------------------------------------
[03/15 03:02:59  14970s]  PowerOpt #2 TOTAL                  0:01:17.2  ( 100.0 % )     0:01:17.2 /  0:01:17.3    1.0
[03/15 03:02:59  14970s] ---------------------------------------------------------------------------------------------
[03/15 03:02:59  14970s] 
[03/15 03:03:00  14970s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2696.5M
[03/15 03:03:00  14970s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.139, MEM:2696.5M
[03/15 03:03:00  14970s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2696.5M
[03/15 03:03:00  14970s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2696.5M
[03/15 03:03:00  14970s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2696.5M
[03/15 03:03:00  14970s] OPERPROF:       Starting CMU at level 4, MEM:2696.5M
[03/15 03:03:00  14970s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2696.5M
[03/15 03:03:00  14970s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.127, MEM:2696.5M
[03/15 03:03:00  14971s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.204, MEM:2696.5M
[03/15 03:03:00  14971s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.205, MEM:2696.5M
[03/15 03:03:00  14971s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.14
[03/15 03:03:00  14971s] OPERPROF: Starting RefinePlace at level 1, MEM:2696.5M
[03/15 03:03:00  14971s] *** Starting refinePlace (4:09:31 mem=2696.5M) ***
[03/15 03:03:00  14971s] Total net bbox length = 9.703e+05 (5.141e+05 4.563e+05) (ext = 4.211e+04)
[03/15 03:03:00  14971s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:03:00  14971s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2696.5M
[03/15 03:03:00  14971s] Starting refinePlace ...
[03/15 03:03:00  14971s] 
[03/15 03:03:00  14971s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 03:03:01  14972s] Move report: legalization moves 142 insts, mean move: 1.41 um, max move: 5.60 um
[03/15 03:03:01  14972s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1105): (476.80, 341.20) --> (474.80, 337.60)
[03/15 03:03:01  14972s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2696.5MB) @(4:09:31 - 4:09:32).
[03/15 03:03:01  14972s] Move report: Detail placement moves 142 insts, mean move: 1.41 um, max move: 5.60 um
[03/15 03:03:01  14972s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1105): (476.80, 341.20) --> (474.80, 337.60)
[03/15 03:03:01  14972s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2696.5MB
[03/15 03:03:01  14972s] Statistics of distance of Instance movement in refine placement:
[03/15 03:03:01  14972s]   maximum (X+Y) =         5.60 um
[03/15 03:03:01  14972s]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1105) with max move: (476.8, 341.2) -> (474.8, 337.6)
[03/15 03:03:01  14972s]   mean    (X+Y) =         1.41 um
[03/15 03:03:01  14972s] Summary Report:
[03/15 03:03:01  14972s] Instances move: 142 (out of 50761 movable)
[03/15 03:03:01  14972s] Instances flipped: 0
[03/15 03:03:01  14972s] Mean displacement: 1.41 um
[03/15 03:03:01  14972s] Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1105) (476.8, 341.2) -> (474.8, 337.6)
[03/15 03:03:01  14972s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D1
[03/15 03:03:01  14972s] Total instances moved : 142
[03/15 03:03:01  14972s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.920, REAL:0.915, MEM:2696.5M
[03/15 03:03:01  14972s] Total net bbox length = 9.705e+05 (5.142e+05 4.564e+05) (ext = 4.211e+04)
[03/15 03:03:01  14972s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2696.5MB
[03/15 03:03:01  14972s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2696.5MB) @(4:09:31 - 4:09:32).
[03/15 03:03:01  14972s] *** Finished refinePlace (4:09:32 mem=2696.5M) ***
[03/15 03:03:01  14972s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.14
[03/15 03:03:01  14972s] OPERPROF: Finished RefinePlace at level 1, CPU:1.070, REAL:1.076, MEM:2696.5M
[03/15 03:03:01  14972s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2696.5M
[03/15 03:03:01  14972s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.139, MEM:2696.5M
[03/15 03:03:01  14972s] Finished re-routing un-routed nets (0:00:00.0 2696.5M)
[03/15 03:03:01  14972s] 
[03/15 03:03:01  14972s] OPERPROF: Starting DPlace-Init at level 1, MEM:2696.5M
[03/15 03:03:02  14972s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2696.5M
[03/15 03:03:02  14972s] OPERPROF:     Starting CMU at level 3, MEM:2696.5M
[03/15 03:03:02  14972s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2696.5M
[03/15 03:03:02  14972s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.126, MEM:2696.5M
[03/15 03:03:02  14972s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.210, MEM:2696.5M
[03/15 03:03:02  14973s] 
[03/15 03:03:02  14973s] Density : 0.6339
[03/15 03:03:02  14973s] Max route overflow : 0.0000
[03/15 03:03:02  14973s] 
[03/15 03:03:02  14973s] 
[03/15 03:03:02  14973s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=2696.5M) ***
[03/15 03:03:03  14974s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 03:03:03  14974s]   Timing Snapshot: (TGT)
[03/15 03:03:03  14974s]      Weighted WNS: -0.779
[03/15 03:03:03  14974s]       All  PG WNS: -0.779
[03/15 03:03:03  14974s]       High PG WNS: -0.779
[03/15 03:03:03  14974s]       All  PG TNS: -1436.113
[03/15 03:03:03  14974s]       High PG TNS: -1433.770
[03/15 03:03:03  14974s]    Category Slack: { [L, -0.779] [H, -0.779] }
[03/15 03:03:03  14974s] 
[03/15 03:03:03  14974s] Checking setup slack degradation ...
[03/15 03:03:03  14974s] 
[03/15 03:03:03  14974s] Recovery Manager:
[03/15 03:03:03  14974s]   Low  Effort WNS Jump: 0.000 (REF: -0.779, TGT: -0.779, Threshold: 0.010) - Skip
[03/15 03:03:03  14974s]   High Effort WNS Jump: 0.000 (REF: -0.779, TGT: -0.779, Threshold: 0.010) - Skip
[03/15 03:03:03  14974s]   Low  Effort TNS Jump: 3.418 (REF: -1432.695, TGT: -1436.113, Threshold: 100.000) - Skip
[03/15 03:03:03  14974s]   High Effort TNS Jump: 1.075 (REF: -1432.695, TGT: -1433.770, Threshold: 5.000) - Skip
[03/15 03:03:03  14974s] 
[03/15 03:03:04  14975s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/15 03:03:04  14975s] Info: 1 clock net  excluded from IPO operation.
[03/15 03:03:04  14975s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:09:35.4/4:25:10.5 (0.9), mem = 2696.5M
[03/15 03:03:04  14975s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.13
[03/15 03:03:05  14976s] (I,S,L,T): WC_VIEW: 152.338, 64.7551, 2.53473, 219.628
[03/15 03:03:05  14976s] ### Creating RouteCongInterface, started
[03/15 03:03:05  14976s] 
[03/15 03:03:05  14976s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 03:03:05  14976s] 
[03/15 03:03:05  14976s] #optDebug: {0, 1.200}
[03/15 03:03:05  14976s] ### Creating RouteCongInterface, finished
[03/15 03:03:05  14976s] ### Creating LA Mngr. totSessionCpu=4:09:36 mem=2696.5M
[03/15 03:03:05  14976s] ### Creating LA Mngr, finished. totSessionCpu=4:09:36 mem=2696.5M
[03/15 03:03:11  14982s] Info: 1 clock net  excluded from IPO operation.
[03/15 03:03:13  14984s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2706.0M
[03/15 03:03:13  14984s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2706.0M
[03/15 03:03:14  14984s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:03:14  14984s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 03:03:14  14984s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:03:14  14984s] |  -0.779|   -0.779|-1436.113|-1436.113|    63.39%|   0:00:00.0| 2706.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 03:03:15  14986s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:03:15  14986s] 
[03/15 03:03:15  14986s] *** Finish pre-CTS Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2725.1M) ***
[03/15 03:03:15  14986s] 
[03/15 03:03:15  14986s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2725.1M) ***
[03/15 03:03:15  14986s] **** Begin NDR-Layer Usage Statistics ****
[03/15 03:03:15  14986s] Layer 7 has 1482 constrained nets 
[03/15 03:03:15  14986s] **** End NDR-Layer Usage Statistics ****
[03/15 03:03:15  14986s] (I,S,L,T): WC_VIEW: 152.338, 64.7551, 2.53473, 219.628
[03/15 03:03:15  14986s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.13
[03/15 03:03:15  14986s] *** SetupOpt [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), totSession cpu/real = 4:09:46.5/4:25:21.6 (0.9), mem = 2715.5M
[03/15 03:03:15  14986s] 
[03/15 03:03:15  14986s] =============================================================================================
[03/15 03:03:15  14986s]  Step TAT Report for HardenOpt #1
[03/15 03:03:15  14986s] =============================================================================================
[03/15 03:03:15  14986s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 03:03:15  14986s] ---------------------------------------------------------------------------------------------
[03/15 03:03:15  14986s] [ SlackTraversorInit     ]      1   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:03:15  14986s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:03:15  14986s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 03:03:15  14986s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:03:15  14986s] [ TransformInit          ]      1   0:00:07.9  (  71.6 % )     0:00:07.9 /  0:00:08.0    1.0
[03/15 03:03:15  14986s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/15 03:03:15  14986s] [ OptGetWeight           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 03:03:15  14986s] [ OptEval                ]      1   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:03:15  14986s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:03:15  14986s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:03:15  14986s] [ SetupOptGetWorkingSet  ]      1   0:00:00.8  (   7.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 03:03:15  14986s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 03:03:15  14986s] [ MISC                   ]          0:00:01.3  (  11.9 % )     0:00:01.3 /  0:00:01.3    1.0
[03/15 03:03:15  14986s] ---------------------------------------------------------------------------------------------
[03/15 03:03:15  14986s]  HardenOpt #1 TOTAL                 0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:11.1    1.0
[03/15 03:03:15  14986s] ---------------------------------------------------------------------------------------------
[03/15 03:03:15  14986s] 
[03/15 03:03:15  14986s] Executing incremental physical updates
[03/15 03:03:16  14986s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2715.5M
[03/15 03:03:16  14986s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.141, MEM:2715.5M
[03/15 03:03:16  14986s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2715.5M
[03/15 03:03:16  14986s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2715.5M
[03/15 03:03:16  14987s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2715.5M
[03/15 03:03:16  14987s] OPERPROF:       Starting CMU at level 4, MEM:2715.5M
[03/15 03:03:16  14987s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2715.5M
[03/15 03:03:16  14987s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.130, MEM:2715.5M
[03/15 03:03:16  14987s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.214, MEM:2715.5M
[03/15 03:03:16  14987s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.214, MEM:2715.5M
[03/15 03:03:16  14987s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.15
[03/15 03:03:16  14987s] OPERPROF: Starting RefinePlace at level 1, MEM:2715.5M
[03/15 03:03:16  14987s] *** Starting refinePlace (4:09:47 mem=2715.5M) ***
[03/15 03:03:16  14987s] Total net bbox length = 9.705e+05 (5.142e+05 4.564e+05) (ext = 4.211e+04)
[03/15 03:03:16  14987s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:03:16  14987s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2715.5M
[03/15 03:03:16  14987s] Starting refinePlace ...
[03/15 03:03:16  14987s] 
[03/15 03:03:16  14987s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 03:03:17  14988s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:03:17  14988s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2715.5MB) @(4:09:47 - 4:09:48).
[03/15 03:03:17  14988s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 03:03:17  14988s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2715.5MB
[03/15 03:03:17  14988s] Statistics of distance of Instance movement in refine placement:
[03/15 03:03:17  14988s]   maximum (X+Y) =         0.00 um
[03/15 03:03:17  14988s]   mean    (X+Y) =         0.00 um
[03/15 03:03:17  14988s] Summary Report:
[03/15 03:03:17  14988s] Instances move: 0 (out of 50761 movable)
[03/15 03:03:17  14988s] Instances flipped: 0
[03/15 03:03:17  14988s] Mean displacement: 0.00 um
[03/15 03:03:17  14988s] Max displacement: 0.00 um 
[03/15 03:03:17  14988s] Total instances moved : 0
[03/15 03:03:17  14988s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.910, REAL:0.913, MEM:2715.5M
[03/15 03:03:17  14988s] Total net bbox length = 9.705e+05 (5.142e+05 4.564e+05) (ext = 4.211e+04)
[03/15 03:03:17  14988s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2715.5MB
[03/15 03:03:17  14988s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2715.5MB) @(4:09:47 - 4:09:48).
[03/15 03:03:17  14988s] *** Finished refinePlace (4:09:48 mem=2715.5M) ***
[03/15 03:03:17  14988s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.15
[03/15 03:03:17  14988s] OPERPROF: Finished RefinePlace at level 1, CPU:1.070, REAL:1.079, MEM:2715.5M
[03/15 03:03:17  14988s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2715.5M
[03/15 03:03:17  14988s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.141, MEM:2715.5M
[03/15 03:03:18  14988s] Finished re-routing un-routed nets (0:00:00.0 2715.5M)
[03/15 03:03:18  14988s] 
[03/15 03:03:18  14988s] OPERPROF: Starting DPlace-Init at level 1, MEM:2715.5M
[03/15 03:03:18  14988s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2715.5M
[03/15 03:03:18  14988s] OPERPROF:     Starting CMU at level 3, MEM:2715.5M
[03/15 03:03:18  14988s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2715.5M
[03/15 03:03:18  14988s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.126, MEM:2715.5M
[03/15 03:03:18  14988s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.206, MEM:2715.5M
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] Density : 0.6339
[03/15 03:03:18  14989s] Max route overflow : 0.0000
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=2715.5M) ***
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] Begin Power Analysis
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s]              0V	    VSS
[03/15 03:03:18  14989s]            0.9V	    VDD
[03/15 03:03:18  14989s] Begin Processing Timing Library for Power Calculation
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] Begin Processing Timing Library for Power Calculation
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] Begin Processing Power Net/Grid for Power Calculation
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2249.16MB/3861.90MB/2337.13MB)
[03/15 03:03:18  14989s] 
[03/15 03:03:18  14989s] Begin Processing Timing Window Data for Power Calculation
[03/15 03:03:18  14989s] 
[03/15 03:03:19  14989s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2249.16MB/3861.90MB/2337.13MB)
[03/15 03:03:19  14989s] 
[03/15 03:03:19  14989s] Begin Processing User Attributes
[03/15 03:03:19  14989s] 
[03/15 03:03:19  14989s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2249.16MB/3861.90MB/2337.13MB)
[03/15 03:03:19  14989s] 
[03/15 03:03:19  14989s] Begin Processing Signal Activity
[03/15 03:03:19  14989s] 
[03/15 03:03:22  14992s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)
[03/15 03:03:22  14992s] 
[03/15 03:03:22  14992s] Begin Power Computation
[03/15 03:03:22  14992s] 
[03/15 03:03:22  14992s]       ----------------------------------------------------------
[03/15 03:03:22  14992s]       # of cell(s) missing both power/leakage table: 0
[03/15 03:03:22  14992s]       # of cell(s) missing power table: 0
[03/15 03:03:22  14992s]       # of cell(s) missing leakage table: 0
[03/15 03:03:22  14992s]       # of MSMV cell(s) missing power_level: 0
[03/15 03:03:22  14992s]       ----------------------------------------------------------
[03/15 03:03:22  14992s] 
[03/15 03:03:22  14992s] 
[03/15 03:03:27  14998s] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)
[03/15 03:03:27  14998s] 
[03/15 03:03:27  14998s] Begin Processing User Attributes
[03/15 03:03:27  14998s] 
[03/15 03:03:27  14998s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)
[03/15 03:03:27  14998s] 
[03/15 03:03:27  14998s] Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2249.70MB/3861.90MB/2337.13MB)
[03/15 03:03:27  14998s] 
[03/15 03:03:28  14998s] *



[03/15 03:03:28  14998s] Total Power
[03/15 03:03:28  14998s] -----------------------------------------------------------------------------------------
[03/15 03:03:28  14998s] Total Internal Power:      151.51935631 	   69.2286%
[03/15 03:03:28  14998s] Total Switching Power:      64.74771832 	   29.5830%
[03/15 03:03:28  14998s] Total Leakage Power:         2.60105246 	    1.1884%
[03/15 03:03:28  14998s] Total Power:               218.86812690
[03/15 03:03:28  14998s] -----------------------------------------------------------------------------------------
[03/15 03:03:29  14999s] Processing average sequential pin duty cycle 
[03/15 03:03:29  14999s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2680.4M
[03/15 03:03:29  14999s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.140, MEM:2680.4M
[03/15 03:03:29  14999s] TotalInstCnt at PhyDesignMc Destruction: 50,761
[03/15 03:03:29  15000s] ** Power Reclaim End WNS Slack -0.779  TNS Slack -1436.113 
[03/15 03:03:29  15000s] End: Power Optimization (cpu=0:02:06, real=0:02:06, mem=2564.45M, totSessionCpu=4:10:00).
[03/15 03:03:29  15000s] **optDesign ... cpu = 4:00:22, real = 4:00:05, mem = 2203.4M, totSessionCpu=4:10:00 **
[03/15 03:03:30  15000s] 
[03/15 03:03:30  15000s] Active setup views:
[03/15 03:03:30  15000s]  WC_VIEW
[03/15 03:03:30  15000s]   Dominating endpoints: 0
[03/15 03:03:30  15000s]   Dominating TNS: -0.000
[03/15 03:03:30  15000s] 
[03/15 03:03:30  15001s] Extraction called for design 'core' of instances=50761 and nets=54777 using extraction engine 'preRoute' .
[03/15 03:03:30  15001s] PreRoute RC Extraction called for design core.
[03/15 03:03:30  15001s] RC Extraction called in multi-corner(2) mode.
[03/15 03:03:30  15001s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 03:03:30  15001s] RCMode: PreRoute
[03/15 03:03:30  15001s]       RC Corner Indexes            0       1   
[03/15 03:03:30  15001s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 03:03:30  15001s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 03:03:30  15001s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 03:03:30  15001s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 03:03:30  15001s] Shrink Factor                : 1.00000
[03/15 03:03:30  15001s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 03:03:30  15001s] Using capacitance table file ...
[03/15 03:03:30  15001s] RC Grid backup saved.
[03/15 03:03:30  15001s] LayerId::1 widthSet size::4
[03/15 03:03:30  15001s] LayerId::2 widthSet size::4
[03/15 03:03:30  15001s] LayerId::3 widthSet size::4
[03/15 03:03:30  15001s] LayerId::4 widthSet size::4
[03/15 03:03:30  15001s] LayerId::5 widthSet size::4
[03/15 03:03:30  15001s] LayerId::6 widthSet size::4
[03/15 03:03:30  15001s] LayerId::7 widthSet size::4
[03/15 03:03:30  15001s] LayerId::8 widthSet size::4
[03/15 03:03:30  15001s] Skipped RC grid update for preRoute extraction.
[03/15 03:03:30  15001s] Initializing multi-corner capacitance tables ... 
[03/15 03:03:30  15001s] Initializing multi-corner resistance tables ...
[03/15 03:03:31  15001s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304688 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.831100 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[03/15 03:03:31  15001s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2546.934M)
[03/15 03:03:31  15001s] Skewing Data Summary (End_of_FINAL)
[03/15 03:03:32  15003s] --------------------------------------------------
[03/15 03:03:32  15003s]  Total skewed count:2048   (Analysis view: WC_VIEW)
[03/15 03:03:32  15003s]  Advancing count:2048, Max:-200.0(ps) Min:-200.0(ps) Total:-409600.0(ps)
[03/15 03:03:32  15003s]  Delaying  count:0
[03/15 03:03:32  15003s] --------------------------------------------------
[03/15 03:03:32  15003s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2554.96 MB )
[03/15 03:03:32  15003s] (I)       Started Loading and Dumping File ( Curr Mem: 2554.96 MB )
[03/15 03:03:32  15003s] (I)       Reading DB...
[03/15 03:03:32  15003s] (I)       Read data from FE... (mem=2555.0M)
[03/15 03:03:32  15003s] (I)       Read nodes and places... (mem=2555.0M)
[03/15 03:03:33  15003s] (I)       Done Read nodes and places (cpu=0.080s, mem=2569.8M)
[03/15 03:03:33  15003s] (I)       Read nets... (mem=2569.8M)
[03/15 03:03:33  15003s] (I)       Done Read nets (cpu=0.210s, mem=2585.3M)
[03/15 03:03:33  15003s] (I)       Done Read data from FE (cpu=0.290s, mem=2585.3M)
[03/15 03:03:33  15003s] (I)       before initializing RouteDB syMemory usage = 2585.3 MB
[03/15 03:03:33  15003s] (I)       Build term to term wires: false
[03/15 03:03:33  15003s] (I)       Honor MSV route constraint: false
[03/15 03:03:33  15003s] (I)       Maximum routing layer  : 127
[03/15 03:03:33  15003s] (I)       Minimum routing layer  : 2
[03/15 03:03:33  15003s] (I)       Supply scale factor H  : 1.00
[03/15 03:03:33  15003s] (I)       Supply scale factor V  : 1.00
[03/15 03:03:33  15003s] (I)       Tracks used by clock wire: 0
[03/15 03:03:33  15003s] (I)       Reverse direction      : 
[03/15 03:03:33  15003s] (I)       Honor partition pin guides: true
[03/15 03:03:33  15003s] (I)       Route selected nets only: false
[03/15 03:03:33  15003s] (I)       Route secondary PG pins: false
[03/15 03:03:33  15003s] (I)       Second PG max fanout   : 2147483647
[03/15 03:03:33  15003s] (I)       Apply function for special wires: true
[03/15 03:03:33  15003s] (I)       Layer by layer blockage reading: true
[03/15 03:03:33  15003s] (I)       Offset calculation fix : true
[03/15 03:03:33  15003s] (I)       Route stripe layer range: 
[03/15 03:03:33  15003s] (I)       Honor partition fences : 
[03/15 03:03:33  15003s] (I)       Honor partition pin    : 
[03/15 03:03:33  15003s] (I)       Honor partition fences with feedthrough: 
[03/15 03:03:33  15003s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 03:03:33  15003s] (I)       Use row-based GCell size
[03/15 03:03:33  15003s] (I)       Use row-based GCell align
[03/15 03:03:33  15003s] (I)       GCell unit size   : 3600
[03/15 03:03:33  15003s] (I)       GCell multiplier  : 1
[03/15 03:03:33  15003s] (I)       GCell row height  : 3600
[03/15 03:03:33  15003s] (I)       Actual row height : 3600
[03/15 03:03:33  15003s] (I)       GCell align ref   : 20000 20000
[03/15 03:03:33  15003s] [NR-eGR] Track table information for default rule: 
[03/15 03:03:33  15003s] [NR-eGR] M1 has no routable track
[03/15 03:03:33  15003s] [NR-eGR] M2 has single uniform track structure
[03/15 03:03:33  15003s] [NR-eGR] M3 has single uniform track structure
[03/15 03:03:33  15003s] [NR-eGR] M4 has single uniform track structure
[03/15 03:03:33  15003s] [NR-eGR] M5 has single uniform track structure
[03/15 03:03:33  15003s] [NR-eGR] M6 has single uniform track structure
[03/15 03:03:33  15003s] [NR-eGR] M7 has single uniform track structure
[03/15 03:03:33  15003s] [NR-eGR] M8 has single uniform track structure
[03/15 03:03:33  15003s] (I)       ===========================================================================
[03/15 03:03:33  15003s] (I)       == Report All Rule Vias ==
[03/15 03:03:33  15003s] (I)       ===========================================================================
[03/15 03:03:33  15003s] (I)        Via Rule : (Default)
[03/15 03:03:33  15003s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 03:03:33  15003s] (I)       ---------------------------------------------------------------------------
[03/15 03:03:33  15003s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/15 03:03:33  15003s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 03:03:33  15003s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 03:03:33  15003s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 03:03:33  15003s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/15 03:03:33  15003s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/15 03:03:33  15003s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/15 03:03:33  15003s] (I)        8    0 : ---                         0 : ---                      
[03/15 03:03:33  15003s] (I)       ===========================================================================
[03/15 03:03:33  15003s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2585.34 MB )
[03/15 03:03:33  15003s] [NR-eGR] Read 232 PG shapes
[03/15 03:03:33  15003s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2585.34 MB )
[03/15 03:03:33  15003s] [NR-eGR] #Routing Blockages  : 0
[03/15 03:03:33  15003s] [NR-eGR] #Instance Blockages : 0
[03/15 03:03:33  15003s] [NR-eGR] #PG Blockages       : 232
[03/15 03:03:33  15003s] [NR-eGR] #Bump Blockages     : 0
[03/15 03:03:33  15003s] [NR-eGR] #Boundary Blockages : 0
[03/15 03:03:33  15003s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 03:03:33  15003s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 03:03:33  15003s] (I)       readDataFromPlaceDB
[03/15 03:03:33  15003s] (I)       Read net information..
[03/15 03:03:33  15003s] [NR-eGR] Read numTotalNets=54568  numIgnoredNets=0
[03/15 03:03:33  15003s] (I)       Read testcase time = 0.030 seconds
[03/15 03:03:33  15003s] 
[03/15 03:03:33  15003s] (I)       early_global_route_priority property id does not exist.
[03/15 03:03:33  15004s] (I)       Start initializing grid graph
[03/15 03:03:33  15004s] (I)       End initializing grid graph
[03/15 03:03:33  15004s] (I)       Model blockages into capacity
[03/15 03:03:33  15004s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/15 03:03:33  15004s] (I)       Started Modeling ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Modeling Layer 1 ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Modeling Layer 2 ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/15 03:03:33  15004s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Modeling Layer 3 ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/15 03:03:33  15004s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Modeling Layer 4 ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/15 03:03:33  15004s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Modeling Layer 5 ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 03:03:33  15004s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Modeling Layer 6 ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 03:03:33  15004s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Modeling Layer 7 ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 03:03:33  15004s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Modeling Layer 8 ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 03:03:33  15004s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       -- layer congestion ratio --
[03/15 03:03:33  15004s] (I)       Layer 1 : 0.100000
[03/15 03:03:33  15004s] (I)       Layer 2 : 0.700000
[03/15 03:03:33  15004s] (I)       Layer 3 : 0.700000
[03/15 03:03:33  15004s] (I)       Layer 4 : 0.700000
[03/15 03:03:33  15004s] (I)       Layer 5 : 0.700000
[03/15 03:03:33  15004s] (I)       Layer 6 : 0.700000
[03/15 03:03:33  15004s] (I)       Layer 7 : 0.700000
[03/15 03:03:33  15004s] (I)       Layer 8 : 0.700000
[03/15 03:03:33  15004s] (I)       ----------------------------
[03/15 03:03:33  15004s] (I)       Number of ignored nets = 0
[03/15 03:03:33  15004s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 03:03:33  15004s] (I)       Number of clock nets = 1.  Ignored: No
[03/15 03:03:33  15004s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 03:03:33  15004s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 03:03:33  15004s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 03:03:33  15004s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 03:03:33  15004s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 03:03:33  15004s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 03:03:33  15004s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 03:03:33  15004s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/15 03:03:33  15004s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2597.4 MB
[03/15 03:03:33  15004s] (I)       Ndr track 0 does not exist
[03/15 03:03:33  15004s] (I)       Layer1  viaCost=300.00
[03/15 03:03:33  15004s] (I)       Layer2  viaCost=100.00
[03/15 03:03:33  15004s] (I)       Layer3  viaCost=100.00
[03/15 03:03:33  15004s] (I)       Layer4  viaCost=100.00
[03/15 03:03:33  15004s] (I)       Layer5  viaCost=100.00
[03/15 03:03:33  15004s] (I)       Layer6  viaCost=200.00
[03/15 03:03:33  15004s] (I)       Layer7  viaCost=100.00
[03/15 03:03:33  15004s] (I)       ---------------------Grid Graph Info--------------------
[03/15 03:03:33  15004s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 03:03:33  15004s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 03:03:33  15004s] (I)       Site width          :   400  (dbu)
[03/15 03:03:33  15004s] (I)       Row height          :  3600  (dbu)
[03/15 03:03:33  15004s] (I)       GCell row height    :  3600  (dbu)
[03/15 03:03:33  15004s] (I)       GCell width         :  3600  (dbu)
[03/15 03:03:33  15004s] (I)       GCell height        :  3600  (dbu)
[03/15 03:03:33  15004s] (I)       Grid                :   359   358     8
[03/15 03:03:33  15004s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 03:03:33  15004s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 03:03:33  15004s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 03:03:33  15004s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 03:03:33  15004s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 03:03:33  15004s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 03:03:33  15004s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 03:03:33  15004s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 03:03:33  15004s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 03:03:33  15004s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 03:03:33  15004s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 03:03:33  15004s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 03:03:33  15004s] (I)       --------------------------------------------------------
[03/15 03:03:33  15004s] 
[03/15 03:03:33  15004s] [NR-eGR] ============ Routing rule table ============
[03/15 03:03:33  15004s] [NR-eGR] Rule id: 0  Nets: 54568 
[03/15 03:03:33  15004s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 03:03:33  15004s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 03:03:33  15004s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 03:03:33  15004s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 03:03:33  15004s] [NR-eGR] ========================================
[03/15 03:03:33  15004s] [NR-eGR] 
[03/15 03:03:33  15004s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 03:03:33  15004s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/15 03:03:33  15004s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/15 03:03:33  15004s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/15 03:03:33  15004s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 03:03:33  15004s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 03:03:33  15004s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 03:03:33  15004s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 03:03:33  15004s] (I)       After initializing earlyGlobalRoute syMemory usage = 2597.4 MB
[03/15 03:03:33  15004s] (I)       Finished Loading and Dumping File ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Global Routing ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       ============= Initialization =============
[03/15 03:03:33  15004s] (I)       totalPins=183759  totalGlobalPin=173176 (94.24%)
[03/15 03:03:33  15004s] (I)       Started Build MST ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Generate topology with single threads
[03/15 03:03:33  15004s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       total 2D Cap : 578618 = (289354 H, 289264 V)
[03/15 03:03:33  15004s] [NR-eGR] Layer group 1: route 1482 net(s) in layer range [7, 8]
[03/15 03:03:33  15004s] (I)       ============  Phase 1a Route ============
[03/15 03:03:33  15004s] (I)       Started Phase 1a ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 03:03:33  15004s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Usage: 56662 = (34229 H, 22433 V) = (11.83% H, 7.76% V) = (6.161e+04um H, 4.038e+04um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] (I)       ============  Phase 1b Route ============
[03/15 03:03:33  15004s] (I)       Started Phase 1b ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Usage: 56677 = (34242 H, 22435 V) = (11.83% H, 7.76% V) = (6.164e+04um H, 4.038e+04um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] (I)       earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.06% V. EstWL: 1.020186e+05um
[03/15 03:03:33  15004s] (I)       ============  Phase 1c Route ============
[03/15 03:03:33  15004s] (I)       Started Phase 1c ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Level2 Grid: 72 x 72
[03/15 03:03:33  15004s] (I)       Started Two Level Routing ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Usage: 56677 = (34242 H, 22435 V) = (11.83% H, 7.76% V) = (6.164e+04um H, 4.038e+04um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] (I)       ============  Phase 1d Route ============
[03/15 03:03:33  15004s] (I)       Started Phase 1d ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Usage: 56686 = (34244 H, 22442 V) = (11.83% H, 7.76% V) = (6.164e+04um H, 4.040e+04um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] (I)       ============  Phase 1e Route ============
[03/15 03:03:33  15004s] (I)       Started Phase 1e ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Usage: 56686 = (34244 H, 22442 V) = (11.83% H, 7.76% V) = (6.164e+04um H, 4.040e+04um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 1.020348e+05um
[03/15 03:03:33  15004s] [NR-eGR] 
[03/15 03:03:33  15004s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Running layer assignment with 1 threads
[03/15 03:03:33  15004s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Started Build MST ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Generate topology with single threads
[03/15 03:03:33  15004s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/15 03:03:33  15004s] [NR-eGR] Layer group 2: route 53086 net(s) in layer range [2, 8]
[03/15 03:03:33  15004s] (I)       ============  Phase 1a Route ============
[03/15 03:03:33  15004s] (I)       Started Phase 1a ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Phase 1a ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] (I)       ============  Phase 1b Route ============
[03/15 03:03:33  15004s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.096614e+06um
[03/15 03:03:33  15004s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 03:03:33  15004s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 03:03:33  15004s] (I)       ============  Phase 1c Route ============
[03/15 03:03:33  15004s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] (I)       ============  Phase 1d Route ============
[03/15 03:03:33  15004s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] (I)       ============  Phase 1e Route ============
[03/15 03:03:33  15004s] (I)       Started Phase 1e ( Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 03:03:33  15004s] (I)       
[03/15 03:03:33  15004s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.096614e+06um
[03/15 03:03:33  15004s] [NR-eGR] 
[03/15 03:03:33  15004s] (I)       Current Phase 1l[Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:33  15004s] (I)       Running layer assignment with 1 threads
[03/15 03:03:34  15004s] (I)       Finished Phase 1l ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:34  15004s] (I)       ============  Phase 1l Route ============
[03/15 03:03:34  15004s] (I)       
[03/15 03:03:34  15004s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 03:03:34  15004s] [NR-eGR]                        OverCon            
[03/15 03:03:34  15004s] [NR-eGR]                         #Gcell     %Gcell
[03/15 03:03:34  15004s] [NR-eGR]       Layer                (2)    OverCon 
[03/15 03:03:34  15004s] [NR-eGR] ----------------------------------------------
[03/15 03:03:34  15004s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 03:03:34  15004s] [NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[03/15 03:03:34  15004s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/15 03:03:34  15004s] [NR-eGR]      M4  (4)        14( 0.01%)   ( 0.01%) 
[03/15 03:03:34  15004s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 03:03:34  15004s] [NR-eGR]      M6  (6)        17( 0.01%)   ( 0.01%) 
[03/15 03:03:34  15004s] [NR-eGR]      M7  (7)       389( 0.30%)   ( 0.30%) 
[03/15 03:03:34  15004s] [NR-eGR]      M8  (8)        68( 0.05%)   ( 0.05%) 
[03/15 03:03:34  15004s] [NR-eGR] ----------------------------------------------
[03/15 03:03:34  15004s] [NR-eGR] Total              491( 0.06%)   ( 0.06%) 
[03/15 03:03:34  15004s] [NR-eGR] 
[03/15 03:03:34  15004s] (I)       Finished Global Routing ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:34  15004s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/15 03:03:34  15004s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 03:03:34  15004s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 03:03:34  15004s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.24 sec, Curr Mem: 2597.42 MB )
[03/15 03:03:34  15004s] OPERPROF: Starting HotSpotCal at level 1, MEM:2597.4M
[03/15 03:03:34  15004s] [hotspot] +------------+---------------+---------------+
[03/15 03:03:34  15004s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 03:03:34  15004s] [hotspot] +------------+---------------+---------------+
[03/15 03:03:34  15004s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 03:03:34  15004s] [hotspot] +------------+---------------+---------------+
[03/15 03:03:34  15004s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 03:03:34  15004s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 03:03:34  15004s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.015, MEM:2597.4M
[03/15 03:03:34  15004s] <optDesign CMD> Restore Using all VT Cells
[03/15 03:03:34  15004s] Starting delay calculation for Setup views
[03/15 03:03:34  15004s] #################################################################################
[03/15 03:03:34  15004s] # Design Stage: PreRoute
[03/15 03:03:34  15004s] # Design Name: core
[03/15 03:03:34  15004s] # Design Mode: 65nm
[03/15 03:03:34  15004s] # Analysis Mode: MMMC Non-OCV 
[03/15 03:03:34  15004s] # Parasitics Mode: No SPEF/RCDB
[03/15 03:03:34  15004s] # Signoff Settings: SI Off 
[03/15 03:03:34  15004s] #################################################################################
[03/15 03:03:35  15006s] Calculate delays in BcWc mode...
[03/15 03:03:35  15006s] Topological Sorting (REAL = 0:00:00.0, MEM = 2587.4M, InitMEM = 2587.4M)
[03/15 03:03:35  15006s] Start delay calculation (fullDC) (1 T). (MEM=2587.42)
[03/15 03:03:36  15006s] End AAE Lib Interpolated Model. (MEM=2598.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 03:03:46  15016s] Total number of fetched objects 54590
[03/15 03:03:46  15017s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 03:03:46  15017s] End delay calculation. (MEM=2637.09 CPU=0:00:08.3 REAL=0:00:08.0)
[03/15 03:03:46  15017s] End delay calculation (fullDC). (MEM=2637.09 CPU=0:00:10.7 REAL=0:00:11.0)
[03/15 03:03:46  15017s] *** CDM Built up (cpu=0:00:12.2  real=0:00:12.0  mem= 2637.1M) ***
[03/15 03:03:47  15018s] *** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=4:10:18 mem=2637.1M)
[03/15 03:03:47  15018s] 
[03/15 03:03:47  15018s] Begin Power Analysis
[03/15 03:03:47  15018s] 
[03/15 03:03:47  15018s]              0V	    VSS
[03/15 03:03:47  15018s]            0.9V	    VDD
[03/15 03:03:47  15018s] Begin Processing Timing Library for Power Calculation
[03/15 03:03:47  15018s] 
[03/15 03:03:47  15018s] Begin Processing Timing Library for Power Calculation
[03/15 03:03:47  15018s] 
[03/15 03:03:47  15018s] 
[03/15 03:03:47  15018s] 
[03/15 03:03:47  15018s] Begin Processing Power Net/Grid for Power Calculation
[03/15 03:03:47  15018s] 
[03/15 03:03:47  15018s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2275.06MB/3783.46MB/2337.13MB)
[03/15 03:03:47  15018s] 
[03/15 03:03:47  15018s] Begin Processing Timing Window Data for Power Calculation
[03/15 03:03:47  15018s] 
[03/15 03:03:48  15019s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2275.06MB/3783.46MB/2337.13MB)
[03/15 03:03:48  15019s] 
[03/15 03:03:48  15019s] Begin Processing User Attributes
[03/15 03:03:48  15019s] 
[03/15 03:03:48  15019s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2275.06MB/3783.46MB/2337.13MB)
[03/15 03:03:48  15019s] 
[03/15 03:03:48  15019s] Begin Processing Signal Activity
[03/15 03:03:48  15019s] 
[03/15 03:03:51  15022s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)
[03/15 03:03:51  15022s] 
[03/15 03:03:51  15022s] Begin Power Computation
[03/15 03:03:51  15022s] 
[03/15 03:03:51  15022s]       ----------------------------------------------------------
[03/15 03:03:51  15022s]       # of cell(s) missing both power/leakage table: 0
[03/15 03:03:51  15022s]       # of cell(s) missing power table: 0
[03/15 03:03:51  15022s]       # of cell(s) missing leakage table: 0
[03/15 03:03:51  15022s]       # of MSMV cell(s) missing power_level: 0
[03/15 03:03:51  15022s]       ----------------------------------------------------------
[03/15 03:03:51  15022s] 
[03/15 03:03:51  15022s] 
[03/15 03:03:57  15027s] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)
[03/15 03:03:57  15027s] 
[03/15 03:03:57  15027s] Begin Processing User Attributes
[03/15 03:03:57  15027s] 
[03/15 03:03:57  15027s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)
[03/15 03:03:57  15027s] 
[03/15 03:03:57  15027s] Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2276.90MB/3783.46MB/2337.13MB)
[03/15 03:03:57  15027s] 
[03/15 03:03:57  15028s] *



[03/15 03:03:57  15028s] Total Power
[03/15 03:03:57  15028s] -----------------------------------------------------------------------------------------
[03/15 03:03:57  15028s] Total Internal Power:      151.51936093 	   69.2286%
[03/15 03:03:57  15028s] Total Switching Power:      64.74771832 	   29.5830%
[03/15 03:03:57  15028s] Total Leakage Power:         2.60105246 	    1.1884%
[03/15 03:03:57  15028s] Total Power:               218.86813153
[03/15 03:03:57  15028s] -----------------------------------------------------------------------------------------
[03/15 03:03:58  15029s] Processing average sequential pin duty cycle 
[03/15 03:03:58  15029s] **optDesign ... cpu = 4:00:51, real = 4:00:34, mem = 2203.3M, totSessionCpu=4:10:29 **
[03/15 03:03:58  15029s] cleaningup cpe interface
[03/15 03:03:58  15029s] Reported timing to dir ./timingReports
[03/15 03:03:58  15029s] **optDesign ... cpu = 4:00:51, real = 4:00:34, mem = 2195.0M, totSessionCpu=4:10:29 **
[03/15 03:03:58  15029s] ** Profile ** Start :  cpu=0:00:00.0, mem=2560.1M
[03/15 03:03:58  15029s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2560.1M
[03/15 03:03:58  15029s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.104, MEM:2560.1M
[03/15 03:03:58  15029s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2560.1M
[03/15 03:03:59  15030s] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2570.1M
[03/15 03:03:59  15030s] ** Profile ** Total reports :  cpu=0:00:00.4, mem=2562.1M
[03/15 03:04:03  15033s] ** Profile ** DRVs :  cpu=0:00:02.5, mem=2560.1M
[03/15 03:04:03  15033s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.778  | -0.046  |
|           TNS (ns):| -1435.2 | -1432.8 | -2.339  |
|    Violating Paths:|  2566   |  2391   |   175   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.389%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2560.1M
[03/15 03:04:03  15033s] **optDesign ... cpu = 4:00:54, real = 4:00:39, mem = 2185.4M, totSessionCpu=4:10:33 **
[03/15 03:04:03  15033s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/15 03:04:03  15033s] Type 'man IMPOPT-3195' for more detail.
[03/15 03:04:03  15033s] *** Finished optDesign ***
[03/15 03:04:03  15033s] cleaningup cpe interface
[03/15 03:04:03  15033s] 
[03/15 03:04:03  15033s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  4:01:33 real=  4:01:17)
[03/15 03:04:03  15033s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.7 real=0:00:05.7)
[03/15 03:04:03  15033s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:04:34 real=  0:04:33)
[03/15 03:04:03  15033s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:11 real=  0:01:11)
[03/15 03:04:03  15033s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:08:01 real=  0:08:00)
[03/15 03:04:03  15033s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:37:51 real=  0:37:48)
[03/15 03:04:03  15033s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  3:04:29 real=  3:04:16)
[03/15 03:04:03  15033s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:02:20 real=  0:02:20)
[03/15 03:04:03  15033s] Info: pop threads available for lower-level modules during optimization.
[03/15 03:04:03  15033s] Deleting Lib Analyzer.
[03/15 03:04:03  15033s] clean pInstBBox. size 0
[03/15 03:04:03  15033s]  *** Writing scheduling file: 'scheduling_file.cts.8994' ***
[03/15 03:04:03  15033s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 03:04:03  15033s] All LLGs are deleted
[03/15 03:04:03  15033s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2560.1M
[03/15 03:04:03  15033s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2555.7M
[03/15 03:04:03  15033s] Deleting Cell Server ...
[03/15 03:04:03  15033s] cleaningup cpe interface
[03/15 03:04:03  15033s] #optDebug: fT-D <X 1 0 0 0>
[03/15 03:04:03  15033s] VSMManager cleared!
[03/15 03:04:03  15033s] **place_opt_design ... cpu = 4:06:45, real = 4:06:30, mem = 2490.7M **
[03/15 03:04:03  15033s] *** Finished GigaPlace ***
[03/15 03:04:03  15033s] 
[03/15 03:04:03  15033s] *** Summary of all messages that are not suppressed in this session:
[03/15 03:04:03  15033s] Severity  ID               Count  Summary                                  
[03/15 03:04:03  15033s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[03/15 03:04:03  15033s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/15 03:04:03  15033s] WARNING   IMPOPT-7098         24  WARNING: %s is an undriven net with %d f...
[03/15 03:04:03  15033s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/15 03:04:03  15033s] *** Message Summary: 31 warning(s), 0 error(s)
[03/15 03:04:03  15033s] 
[03/15 03:04:03  15033s] 
[03/15 03:04:03  15033s] =============================================================================================
[03/15 03:04:03  15033s]  Final TAT Report for place_opt_design
[03/15 03:04:03  15033s] =============================================================================================
[03/15 03:04:03  15033s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 03:04:03  15033s] ---------------------------------------------------------------------------------------------
[03/15 03:04:03  15033s] [ WnsOpt                 ]      1   3:00:20.2  (  73.2 % )     3:04:16.2 /  3:04:28.6    1.0
[03/15 03:04:03  15033s] [ TnsOpt                 ]      2   0:37:02.3  (  15.0 % )     0:37:48.1 /  0:37:50.9    1.0
[03/15 03:04:03  15033s] [ HardenOpt              ]      1   0:00:11.1  (   0.1 % )     0:00:11.1 /  0:00:11.1    1.0
[03/15 03:04:03  15033s] [ GlobalOpt              ]      1   0:04:33.1  (   1.8 % )     0:04:33.1 /  0:04:33.4    1.0
[03/15 03:04:03  15033s] [ DrvOpt                 ]      3   0:00:25.3  (   0.2 % )     0:00:27.9 /  0:00:27.9    1.0
[03/15 03:04:03  15033s] [ SimplifyNetlist        ]      1   0:00:05.7  (   0.0 % )     0:00:05.7 /  0:00:05.7    1.0
[03/15 03:04:03  15033s] [ SkewClock              ]     30   0:00:11.7  (   0.1 % )     0:00:11.7 /  0:00:11.7    1.0
[03/15 03:04:03  15033s] [ AreaOpt                ]      7   0:03:18.9  (   1.3 % )     0:03:21.6 /  0:03:21.9    1.0
[03/15 03:04:03  15033s] [ PowerOpt               ]      2   0:01:29.6  (   0.6 % )     0:01:29.6 /  0:01:29.7    1.0
[03/15 03:04:03  15033s] [ ViewPruning            ]      8   0:00:01.0  (   0.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 03:04:03  15033s] [ IncrReplace            ]      2   0:08:00.0  (   3.2 % )     0:08:00.0 /  0:08:00.8    1.0
[03/15 03:04:03  15033s] [ RefinePlace            ]     13   0:02:30.8  (   1.0 % )     0:02:30.8 /  0:02:31.1    1.0
[03/15 03:04:03  15033s] [ TimingUpdate           ]      6   0:00:02.3  (   0.0 % )     0:00:25.3 /  0:00:25.5    1.0
[03/15 03:04:03  15033s] [ FullDelayCalc          ]      2   0:00:23.0  (   0.2 % )     0:00:23.0 /  0:00:23.2    1.0
[03/15 03:04:03  15033s] [ OptSummaryReport       ]      3   0:00:00.6  (   0.0 % )     0:00:20.6 /  0:00:19.5    0.9
[03/15 03:04:03  15033s] [ TimingReport           ]      3   0:00:01.4  (   0.0 % )     0:00:01.4 /  0:00:01.3    1.0
[03/15 03:04:03  15033s] [ DrvReport              ]      3   0:00:06.3  (   0.0 % )     0:00:06.3 /  0:00:05.2    0.8
[03/15 03:04:03  15033s] [ PowerReport            ]      3   0:00:31.7  (   0.2 % )     0:00:31.7 /  0:00:31.7    1.0
[03/15 03:04:03  15033s] [ GenerateReports        ]      1   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 03:04:03  15033s] [ PropagateActivity      ]      1   0:00:05.7  (   0.0 % )     0:00:05.7 /  0:00:05.7    1.0
[03/15 03:04:03  15033s] [ MISC                   ]          0:07:08.8  (   2.9 % )     0:07:08.8 /  0:07:08.5    1.0
[03/15 03:04:03  15033s] ---------------------------------------------------------------------------------------------
[03/15 03:04:03  15033s]  place_opt_design TOTAL             4:06:29.9  ( 100.0 % )     4:06:29.9 /  4:06:45.3    1.0
[03/15 03:04:03  15033s] ---------------------------------------------------------------------------------------------
[03/15 03:04:03  15033s] 
[03/15 03:04:03  15033s] <CMD> saveDesign placement.enc
[03/15 03:04:03  15033s] #% Begin save design ... (date=03/15 03:04:03, mem=2107.7M)
[03/15 03:04:03  15033s] % Begin Save ccopt configuration ... (date=03/15 03:04:03, mem=2107.7M)
[03/15 03:04:03  15033s] % End Save ccopt configuration ... (date=03/15 03:04:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2107.9M, current mem=2107.9M)
[03/15 03:04:03  15033s] % Begin Save netlist data ... (date=03/15 03:04:03, mem=2107.9M)
[03/15 03:04:03  15033s] Writing Binary DB to placement.enc.dat/core.v.bin in single-threaded mode...
[03/15 03:04:03  15033s] % End Save netlist data ... (date=03/15 03:04:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2107.9M, current mem=2107.9M)
[03/15 03:04:04  15033s] Saving congestion map file placement.enc.dat/core.route.congmap.gz ...
[03/15 03:04:04  15033s] % Begin Save AAE data ... (date=03/15 03:04:04, mem=2109.1M)
[03/15 03:04:04  15033s] Saving AAE Data ...
[03/15 03:04:04  15033s] % End Save AAE data ... (date=03/15 03:04:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2109.1M, current mem=2109.1M)
[03/15 03:04:05  15034s] Saving scheduling_file.cts.8994 in placement.enc.dat/scheduling_file.cts
[03/15 03:04:05  15034s] % Begin Save clock tree data ... (date=03/15 03:04:05, mem=2109.4M)
[03/15 03:04:05  15034s] % End Save clock tree data ... (date=03/15 03:04:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2109.4M, current mem=2109.4M)
[03/15 03:04:05  15034s] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/15 03:04:05  15034s] Saving mode setting ...
[03/15 03:04:05  15034s] Saving global file ...
[03/15 03:04:05  15034s] % Begin Save floorplan data ... (date=03/15 03:04:05, mem=2109.6M)
[03/15 03:04:05  15034s] Saving floorplan file ...
[03/15 03:04:05  15034s] % End Save floorplan data ... (date=03/15 03:04:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2109.6M, current mem=2109.6M)
[03/15 03:04:05  15034s] Saving PG file placement.enc.dat/core.pg.gz
[03/15 03:04:06  15034s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2490.7M) ***
[03/15 03:04:06  15034s] Saving Drc markers ...
[03/15 03:04:06  15034s] ... No Drc file written since there is no markers found.
[03/15 03:04:06  15034s] % Begin Save placement data ... (date=03/15 03:04:06, mem=2109.6M)
[03/15 03:04:06  15034s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/15 03:04:06  15034s] Save Adaptive View Pruing View Names to Binary file
[03/15 03:04:06  15034s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2493.7M) ***
[03/15 03:04:06  15034s] % End Save placement data ... (date=03/15 03:04:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2109.6M, current mem=2109.6M)
[03/15 03:04:06  15034s] % Begin Save routing data ... (date=03/15 03:04:06, mem=2109.6M)
[03/15 03:04:06  15034s] Saving route file ...
[03/15 03:04:06  15035s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=2490.7M) ***
[03/15 03:04:06  15035s] % End Save routing data ... (date=03/15 03:04:06, total cpu=0:00:00.5, real=0:00:00.0, peak res=2109.8M, current mem=2109.8M)
[03/15 03:04:06  15035s] Saving property file placement.enc.dat/core.prop
[03/15 03:04:06  15035s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2493.7M) ***
[03/15 03:04:06  15035s] Saving rc congestion map placement.enc.dat/core.congmap.gz ...
[03/15 03:04:07  15035s] % Begin Save power constraints data ... (date=03/15 03:04:07, mem=2109.8M)
[03/15 03:04:07  15035s] % End Save power constraints data ... (date=03/15 03:04:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2109.8M, current mem=2109.8M)
[03/15 03:04:09  15036s] Generated self-contained design placement.enc.dat
[03/15 03:04:09  15036s] #% End save design ... (date=03/15 03:04:09, total cpu=0:00:03.7, real=0:00:06.0, peak res=2110.4M, current mem=2110.4M)
[03/15 03:04:09  15036s] *** Message Summary: 0 warning(s), 0 error(s)
[03/15 03:04:09  15036s] 
[03/15 03:04:09  15037s] <CMD> fit
[03/15 03:04:09  15037s] <CMD> fit
[03/15 03:04:09  15037s] <CMD> fit
[03/15 03:04:09  15037s] <CMD> fit
[03/15 07:25:48  17687s] <CMD> set_ccopt_property -update_io_latency false
[03/15 07:25:48  17687s] <CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
[03/15 07:25:48  17687s] Creating clock tree spec for modes (timing configs): CON
[03/15 07:25:48  17687s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 07:25:48  17687s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 07:25:48  17687s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 07:25:48  17687s] Summary for sequential cells identification: 
[03/15 07:25:48  17687s]   Identified SBFF number: 199
[03/15 07:25:48  17687s]   Identified MBFF number: 0
[03/15 07:25:48  17687s]   Identified SB Latch number: 0
[03/15 07:25:48  17687s]   Identified MB Latch number: 0
[03/15 07:25:48  17687s]   Not identified SBFF number: 0
[03/15 07:25:48  17687s]   Not identified MBFF number: 0
[03/15 07:25:48  17687s]   Not identified SB Latch number: 0
[03/15 07:25:48  17687s]   Not identified MB Latch number: 0
[03/15 07:25:48  17687s]   Number of sequential cells which are not FFs: 104
[03/15 07:25:48  17687s]  Visiting view : WC_VIEW
[03/15 07:25:48  17687s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 07:25:48  17687s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 07:25:48  17687s]  Visiting view : BC_VIEW
[03/15 07:25:48  17687s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 07:25:48  17687s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 07:25:48  17687s]  Setting StdDelay to 14.50
[03/15 07:25:48  17687s] Creating Cell Server, finished. 
[03/15 07:25:48  17687s] 
[03/15 07:25:48  17687s] Reset timing graph...
[03/15 07:25:48  17687s] Ignoring AAE DB Resetting ...
[03/15 07:25:48  17687s] Reset timing graph done.
[03/15 07:25:48  17688s] Ignoring AAE DB Resetting ...
[03/15 07:25:50  17690s] Analyzing clock structure...
[03/15 07:25:51  17690s] Analyzing clock structure done.
[03/15 07:25:51  17690s] Reset timing graph...
[03/15 07:25:51  17691s] Ignoring AAE DB Resetting ...
[03/15 07:25:51  17691s] Reset timing graph done.
[03/15 07:25:51  17691s] ** NOTE: Created directory path './constraints' for file './constraints/core.ccopt'.
[03/15 07:25:51  17691s] Wrote: ./constraints/core.ccopt
[03/15 07:25:51  17691s] <CMD> ccopt_design
[03/15 07:25:51  17691s] #% Begin ccopt_design (date=03/15 07:25:51, mem=2079.3M)
[03/15 07:25:51  17691s] Setting ::DelayCal::PrerouteDcFastMode 0
[03/15 07:25:51  17691s] Runtime...
[03/15 07:25:51  17691s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/15 07:25:51  17691s] (ccopt_design): create_ccopt_clock_tree_spec
[03/15 07:25:51  17691s] Creating clock tree spec for modes (timing configs): CON
[03/15 07:25:51  17691s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 07:25:51  17691s] Reset timing graph...
[03/15 07:25:51  17691s] Ignoring AAE DB Resetting ...
[03/15 07:25:51  17691s] Reset timing graph done.
[03/15 07:25:51  17691s] Ignoring AAE DB Resetting ...
[03/15 07:25:54  17693s] Analyzing clock structure...
[03/15 07:25:54  17693s] Analyzing clock structure done.
[03/15 07:25:54  17693s] Reset timing graph...
[03/15 07:25:54  17694s] Ignoring AAE DB Resetting ...
[03/15 07:25:54  17694s] Reset timing graph done.
[03/15 07:25:55  17694s] Extracting original clock gating for clk...
[03/15 07:25:55  17695s]   clock_tree clk contains 9104 sinks and 0 clock gates.
[03/15 07:25:55  17695s]   Extraction for clk complete.
[03/15 07:25:55  17695s] Extracting original clock gating for clk done.
[03/15 07:25:55  17695s] The skew group clk/CON was created. It contains 9104 sinks and 1 sources.
[03/15 07:25:55  17695s] Checking clock tree convergence...
[03/15 07:25:55  17695s] Checking clock tree convergence done.
[03/15 07:25:55  17695s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/15 07:25:55  17695s] Set place::cacheFPlanSiteMark to 1
[03/15 07:25:55  17695s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/15 07:25:55  17695s] Using CCOpt effort standard.
[03/15 07:25:55  17695s] CCOpt::Phase::Initialization...
[03/15 07:25:55  17695s] Check Prerequisites...
[03/15 07:25:55  17695s] Leaving CCOpt scope - CheckPlace...
[03/15 07:25:55  17695s] OPERPROF: Starting checkPlace at level 1, MEM:2508.5M
[03/15 07:25:55  17695s] z: 2, totalTracks: 1
[03/15 07:25:55  17695s] z: 4, totalTracks: 1
[03/15 07:25:55  17695s] z: 6, totalTracks: 1
[03/15 07:25:55  17695s] z: 8, totalTracks: 1
[03/15 07:25:55  17695s] #spOpts: N=65 
[03/15 07:25:56  17695s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2508.5M
[03/15 07:25:56  17695s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2508.5M
[03/15 07:25:56  17695s] Core basic site is core
[03/15 07:25:56  17695s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 07:25:56  17695s] SiteArray: use 4,620,288 bytes
[03/15 07:25:56  17695s] SiteArray: current memory after site array memory allocation 2512.9M
[03/15 07:25:56  17695s] SiteArray: FP blocked sites are writable
[03/15 07:25:56  17695s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.027, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2512.9M
[03/15 07:25:56  17695s] Begin checking placement ... (start mem=2508.5M, init mem=2512.9M)
[03/15 07:25:56  17695s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.004, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.004, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.180, REAL:0.177, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.028, MEM:2512.9M
[03/15 07:25:56  17695s] *info: Placed = 50761         
[03/15 07:25:56  17695s] *info: Unplaced = 0           
[03/15 07:25:56  17695s] Placement Density:63.39%(248245/391624)
[03/15 07:25:56  17695s] Placement Density (including fixed std cells):63.39%(248245/391624)
[03/15 07:25:56  17695s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2512.9M
[03/15 07:25:56  17695s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.018, MEM:2508.5M
[03/15 07:25:56  17695s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2508.5M)
[03/15 07:25:56  17695s] OPERPROF: Finished checkPlace at level 1, CPU:0.420, REAL:0.417, MEM:2508.5M
[03/15 07:25:56  17695s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 07:25:56  17695s] Validating CTS configuration...
[03/15 07:25:56  17695s] Checking module port directions...
[03/15 07:25:56  17695s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:25:56  17695s] Non-default CCOpt properties:
[03/15 07:25:56  17695s] route_type is set for at least one key
[03/15 07:25:56  17695s] update_io_latency: 0 (default: true)
[03/15 07:25:56  17695s] Using cell based legalization.
[03/15 07:25:56  17695s] OPERPROF: Starting DPlace-Init at level 1, MEM:2508.5M
[03/15 07:25:56  17695s] z: 2, totalTracks: 1
[03/15 07:25:56  17695s] z: 4, totalTracks: 1
[03/15 07:25:56  17695s] z: 6, totalTracks: 1
[03/15 07:25:56  17695s] z: 8, totalTracks: 1
[03/15 07:25:56  17695s] #spOpts: N=65 
[03/15 07:25:56  17695s] All LLGs are deleted
[03/15 07:25:56  17695s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2508.5M
[03/15 07:25:56  17695s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2508.5M
[03/15 07:25:56  17695s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2508.5M
[03/15 07:25:56  17695s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2508.5M
[03/15 07:25:56  17695s] Core basic site is core
[03/15 07:25:56  17696s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 07:25:56  17696s] SiteArray: use 4,620,288 bytes
[03/15 07:25:56  17696s] SiteArray: current memory after site array memory allocation 2512.9M
[03/15 07:25:56  17696s] SiteArray: FP blocked sites are writable
[03/15 07:25:56  17696s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 07:25:56  17696s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2512.9M
[03/15 07:25:56  17696s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 07:25:56  17696s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2512.9M
[03/15 07:25:56  17696s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.108, MEM:2512.9M
[03/15 07:25:56  17696s] OPERPROF:     Starting CMU at level 3, MEM:2512.9M
[03/15 07:25:56  17696s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2512.9M
[03/15 07:25:56  17696s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.132, MEM:2512.9M
[03/15 07:25:56  17696s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2512.9MB).
[03/15 07:25:56  17696s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.212, MEM:2512.9M
[03/15 07:25:56  17696s] (I)       Load db... (mem=2512.9M)
[03/15 07:25:56  17696s] (I)       Read data from FE... (mem=2512.9M)
[03/15 07:25:56  17696s] (I)       Read nodes and places... (mem=2512.9M)
[03/15 07:25:56  17696s] (I)       Number of ignored instance 0
[03/15 07:25:56  17696s] (I)       Number of inbound cells 0
[03/15 07:25:56  17696s] (I)       numMoveCells=50761, numMacros=0  numPads=331  numMultiRowHeightInsts=0
[03/15 07:25:56  17696s] (I)       cell height: 3600, count: 50761
[03/15 07:25:56  17696s] (I)       Done Read nodes and places (cpu=0.090s, mem=2527.8M)
[03/15 07:25:56  17696s] (I)       Read rows... (mem=2527.8M)
[03/15 07:25:56  17696s] (I)       Done Read rows (cpu=0.000s, mem=2527.8M)
[03/15 07:25:56  17696s] (I)       Done Read data from FE (cpu=0.090s, mem=2527.8M)
[03/15 07:25:56  17696s] (I)       Done Load db (cpu=0.090s, mem=2527.8M)
[03/15 07:25:56  17696s] (I)       Constructing placeable region... (mem=2527.8M)
[03/15 07:25:56  17696s] (I)       Constructing bin map
[03/15 07:25:56  17696s] (I)       Initialize bin information with width=36000 height=36000
[03/15 07:25:56  17696s] (I)       Done constructing bin map
[03/15 07:25:56  17696s] (I)       Removing 0 blocked bin with high fixed inst density
[03/15 07:25:56  17696s] (I)       Compute region effective width... (mem=2527.8M)
[03/15 07:25:56  17696s] (I)       Done Compute region effective width (cpu=0.000s, mem=2527.8M)
[03/15 07:25:56  17696s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2527.8M)
[03/15 07:25:56  17696s] Route type trimming info:
[03/15 07:25:56  17696s]   No route type modifications were made.
[03/15 07:25:56  17696s] Accumulated time to calculate placeable region: 0
[03/15 07:25:56  17696s] (I)       Initializing Steiner engine. 
[03/15 07:25:57  17696s] End AAE Lib Interpolated Model. (MEM=2541.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:25:57  17696s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/15 07:25:57  17696s] Original list had 9 cells:
[03/15 07:25:57  17696s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 07:25:57  17696s] Library trimming was not able to trim any cells:
[03/15 07:25:57  17696s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 07:25:57  17696s] Accumulated time to calculate placeable region: 0
[03/15 07:25:57  17696s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/15 07:25:57  17696s] Original list had 8 cells:
[03/15 07:25:57  17696s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 07:25:57  17696s] Library trimming was not able to trim any cells:
[03/15 07:25:57  17696s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 07:25:57  17696s] Accumulated time to calculate placeable region: 0
[03/15 07:25:58  17697s] Clock tree balancer configuration for clock_tree clk:
[03/15 07:25:58  17697s] Non-default CCOpt properties:
[03/15 07:25:58  17697s]   route_type (leaf): default_route_type_leaf (default: default)
[03/15 07:25:58  17697s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/15 07:25:58  17697s]   route_type (top): default_route_type_nonleaf (default: default)
[03/15 07:25:58  17697s] For power domain auto-default:
[03/15 07:25:58  17697s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 07:25:58  17697s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 07:25:58  17697s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/15 07:25:58  17697s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 391624.200um^2
[03/15 07:25:58  17697s] Top Routing info:
[03/15 07:25:58  17697s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 07:25:58  17697s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/15 07:25:58  17697s] Trunk Routing info:
[03/15 07:25:58  17697s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 07:25:58  17697s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 07:25:58  17697s] Leaf Routing info:
[03/15 07:25:58  17697s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/15 07:25:58  17697s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 07:25:58  17697s] For timing_corner WC:setup, late and power domain auto-default:
[03/15 07:25:58  17697s]   Slew time target (leaf):    0.105ns
[03/15 07:25:58  17697s]   Slew time target (trunk):   0.105ns
[03/15 07:25:58  17697s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/15 07:25:58  17697s]   Buffer unit delay: 0.057ns
[03/15 07:25:58  17697s]   Buffer max distance: 562.449um
[03/15 07:25:58  17697s] Fastest wire driving cells and distances:
[03/15 07:25:58  17697s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/15 07:25:58  17697s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/15 07:25:58  17697s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] Logic Sizing Table:
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] ----------------------------------------------------------
[03/15 07:25:58  17697s] Cell    Instance count    Source    Eligible library cells
[03/15 07:25:58  17697s] ----------------------------------------------------------
[03/15 07:25:58  17697s]   (empty table)
[03/15 07:25:58  17697s] ----------------------------------------------------------
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] Clock tree balancer configuration for skew_group clk/CON:
[03/15 07:25:58  17697s]   Sources:                     pin clk
[03/15 07:25:58  17697s]   Total number of sinks:       9104
[03/15 07:25:58  17697s]   Delay constrained sinks:     9104
[03/15 07:25:58  17697s]   Non-leaf sinks:              0
[03/15 07:25:58  17697s]   Ignore pins:                 0
[03/15 07:25:58  17697s]  Timing corner WC:setup.late:
[03/15 07:25:58  17697s]   Skew target:                 0.057ns
[03/15 07:25:58  17697s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 07:25:58  17697s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 07:25:58  17697s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 07:25:58  17697s] Primary reporting skew groups are:
[03/15 07:25:58  17697s] skew_group clk/CON with 9104 clock sinks
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] Via Selection for Estimated Routes (rule default):
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] ----------------------------------------------------------------
[03/15 07:25:58  17697s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/15 07:25:58  17697s] Range                    (Ohm)    (fF)     (fs)     Only
[03/15 07:25:58  17697s] ----------------------------------------------------------------
[03/15 07:25:58  17697s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/15 07:25:58  17697s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/15 07:25:58  17697s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/15 07:25:58  17697s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/15 07:25:58  17697s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/15 07:25:58  17697s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/15 07:25:58  17697s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/15 07:25:58  17697s] ----------------------------------------------------------------
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] No ideal or dont_touch nets found in the clock tree
[03/15 07:25:58  17697s] No dont_touch hnets found in the clock tree
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] Filtering reasons for cell type: buffer
[03/15 07:25:58  17697s] =======================================
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 07:25:58  17697s] Clock trees    Power domain    Reason                         Library cells
[03/15 07:25:58  17697s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 07:25:58  17697s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/15 07:25:58  17697s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] Filtering reasons for cell type: inverter
[03/15 07:25:58  17697s] =========================================
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 07:25:58  17697s] Clock trees    Power domain    Reason                         Library cells
[03/15 07:25:58  17697s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 07:25:58  17697s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/15 07:25:58  17697s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.1)
[03/15 07:25:58  17697s] CCOpt configuration status: all checks passed.
[03/15 07:25:58  17697s] External - Set all clocks to propagated mode...
[03/15 07:25:58  17697s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/15 07:25:58  17697s]  * CCOpt property update_io_latency is false
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:25:58  17697s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] 
[03/15 07:25:58  17697s] Check Prerequisites done. (took cpu=0:00:02.6 real=0:00:02.6)
[03/15 07:25:58  17697s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.6 real=0:00:02.6)
[03/15 07:25:58  17697s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2579.6M
[03/15 07:25:58  17698s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.160, REAL:0.174, MEM:2579.6M
[03/15 07:25:59  17698s] #################################################################################
[03/15 07:25:59  17698s] # Design Stage: PreRoute
[03/15 07:25:59  17698s] # Design Name: core
[03/15 07:25:59  17698s] # Design Mode: 65nm
[03/15 07:25:59  17698s] # Analysis Mode: MMMC Non-OCV 
[03/15 07:25:59  17698s] # Parasitics Mode: No SPEF/RCDB
[03/15 07:25:59  17698s] # Signoff Settings: SI Off 
[03/15 07:25:59  17698s] #################################################################################
[03/15 07:26:00  17700s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 2577.6M) ***
[03/15 07:26:02  17701s]              0V	    VSS
[03/15 07:26:02  17701s]            0.9V	    VDD
[03/15 07:26:05  17704s] Processing average sequential pin duty cycle 
[03/15 07:26:06  17705s] Processing average sequential pin duty cycle 
[03/15 07:26:06  17705s] Initializing cpe interface
[03/15 07:26:06  17705s] Executing ccopt post-processing.
[03/15 07:26:06  17705s] Synthesizing clock trees with CCOpt...
[03/15 07:26:06  17705s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 07:26:06  17705s] CCOpt::Phase::PreparingToBalance...
[03/15 07:26:06  17705s] Leaving CCOpt scope - Initializing power interface...
[03/15 07:26:06  17705s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:26:06  17705s] Leaving CCOpt scope - Initializing activity data...
[03/15 07:26:06  17705s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:26:06  17705s] 
[03/15 07:26:06  17705s] Positive (advancing) pin insertion delays
[03/15 07:26:06  17705s] =========================================
[03/15 07:26:06  17705s] 
[03/15 07:26:06  17705s] -----------------------------
[03/15 07:26:06  17705s] From (ns)    To (ns)    Count
[03/15 07:26:06  17705s] -----------------------------
[03/15 07:26:06  17705s] below         0.200     2048
[03/15 07:26:06  17705s]   0.200       0.210        0
[03/15 07:26:06  17705s] -----------------------------
[03/15 07:26:06  17705s] 
[03/15 07:26:06  17705s] Total            : 409.600ns
[03/15 07:26:06  17705s] Mean             :   0.200ns
[03/15 07:26:06  17705s] Std.Dev          :   0.000ns
[03/15 07:26:06  17705s]                     
[03/15 07:26:06  17705s] Smallest advance : 0.200ns at mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/15 07:26:06  17705s] Largest advance  : 0.200ns at mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/15 07:26:06  17705s] 
[03/15 07:26:06  17705s] Found 2048 advancing pin insertion delay (22.496% of 9104 clock tree sinks)
[03/15 07:26:06  17705s] 
[03/15 07:26:06  17705s] Negative (delaying) pin insertion delays
[03/15 07:26:06  17705s] ========================================
[03/15 07:26:06  17705s] 
[03/15 07:26:06  17705s] Found 0 delaying pin insertion delay (0.000% of 9104 clock tree sinks)
[03/15 07:26:06  17705s] Notify start of optimization...
[03/15 07:26:06  17705s] Notify start of optimization done.
[03/15 07:26:06  17705s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/15 07:26:06  17705s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2577.6M
[03/15 07:26:06  17705s] All LLGs are deleted
[03/15 07:26:06  17705s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2577.6M
[03/15 07:26:06  17705s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2573.2M
[03/15 07:26:06  17705s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2573.2M
[03/15 07:26:06  17705s] ### Creating LA Mngr. totSessionCpu=4:55:06 mem=2573.2M
[03/15 07:26:06  17705s] ### Creating LA Mngr, finished. totSessionCpu=4:55:06 mem=2573.2M
[03/15 07:26:06  17705s] (I)       Started Loading and Dumping File ( Curr Mem: 2573.16 MB )
[03/15 07:26:06  17705s] (I)       Reading DB...
[03/15 07:26:06  17705s] (I)       Read data from FE... (mem=2573.2M)
[03/15 07:26:06  17705s] (I)       Read nodes and places... (mem=2573.2M)
[03/15 07:26:06  17705s] (I)       Done Read nodes and places (cpu=0.080s, mem=2573.2M)
[03/15 07:26:06  17705s] (I)       Read nets... (mem=2573.2M)
[03/15 07:26:06  17705s] (I)       Done Read nets (cpu=0.200s, mem=2581.2M)
[03/15 07:26:06  17705s] (I)       Done Read data from FE (cpu=0.280s, mem=2581.2M)
[03/15 07:26:06  17705s] (I)       before initializing RouteDB syMemory usage = 2581.2 MB
[03/15 07:26:06  17705s] (I)       Honor MSV route constraint: false
[03/15 07:26:06  17705s] (I)       Maximum routing layer  : 127
[03/15 07:26:06  17705s] (I)       Minimum routing layer  : 2
[03/15 07:26:06  17705s] (I)       Supply scale factor H  : 1.00
[03/15 07:26:06  17705s] (I)       Supply scale factor V  : 1.00
[03/15 07:26:06  17705s] (I)       Tracks used by clock wire: 0
[03/15 07:26:06  17705s] (I)       Reverse direction      : 
[03/15 07:26:06  17705s] (I)       Honor partition pin guides: true
[03/15 07:26:06  17705s] (I)       Route selected nets only: false
[03/15 07:26:06  17705s] (I)       Route secondary PG pins: false
[03/15 07:26:06  17705s] (I)       Second PG max fanout   : 2147483647
[03/15 07:26:06  17705s] (I)       Apply function for special wires: true
[03/15 07:26:06  17705s] (I)       Layer by layer blockage reading: true
[03/15 07:26:06  17705s] (I)       Offset calculation fix : true
[03/15 07:26:06  17705s] (I)       Route stripe layer range: 
[03/15 07:26:06  17705s] (I)       Honor partition fences : 
[03/15 07:26:06  17705s] (I)       Honor partition pin    : 
[03/15 07:26:06  17705s] (I)       Honor partition fences with feedthrough: 
[03/15 07:26:06  17705s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 07:26:06  17705s] (I)       Use row-based GCell size
[03/15 07:26:06  17705s] (I)       Use row-based GCell align
[03/15 07:26:06  17705s] (I)       GCell unit size   : 3600
[03/15 07:26:06  17705s] (I)       GCell multiplier  : 1
[03/15 07:26:06  17705s] (I)       GCell row height  : 3600
[03/15 07:26:06  17705s] (I)       Actual row height : 3600
[03/15 07:26:06  17705s] (I)       GCell align ref   : 20000 20000
[03/15 07:26:06  17705s] [NR-eGR] Track table information for default rule: 
[03/15 07:26:06  17705s] [NR-eGR] M1 has no routable track
[03/15 07:26:06  17705s] [NR-eGR] M2 has single uniform track structure
[03/15 07:26:06  17705s] [NR-eGR] M3 has single uniform track structure
[03/15 07:26:06  17705s] [NR-eGR] M4 has single uniform track structure
[03/15 07:26:06  17705s] [NR-eGR] M5 has single uniform track structure
[03/15 07:26:06  17705s] [NR-eGR] M6 has single uniform track structure
[03/15 07:26:06  17705s] [NR-eGR] M7 has single uniform track structure
[03/15 07:26:06  17705s] [NR-eGR] M8 has single uniform track structure
[03/15 07:26:06  17705s] (I)       ===========================================================================
[03/15 07:26:06  17705s] (I)       == Report All Rule Vias ==
[03/15 07:26:06  17705s] (I)       ===========================================================================
[03/15 07:26:06  17705s] (I)        Via Rule : (Default)
[03/15 07:26:06  17705s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 07:26:06  17705s] (I)       ---------------------------------------------------------------------------
[03/15 07:26:06  17705s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/15 07:26:06  17705s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 07:26:06  17705s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 07:26:06  17705s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 07:26:06  17705s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/15 07:26:06  17705s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/15 07:26:06  17705s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/15 07:26:06  17705s] (I)        8    0 : ---                         0 : ---                      
[03/15 07:26:06  17705s] (I)       ===========================================================================
[03/15 07:26:06  17705s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2581.16 MB )
[03/15 07:26:06  17705s] [NR-eGR] Read 232 PG shapes
[03/15 07:26:06  17705s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2581.16 MB )
[03/15 07:26:06  17705s] [NR-eGR] #Routing Blockages  : 0
[03/15 07:26:06  17705s] [NR-eGR] #Instance Blockages : 0
[03/15 07:26:06  17705s] [NR-eGR] #PG Blockages       : 232
[03/15 07:26:06  17705s] [NR-eGR] #Bump Blockages     : 0
[03/15 07:26:06  17705s] [NR-eGR] #Boundary Blockages : 0
[03/15 07:26:06  17705s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 07:26:06  17705s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 07:26:06  17705s] (I)       readDataFromPlaceDB
[03/15 07:26:06  17705s] (I)       Read net information..
[03/15 07:26:06  17705s] [NR-eGR] Read numTotalNets=54568  numIgnoredNets=0
[03/15 07:26:06  17705s] (I)       Read testcase time = 0.030 seconds
[03/15 07:26:06  17705s] 
[03/15 07:26:06  17705s] (I)       early_global_route_priority property id does not exist.
[03/15 07:26:06  17705s] (I)       Start initializing grid graph
[03/15 07:26:06  17705s] (I)       End initializing grid graph
[03/15 07:26:06  17705s] (I)       Model blockages into capacity
[03/15 07:26:06  17705s] (I)       Read Num Blocks=232  Num Prerouted Wires=0  Num CS=0
[03/15 07:26:06  17705s] (I)       Started Modeling ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17705s] (I)       Started Modeling Layer 1 ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17705s] (I)       Started Modeling Layer 2 ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17705s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[03/15 07:26:06  17705s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17705s] (I)       Started Modeling Layer 3 ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17705s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 0
[03/15 07:26:06  17705s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17705s] (I)       Started Modeling Layer 4 ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 0
[03/15 07:26:06  17706s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Started Modeling Layer 5 ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:06  17706s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Started Modeling Layer 6 ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:06  17706s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Started Modeling Layer 7 ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:06  17706s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Started Modeling Layer 8 ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:06  17706s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       -- layer congestion ratio --
[03/15 07:26:06  17706s] (I)       Layer 1 : 0.100000
[03/15 07:26:06  17706s] (I)       Layer 2 : 0.700000
[03/15 07:26:06  17706s] (I)       Layer 3 : 0.700000
[03/15 07:26:06  17706s] (I)       Layer 4 : 0.700000
[03/15 07:26:06  17706s] (I)       Layer 5 : 0.700000
[03/15 07:26:06  17706s] (I)       Layer 6 : 0.700000
[03/15 07:26:06  17706s] (I)       Layer 7 : 0.700000
[03/15 07:26:06  17706s] (I)       Layer 8 : 0.700000
[03/15 07:26:06  17706s] (I)       ----------------------------
[03/15 07:26:06  17706s] (I)       Number of ignored nets = 0
[03/15 07:26:06  17706s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 07:26:06  17706s] (I)       Number of clock nets = 1.  Ignored: No
[03/15 07:26:06  17706s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 07:26:06  17706s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 07:26:06  17706s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 07:26:06  17706s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 07:26:06  17706s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 07:26:06  17706s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 07:26:06  17706s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 07:26:06  17706s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/15 07:26:06  17706s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2593.2 MB
[03/15 07:26:06  17706s] (I)       Ndr track 0 does not exist
[03/15 07:26:06  17706s] (I)       Layer1  viaCost=300.00
[03/15 07:26:06  17706s] (I)       Layer2  viaCost=100.00
[03/15 07:26:06  17706s] (I)       Layer3  viaCost=100.00
[03/15 07:26:06  17706s] (I)       Layer4  viaCost=100.00
[03/15 07:26:06  17706s] (I)       Layer5  viaCost=100.00
[03/15 07:26:06  17706s] (I)       Layer6  viaCost=200.00
[03/15 07:26:06  17706s] (I)       Layer7  viaCost=100.00
[03/15 07:26:06  17706s] (I)       ---------------------Grid Graph Info--------------------
[03/15 07:26:06  17706s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 07:26:06  17706s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 07:26:06  17706s] (I)       Site width          :   400  (dbu)
[03/15 07:26:06  17706s] (I)       Row height          :  3600  (dbu)
[03/15 07:26:06  17706s] (I)       GCell row height    :  3600  (dbu)
[03/15 07:26:06  17706s] (I)       GCell width         :  3600  (dbu)
[03/15 07:26:06  17706s] (I)       GCell height        :  3600  (dbu)
[03/15 07:26:06  17706s] (I)       Grid                :   359   358     8
[03/15 07:26:06  17706s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 07:26:06  17706s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 07:26:06  17706s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 07:26:06  17706s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 07:26:06  17706s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 07:26:06  17706s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:06  17706s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:06  17706s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 07:26:06  17706s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 07:26:06  17706s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 07:26:06  17706s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 07:26:06  17706s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 07:26:06  17706s] (I)       --------------------------------------------------------
[03/15 07:26:06  17706s] 
[03/15 07:26:06  17706s] [NR-eGR] ============ Routing rule table ============
[03/15 07:26:06  17706s] [NR-eGR] Rule id: 0  Nets: 54568 
[03/15 07:26:06  17706s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 07:26:06  17706s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 07:26:06  17706s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:06  17706s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:06  17706s] [NR-eGR] ========================================
[03/15 07:26:06  17706s] [NR-eGR] 
[03/15 07:26:06  17706s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 07:26:06  17706s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/15 07:26:06  17706s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/15 07:26:06  17706s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/15 07:26:06  17706s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 07:26:06  17706s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 07:26:06  17706s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 07:26:06  17706s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 07:26:06  17706s] (I)       After initializing earlyGlobalRoute syMemory usage = 2593.2 MB
[03/15 07:26:06  17706s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.43 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Started Global Routing ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       ============= Initialization =============
[03/15 07:26:06  17706s] (I)       totalPins=183759  totalGlobalPin=173176 (94.24%)
[03/15 07:26:06  17706s] (I)       Started Build MST ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Generate topology with single threads
[03/15 07:26:06  17706s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       total 2D Cap : 578618 = (289354 H, 289264 V)
[03/15 07:26:06  17706s] [NR-eGR] Layer group 1: route 1482 net(s) in layer range [7, 8]
[03/15 07:26:06  17706s] (I)       ============  Phase 1a Route ============
[03/15 07:26:06  17706s] (I)       Started Phase 1a ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 07:26:06  17706s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Usage: 56662 = (34229 H, 22433 V) = (11.83% H, 7.76% V) = (6.161e+04um H, 4.038e+04um V)
[03/15 07:26:06  17706s] (I)       
[03/15 07:26:06  17706s] (I)       ============  Phase 1b Route ============
[03/15 07:26:06  17706s] (I)       Started Phase 1b ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Usage: 56677 = (34242 H, 22435 V) = (11.83% H, 7.76% V) = (6.164e+04um H, 4.038e+04um V)
[03/15 07:26:06  17706s] (I)       
[03/15 07:26:06  17706s] (I)       earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.06% V. EstWL: 1.020186e+05um
[03/15 07:26:06  17706s] (I)       ============  Phase 1c Route ============
[03/15 07:26:06  17706s] (I)       Started Phase 1c ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Level2 Grid: 72 x 72
[03/15 07:26:06  17706s] (I)       Started Two Level Routing ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Usage: 56677 = (34242 H, 22435 V) = (11.83% H, 7.76% V) = (6.164e+04um H, 4.038e+04um V)
[03/15 07:26:06  17706s] (I)       
[03/15 07:26:06  17706s] (I)       ============  Phase 1d Route ============
[03/15 07:26:06  17706s] (I)       Started Phase 1d ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Usage: 56686 = (34244 H, 22442 V) = (11.83% H, 7.76% V) = (6.164e+04um H, 4.040e+04um V)
[03/15 07:26:06  17706s] (I)       
[03/15 07:26:06  17706s] (I)       ============  Phase 1e Route ============
[03/15 07:26:06  17706s] (I)       Started Phase 1e ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Usage: 56686 = (34244 H, 22442 V) = (11.83% H, 7.76% V) = (6.164e+04um H, 4.040e+04um V)
[03/15 07:26:06  17706s] (I)       
[03/15 07:26:06  17706s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 1.020348e+05um
[03/15 07:26:06  17706s] [NR-eGR] 
[03/15 07:26:06  17706s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Running layer assignment with 1 threads
[03/15 07:26:06  17706s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Started Build MST ( Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       Generate topology with single threads
[03/15 07:26:06  17706s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:06  17706s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/15 07:26:06  17706s] [NR-eGR] Layer group 2: route 53086 net(s) in layer range [2, 8]
[03/15 07:26:06  17706s] (I)       ============  Phase 1a Route ============
[03/15 07:26:06  17706s] (I)       Started Phase 1a ( Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 07:26:07  17706s] (I)       
[03/15 07:26:07  17706s] (I)       ============  Phase 1b Route ============
[03/15 07:26:07  17706s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 07:26:07  17706s] (I)       
[03/15 07:26:07  17706s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.096614e+06um
[03/15 07:26:07  17706s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 07:26:07  17706s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 07:26:07  17706s] (I)       ============  Phase 1c Route ============
[03/15 07:26:07  17706s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 07:26:07  17706s] (I)       
[03/15 07:26:07  17706s] (I)       ============  Phase 1d Route ============
[03/15 07:26:07  17706s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 07:26:07  17706s] (I)       
[03/15 07:26:07  17706s] (I)       ============  Phase 1e Route ============
[03/15 07:26:07  17706s] (I)       Started Phase 1e ( Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Usage: 609230 = (322165 H, 287065 V) = (12.38% H, 7.93% V) = (5.799e+05um H, 5.167e+05um V)
[03/15 07:26:07  17706s] (I)       
[03/15 07:26:07  17706s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.096614e+06um
[03/15 07:26:07  17706s] [NR-eGR] 
[03/15 07:26:07  17706s] (I)       Current Phase 1l[Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Running layer assignment with 1 threads
[03/15 07:26:07  17706s] (I)       Finished Phase 1l ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       ============  Phase 1l Route ============
[03/15 07:26:07  17706s] (I)       
[03/15 07:26:07  17706s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 07:26:07  17706s] [NR-eGR]                        OverCon            
[03/15 07:26:07  17706s] [NR-eGR]                         #Gcell     %Gcell
[03/15 07:26:07  17706s] [NR-eGR]       Layer                (2)    OverCon 
[03/15 07:26:07  17706s] [NR-eGR] ----------------------------------------------
[03/15 07:26:07  17706s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:07  17706s] [NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[03/15 07:26:07  17706s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:07  17706s] [NR-eGR]      M4  (4)        14( 0.01%)   ( 0.01%) 
[03/15 07:26:07  17706s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:07  17706s] [NR-eGR]      M6  (6)        17( 0.01%)   ( 0.01%) 
[03/15 07:26:07  17706s] [NR-eGR]      M7  (7)       389( 0.30%)   ( 0.30%) 
[03/15 07:26:07  17706s] [NR-eGR]      M8  (8)        68( 0.05%)   ( 0.05%) 
[03/15 07:26:07  17706s] [NR-eGR] ----------------------------------------------
[03/15 07:26:07  17706s] [NR-eGR] Total              491( 0.06%)   ( 0.06%) 
[03/15 07:26:07  17706s] [NR-eGR] 
[03/15 07:26:07  17706s] (I)       Finished Global Routing ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/15 07:26:07  17706s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 07:26:07  17706s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 07:26:07  17706s] (I)       ============= track Assignment ============
[03/15 07:26:07  17706s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Started Greedy Track Assignment ( Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 07:26:07  17706s] (I)       Running track assignment with 1 threads
[03/15 07:26:07  17706s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:07  17706s] (I)       Run Multi-thread track assignment
[03/15 07:26:08  17707s] (I)       Finished Greedy Track Assignment ( CPU: 0.67 sec, Real: 0.67 sec, Curr Mem: 2593.23 MB )
[03/15 07:26:08  17707s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:08  17707s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183458
[03/15 07:26:08  17707s] [NR-eGR]     M2  (2V) length: 3.550912e+05um, number of vias: 257116
[03/15 07:26:08  17707s] [NR-eGR]     M3  (3H) length: 4.132624e+05um, number of vias: 21096
[03/15 07:26:08  17707s] [NR-eGR]     M4  (4V) length: 1.327275e+05um, number of vias: 11724
[03/15 07:26:08  17707s] [NR-eGR]     M5  (5H) length: 1.136806e+05um, number of vias: 8405
[03/15 07:26:08  17707s] [NR-eGR]     M6  (6V) length: 1.251986e+04um, number of vias: 7979
[03/15 07:26:08  17707s] [NR-eGR]     M7  (7H) length: 6.294010e+04um, number of vias: 9460
[03/15 07:26:08  17707s] [NR-eGR]     M8  (8V) length: 4.049712e+04um, number of vias: 0
[03/15 07:26:08  17707s] [NR-eGR] Total length: 1.130719e+06um, number of vias: 499238
[03/15 07:26:08  17707s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:08  17707s] [NR-eGR] Total eGR-routed clock nets wire length: 3.167270e+04um 
[03/15 07:26:08  17707s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:08  17707s] Saved RC grid cleaned up.
[03/15 07:26:08  17708s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.41 sec, Real: 2.40 sec, Curr Mem: 2554.23 MB )
[03/15 07:26:08  17708s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.5 real=0:00:02.5)
[03/15 07:26:08  17708s] Rebuilding timing graph...
[03/15 07:26:10  17709s] Rebuilding timing graph done.
[03/15 07:26:10  17709s] Legalization setup...
[03/15 07:26:10  17709s] Using cell based legalization.
[03/15 07:26:10  17709s] OPERPROF: Starting DPlace-Init at level 1, MEM:2542.3M
[03/15 07:26:10  17709s] z: 2, totalTracks: 1
[03/15 07:26:10  17709s] z: 4, totalTracks: 1
[03/15 07:26:10  17709s] z: 6, totalTracks: 1
[03/15 07:26:10  17709s] z: 8, totalTracks: 1
[03/15 07:26:10  17709s] #spOpts: N=65 mergeVia=F 
[03/15 07:26:10  17710s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2542.3M
[03/15 07:26:10  17710s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2542.3M
[03/15 07:26:10  17710s] Core basic site is core
[03/15 07:26:10  17710s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 07:26:10  17710s] SiteArray: use 4,620,288 bytes
[03/15 07:26:10  17710s] SiteArray: current memory after site array memory allocation 2546.7M
[03/15 07:26:10  17710s] SiteArray: FP blocked sites are writable
[03/15 07:26:10  17710s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 07:26:10  17710s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2546.7M
[03/15 07:26:10  17710s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 07:26:10  17710s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2546.7M
[03/15 07:26:10  17710s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.109, MEM:2546.7M
[03/15 07:26:10  17710s] OPERPROF:     Starting CMU at level 3, MEM:2546.7M
[03/15 07:26:10  17710s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2546.7M
[03/15 07:26:10  17710s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.134, MEM:2546.7M
[03/15 07:26:10  17710s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2546.7MB).
[03/15 07:26:10  17710s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.218, MEM:2546.7M
[03/15 07:26:10  17710s] (I)       Load db... (mem=2546.7M)
[03/15 07:26:10  17710s] (I)       Read data from FE... (mem=2546.7M)
[03/15 07:26:10  17710s] (I)       Read nodes and places... (mem=2546.7M)
[03/15 07:26:10  17710s] (I)       Number of ignored instance 0
[03/15 07:26:10  17710s] (I)       Number of inbound cells 0
[03/15 07:26:10  17710s] (I)       numMoveCells=50761, numMacros=0  numPads=331  numMultiRowHeightInsts=0
[03/15 07:26:10  17710s] (I)       cell height: 3600, count: 50761
[03/15 07:26:10  17710s] (I)       Done Read nodes and places (cpu=0.090s, mem=2561.5M)
[03/15 07:26:10  17710s] (I)       Read rows... (mem=2561.5M)
[03/15 07:26:10  17710s] (I)       Done Read rows (cpu=0.000s, mem=2561.5M)
[03/15 07:26:10  17710s] (I)       Done Read data from FE (cpu=0.090s, mem=2561.5M)
[03/15 07:26:10  17710s] (I)       Done Load db (cpu=0.090s, mem=2561.5M)
[03/15 07:26:11  17710s] (I)       Constructing placeable region... (mem=2561.5M)
[03/15 07:26:11  17710s] (I)       Constructing bin map
[03/15 07:26:11  17710s] (I)       Initialize bin information with width=36000 height=36000
[03/15 07:26:11  17710s] (I)       Done constructing bin map
[03/15 07:26:11  17710s] (I)       Removing 0 blocked bin with high fixed inst density
[03/15 07:26:11  17710s] (I)       Compute region effective width... (mem=2561.5M)
[03/15 07:26:11  17710s] (I)       Done Compute region effective width (cpu=0.000s, mem=2561.5M)
[03/15 07:26:11  17710s] (I)       Done Constructing placeable region (cpu=0.020s, mem=2561.5M)
[03/15 07:26:11  17710s] Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 07:26:11  17710s] Validating CTS configuration...
[03/15 07:26:11  17710s] Checking module port directions...
[03/15 07:26:11  17710s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:26:11  17710s] Non-default CCOpt properties:
[03/15 07:26:11  17710s] cloning_copy_activity: 1 (default: false)
[03/15 07:26:11  17710s] cts_merge_clock_gates is set for at least one key
[03/15 07:26:11  17710s] cts_merge_clock_logic is set for at least one key
[03/15 07:26:11  17710s] route_type is set for at least one key
[03/15 07:26:11  17710s] update_io_latency: 0 (default: true)
[03/15 07:26:11  17710s] Route type trimming info:
[03/15 07:26:11  17710s]   No route type modifications were made.
[03/15 07:26:11  17710s] Accumulated time to calculate placeable region: 0
[03/15 07:26:11  17710s] (I)       Initializing Steiner engine. 
[03/15 07:26:11  17710s] LayerId::1 widthSet size::4
[03/15 07:26:11  17710s] LayerId::2 widthSet size::4
[03/15 07:26:11  17710s] LayerId::3 widthSet size::4
[03/15 07:26:11  17710s] LayerId::4 widthSet size::4
[03/15 07:26:11  17710s] LayerId::5 widthSet size::4
[03/15 07:26:11  17710s] LayerId::6 widthSet size::4
[03/15 07:26:11  17710s] LayerId::7 widthSet size::4
[03/15 07:26:11  17710s] LayerId::8 widthSet size::4
[03/15 07:26:11  17710s] Updating RC grid for preRoute extraction ...
[03/15 07:26:11  17710s] Initializing multi-corner capacitance tables ... 
[03/15 07:26:11  17710s] Initializing multi-corner resistance tables ...
[03/15 07:26:11  17711s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296572 ; uaWl: 0.905937 ; uaWlH: 0.227622 ; aWlH: 0.092852 ; Pmax: 0.827700 ; wcR: 0.636400 ; newSi: 0.101200 ; pMod: 82 ; 
[03/15 07:26:11  17711s] End AAE Lib Interpolated Model. (MEM=2575.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:26:11  17711s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/15 07:26:11  17711s] Original list had 9 cells:
[03/15 07:26:11  17711s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 07:26:11  17711s] Library trimming was not able to trim any cells:
[03/15 07:26:11  17711s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 07:26:11  17711s] Accumulated time to calculate placeable region: 0
[03/15 07:26:11  17711s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/15 07:26:11  17711s] Original list had 8 cells:
[03/15 07:26:11  17711s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 07:26:11  17711s] Library trimming was not able to trim any cells:
[03/15 07:26:11  17711s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 07:26:11  17711s] Accumulated time to calculate placeable region: 0
[03/15 07:26:12  17712s] Clock tree balancer configuration for clock_tree clk:
[03/15 07:26:12  17712s] Non-default CCOpt properties:
[03/15 07:26:12  17712s]   cts_merge_clock_gates: true (default: false)
[03/15 07:26:12  17712s]   cts_merge_clock_logic: true (default: false)
[03/15 07:26:12  17712s]   route_type (leaf): default_route_type_leaf (default: default)
[03/15 07:26:12  17712s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/15 07:26:12  17712s]   route_type (top): default_route_type_nonleaf (default: default)
[03/15 07:26:12  17712s] For power domain auto-default:
[03/15 07:26:12  17712s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 07:26:12  17712s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 07:26:12  17712s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/15 07:26:12  17712s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 391624.200um^2
[03/15 07:26:12  17712s] Top Routing info:
[03/15 07:26:12  17712s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 07:26:12  17712s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/15 07:26:12  17712s] Trunk Routing info:
[03/15 07:26:12  17712s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 07:26:12  17712s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 07:26:12  17712s] Leaf Routing info:
[03/15 07:26:12  17712s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/15 07:26:12  17712s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 07:26:12  17712s] For timing_corner WC:setup, late and power domain auto-default:
[03/15 07:26:12  17712s]   Slew time target (leaf):    0.105ns
[03/15 07:26:12  17712s]   Slew time target (trunk):   0.105ns
[03/15 07:26:12  17712s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/15 07:26:12  17712s]   Buffer unit delay: 0.057ns
[03/15 07:26:12  17712s]   Buffer max distance: 562.449um
[03/15 07:26:12  17712s] Fastest wire driving cells and distances:
[03/15 07:26:12  17712s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/15 07:26:12  17712s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/15 07:26:12  17712s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] Logic Sizing Table:
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] ----------------------------------------------------------
[03/15 07:26:12  17712s] Cell    Instance count    Source    Eligible library cells
[03/15 07:26:12  17712s] ----------------------------------------------------------
[03/15 07:26:12  17712s]   (empty table)
[03/15 07:26:12  17712s] ----------------------------------------------------------
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] Clock tree balancer configuration for skew_group clk/CON:
[03/15 07:26:12  17712s]   Sources:                     pin clk
[03/15 07:26:12  17712s]   Total number of sinks:       9104
[03/15 07:26:12  17712s]   Delay constrained sinks:     9104
[03/15 07:26:12  17712s]   Non-leaf sinks:              0
[03/15 07:26:12  17712s]   Ignore pins:                 0
[03/15 07:26:12  17712s]  Timing corner WC:setup.late:
[03/15 07:26:12  17712s]   Skew target:                 0.057ns
[03/15 07:26:12  17712s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 07:26:12  17712s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 07:26:12  17712s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 07:26:12  17712s] Primary reporting skew groups are:
[03/15 07:26:12  17712s] skew_group clk/CON with 9104 clock sinks
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] Via Selection for Estimated Routes (rule default):
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] ----------------------------------------------------------------
[03/15 07:26:12  17712s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/15 07:26:12  17712s] Range                    (Ohm)    (fF)     (fs)     Only
[03/15 07:26:12  17712s] ----------------------------------------------------------------
[03/15 07:26:12  17712s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/15 07:26:12  17712s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/15 07:26:12  17712s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/15 07:26:12  17712s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/15 07:26:12  17712s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/15 07:26:12  17712s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/15 07:26:12  17712s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/15 07:26:12  17712s] ----------------------------------------------------------------
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] No ideal or dont_touch nets found in the clock tree
[03/15 07:26:12  17712s] No dont_touch hnets found in the clock tree
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] Filtering reasons for cell type: buffer
[03/15 07:26:12  17712s] =======================================
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:12  17712s] Clock trees    Power domain    Reason                         Library cells
[03/15 07:26:12  17712s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:12  17712s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/15 07:26:12  17712s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] Filtering reasons for cell type: inverter
[03/15 07:26:12  17712s] =========================================
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:12  17712s] Clock trees    Power domain    Reason                         Library cells
[03/15 07:26:12  17712s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:12  17712s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/15 07:26:12  17712s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] 
[03/15 07:26:12  17712s] Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
[03/15 07:26:12  17712s] CCOpt configuration status: all checks passed.
[03/15 07:26:12  17712s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/15 07:26:12  17712s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/15 07:26:13  17712s]   No exclusion drivers are needed.
[03/15 07:26:13  17712s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/15 07:26:13  17712s] Antenna diode management...
[03/15 07:26:13  17712s]   Found 0 antenna diodes in the clock trees.
[03/15 07:26:13  17712s]   
[03/15 07:26:13  17712s] Antenna diode management done.
[03/15 07:26:13  17712s] Adding driver cells for primary IOs...
[03/15 07:26:13  17712s]   
[03/15 07:26:13  17712s]   ----------------------------------------------------------------------------------------------
[03/15 07:26:13  17712s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/15 07:26:13  17712s]   ----------------------------------------------------------------------------------------------
[03/15 07:26:13  17712s]     (empty table)
[03/15 07:26:13  17712s]   ----------------------------------------------------------------------------------------------
[03/15 07:26:13  17712s]   
[03/15 07:26:13  17712s]   
[03/15 07:26:13  17712s] Adding driver cells for primary IOs done.
[03/15 07:26:13  17712s] Adding driver cell for primary IO roots...
[03/15 07:26:13  17712s] Adding driver cell for primary IO roots done.
[03/15 07:26:13  17712s] Maximizing clock DAG abstraction...
[03/15 07:26:13  17712s] Maximizing clock DAG abstraction done.
[03/15 07:26:13  17712s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.9 real=0:00:06.9)
[03/15 07:26:13  17712s] Synthesizing clock trees...
[03/15 07:26:13  17712s]   Preparing To Balance...
[03/15 07:26:13  17712s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2622.9M
[03/15 07:26:13  17712s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.120, REAL:0.119, MEM:2622.9M
[03/15 07:26:13  17712s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.9M
[03/15 07:26:13  17712s] z: 2, totalTracks: 1
[03/15 07:26:13  17712s] z: 4, totalTracks: 1
[03/15 07:26:13  17712s] z: 6, totalTracks: 1
[03/15 07:26:13  17712s] z: 8, totalTracks: 1
[03/15 07:26:13  17712s] #spOpts: N=65 mergeVia=F 
[03/15 07:26:13  17712s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.9M
[03/15 07:26:13  17712s] OPERPROF:     Starting CMU at level 3, MEM:2622.9M
[03/15 07:26:13  17712s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2622.9M
[03/15 07:26:13  17712s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.109, MEM:2622.9M
[03/15 07:26:13  17712s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2622.9MB).
[03/15 07:26:13  17712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.183, MEM:2622.9M
[03/15 07:26:13  17712s]   Checking for inverting clock gates...
[03/15 07:26:13  17712s]   Checking for inverting clock gates done.
[03/15 07:26:13  17712s]   Merging duplicate siblings in DAG...
[03/15 07:26:13  17712s]     Clock DAG stats before merging:
[03/15 07:26:13  17712s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/15 07:26:13  17712s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/15 07:26:13  17712s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/15 07:26:13  17712s]     Resynthesising clock tree into netlist...
[03/15 07:26:13  17712s]       Reset timing graph...
[03/15 07:26:13  17712s] Ignoring AAE DB Resetting ...
[03/15 07:26:13  17712s]       Reset timing graph done.
[03/15 07:26:13  17712s]     Resynthesising clock tree into netlist done.
[03/15 07:26:13  17712s]     
[03/15 07:26:13  17712s]     Disconnecting clock tree from netlist...
[03/15 07:26:13  17712s]     Disconnecting clock tree from netlist done.
[03/15 07:26:13  17712s]   Merging duplicate siblings in DAG done.
[03/15 07:26:13  17712s]   Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/15 07:26:13  17712s]   CCOpt::Phase::Construction...
[03/15 07:26:13  17712s]   Stage::Clustering...
[03/15 07:26:13  17712s]   Clustering...
[03/15 07:26:13  17712s]     Initialize for clustering...
[03/15 07:26:13  17712s]     Clock DAG stats before clustering:
[03/15 07:26:13  17712s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/15 07:26:13  17712s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/15 07:26:13  17712s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/15 07:26:13  17712s]     Computing max distances from locked parents...
[03/15 07:26:13  17712s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/15 07:26:13  17712s]     Computing max distances from locked parents done.
[03/15 07:26:13  17712s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:26:13  17712s]     Bottom-up phase...
[03/15 07:26:13  17712s]     Clustering clock_tree clk...
[03/15 07:26:14  17714s] End AAE Lib Interpolated Model. (MEM=2613.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:26:17  17716s]         Accumulated time to calculate placeable region: 0
[03/15 07:26:17  17716s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 07:26:17  17717s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 07:26:18  17717s]     Clustering clock_tree clk done.
[03/15 07:26:18  17717s]     Clock DAG stats after bottom-up phase:
[03/15 07:26:18  17717s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:18  17717s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:18  17717s]       hp wire lengths  : top=0.000um, trunk=2932.200um, leaf=9523.900um, total=12456.100um
[03/15 07:26:18  17717s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/15 07:26:18  17717s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:18  17717s]     Bottom-up phase done. (took cpu=0:00:04.8 real=0:00:04.8)
[03/15 07:26:18  17717s]     Legalizing clock trees...
[03/15 07:26:18  17717s]     Resynthesising clock tree into netlist...
[03/15 07:26:18  17717s]       Reset timing graph...
[03/15 07:26:18  17717s] Ignoring AAE DB Resetting ...
[03/15 07:26:18  17717s]       Reset timing graph done.
[03/15 07:26:18  17717s]     Resynthesising clock tree into netlist done.
[03/15 07:26:18  17717s]     Commiting net attributes....
[03/15 07:26:18  17717s]     Commiting net attributes. done.
[03/15 07:26:18  17717s]     Leaving CCOpt scope - ClockRefiner...
[03/15 07:26:18  17717s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2613.4M
[03/15 07:26:18  17718s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.120, REAL:0.121, MEM:2613.4M
[03/15 07:26:18  17718s]     Assigned high priority to 9214 cells.
[03/15 07:26:18  17718s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[03/15 07:26:18  17718s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[03/15 07:26:18  17718s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2613.4M
[03/15 07:26:18  17718s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2613.4M
[03/15 07:26:18  17718s] z: 2, totalTracks: 1
[03/15 07:26:18  17718s] z: 4, totalTracks: 1
[03/15 07:26:18  17718s] z: 6, totalTracks: 1
[03/15 07:26:18  17718s] z: 8, totalTracks: 1
[03/15 07:26:18  17718s] #spOpts: N=65 mergeVia=F 
[03/15 07:26:18  17718s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2613.4M
[03/15 07:26:18  17718s] OPERPROF:       Starting CMU at level 4, MEM:2613.4M
[03/15 07:26:18  17718s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2613.4M
[03/15 07:26:18  17718s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:2613.4M
[03/15 07:26:18  17718s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2613.4MB).
[03/15 07:26:18  17718s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.181, MEM:2613.4M
[03/15 07:26:18  17718s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.180, REAL:0.181, MEM:2613.4M
[03/15 07:26:18  17718s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.16
[03/15 07:26:18  17718s] OPERPROF: Starting RefinePlace at level 1, MEM:2613.4M
[03/15 07:26:18  17718s] *** Starting refinePlace (4:55:18 mem=2613.4M) ***
[03/15 07:26:18  17718s] Total net bbox length = 9.820e+05 (5.198e+05 4.623e+05) (ext = 4.236e+04)
[03/15 07:26:19  17718s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:26:19  17718s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2613.4M
[03/15 07:26:19  17718s] Starting refinePlace ...
[03/15 07:26:19  17718s] ** Cut row section cpu time 0:00:00.0.
[03/15 07:26:19  17718s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 07:26:20  17719s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:01.0, mem=2613.4MB) @(4:55:18 - 4:55:20).
[03/15 07:26:20  17719s] Move report: preRPlace moves 1827 insts, mean move: 1.09 um, max move: 7.40 um
[03/15 07:26:20  17719s] 	Max move on inst (kmem_instance/memory3_reg_123_): (140.20, 452.80) --> (136.40, 449.20)
[03/15 07:26:20  17719s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/15 07:26:20  17719s] wireLenOptFixPriorityInst 9104 inst fixed
[03/15 07:26:20  17719s] 
[03/15 07:26:20  17719s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 07:26:21  17720s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:26:21  17720s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=2613.4MB) @(4:55:20 - 4:55:21).
[03/15 07:26:21  17720s] Move report: Detail placement moves 1827 insts, mean move: 1.09 um, max move: 7.40 um
[03/15 07:26:21  17720s] 	Max move on inst (kmem_instance/memory3_reg_123_): (140.20, 452.80) --> (136.40, 449.20)
[03/15 07:26:21  17720s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2613.4MB
[03/15 07:26:21  17720s] Statistics of distance of Instance movement in refine placement:
[03/15 07:26:21  17720s]   maximum (X+Y) =         7.40 um
[03/15 07:26:21  17720s]   inst (kmem_instance/memory3_reg_123_) with max move: (140.2, 452.8) -> (136.4, 449.2)
[03/15 07:26:21  17720s]   mean    (X+Y) =         1.09 um
[03/15 07:26:21  17720s] Summary Report:
[03/15 07:26:21  17720s] Instances move: 1827 (out of 50871 movable)
[03/15 07:26:21  17720s] Instances flipped: 0
[03/15 07:26:21  17720s] Mean displacement: 1.09 um
[03/15 07:26:21  17720s] Max displacement: 7.40 um (Instance: kmem_instance/memory3_reg_123_) (140.2, 452.8) -> (136.4, 449.2)
[03/15 07:26:21  17720s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/15 07:26:21  17720s] Total instances moved : 1827
[03/15 07:26:21  17720s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.250, REAL:2.241, MEM:2613.4M
[03/15 07:26:21  17720s] Total net bbox length = 9.829e+05 (5.202e+05 4.626e+05) (ext = 4.235e+04)
[03/15 07:26:21  17720s] Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2613.4MB
[03/15 07:26:21  17720s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:03.0, mem=2613.4MB) @(4:55:18 - 4:55:21).
[03/15 07:26:21  17720s] *** Finished refinePlace (4:55:21 mem=2613.4M) ***
[03/15 07:26:21  17720s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.16
[03/15 07:26:21  17720s] OPERPROF: Finished RefinePlace at level 1, CPU:2.390, REAL:2.388, MEM:2613.4M
[03/15 07:26:21  17720s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2613.4M
[03/15 07:26:21  17720s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.120, REAL:0.121, MEM:2613.4M
[03/15 07:26:21  17720s]     Moved 650, flipped 173 and cell swapped 0 of 9214 clock instance(s) during refinement.
[03/15 07:26:21  17720s]     The largest move was 7.4 microns for kmem_instance/memory3_reg_123_.
[03/15 07:26:21  17720s]     Moved 11 and flipped 0 of 110 clock instances (excluding sinks) during refinement
[03/15 07:26:21  17720s]     The largest move for clock insts (excluding sinks) was 7.2 microns. The inst with this movement was CTS_ccl_a_buf_00344
[03/15 07:26:21  17720s]     Moved 639 and flipped 173 of 9104 clock sinks during refinement.
[03/15 07:26:21  17720s]     The largest move for clock sinks was 7.4 microns. The inst with this movement was kmem_instance/memory3_reg_123_
[03/15 07:26:21  17720s]     Revert refine place priority changes on 0 cells.
[03/15 07:26:21  17720s] OPERPROF: Starting DPlace-Init at level 1, MEM:2613.4M
[03/15 07:26:21  17720s] z: 2, totalTracks: 1
[03/15 07:26:21  17720s] z: 4, totalTracks: 1
[03/15 07:26:21  17720s] z: 6, totalTracks: 1
[03/15 07:26:21  17720s] z: 8, totalTracks: 1
[03/15 07:26:21  17720s] #spOpts: N=65 mergeVia=F 
[03/15 07:26:21  17720s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2613.4M
[03/15 07:26:21  17720s] OPERPROF:     Starting CMU at level 3, MEM:2613.4M
[03/15 07:26:21  17720s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2613.4M
[03/15 07:26:21  17720s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.117, MEM:2613.4M
[03/15 07:26:21  17720s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2613.4MB).
[03/15 07:26:21  17720s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.187, MEM:2613.4M
[03/15 07:26:21  17720s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.1 real=0:00:03.1)
[03/15 07:26:21  17720s]     Disconnecting clock tree from netlist...
[03/15 07:26:21  17720s]     Disconnecting clock tree from netlist done.
[03/15 07:26:21  17721s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2613.4M
[03/15 07:26:21  17721s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.120, REAL:0.120, MEM:2613.4M
[03/15 07:26:21  17721s] OPERPROF: Starting DPlace-Init at level 1, MEM:2613.4M
[03/15 07:26:21  17721s] z: 2, totalTracks: 1
[03/15 07:26:21  17721s] z: 4, totalTracks: 1
[03/15 07:26:21  17721s] z: 6, totalTracks: 1
[03/15 07:26:21  17721s] z: 8, totalTracks: 1
[03/15 07:26:21  17721s] #spOpts: N=65 mergeVia=F 
[03/15 07:26:21  17721s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2613.4M
[03/15 07:26:22  17721s] OPERPROF:     Starting CMU at level 3, MEM:2613.4M
[03/15 07:26:22  17721s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2613.4M
[03/15 07:26:22  17721s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.130, MEM:2613.4M
[03/15 07:26:22  17721s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2613.4MB).
[03/15 07:26:22  17721s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.199, MEM:2613.4M
[03/15 07:26:22  17721s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 07:26:22  17721s] End AAE Lib Interpolated Model. (MEM=2613.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:26:22  17721s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:22  17721s]     
[03/15 07:26:22  17721s]     Clock tree legalization - Histogram:
[03/15 07:26:22  17721s]     ====================================
[03/15 07:26:22  17721s]     
[03/15 07:26:22  17721s]     --------------------------------
[03/15 07:26:22  17721s]     Movement (um)    Number of cells
[03/15 07:26:22  17721s]     --------------------------------
[03/15 07:26:22  17721s]     [0.2,0.9)               2
[03/15 07:26:22  17721s]     [0.9,1.6)               0
[03/15 07:26:22  17721s]     [1.6,2.3)               1
[03/15 07:26:22  17721s]     [2.3,3)                 1
[03/15 07:26:22  17721s]     [3,3.7)                 6
[03/15 07:26:22  17721s]     [3.7,4.4)               0
[03/15 07:26:22  17721s]     [4.4,5.1)               0
[03/15 07:26:22  17721s]     [5.1,5.8)               0
[03/15 07:26:22  17721s]     [5.8,6.5)               0
[03/15 07:26:22  17721s]     [6.5,7.2)               1
[03/15 07:26:22  17721s]     --------------------------------
[03/15 07:26:22  17721s]     
[03/15 07:26:22  17721s]     
[03/15 07:26:22  17721s]     Clock tree legalization - Top 10 Movements:
[03/15 07:26:22  17721s]     ===========================================
[03/15 07:26:22  17721s]     
[03/15 07:26:22  17721s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:22  17721s]     Movement (um)    Desired              Achieved             Node
[03/15 07:26:22  17721s]                      location             location             
[03/15 07:26:22  17721s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:22  17721s]          7.2         (139.200,375.400)    (139.200,368.200)    CTS_ccl_a_buf_00344 (a lib_cell CKBD16) at (139.200,368.200), in power domain auto-default
[03/15 07:26:22  17721s]          3.6         (589.400,267.400)    (589.400,263.800)    CTS_ccl_a_buf_00075 (a lib_cell CKBD16) at (589.400,263.800), in power domain auto-default
[03/15 07:26:22  17721s]          3.6         (590.800,267.400)    (590.800,271.000)    CTS_ccl_a_buf_00041 (a lib_cell CKBD16) at (590.800,271.000), in power domain auto-default
[03/15 07:26:22  17721s]          3.6         (140.800,454.600)    (140.800,451.000)    CTS_ccl_a_buf_00163 (a lib_cell CKBD16) at (140.800,451.000), in power domain auto-default
[03/15 07:26:22  17721s]          3.6         (589.400,346.600)    (589.400,343.000)    CTS_ccl_a_buf_00339 (a lib_cell CKBD16) at (589.400,343.000), in power domain auto-default
[03/15 07:26:22  17721s]          3.6         (139.200,375.400)    (139.200,379.000)    CTS_ccl_a_buf_00335 (a lib_cell CKBD16) at (139.200,379.000), in power domain auto-default
[03/15 07:26:22  17721s]          3.6         (89.800,375.400)     (89.800,379.000)     CTS_ccl_a_buf_00331 (a lib_cell CKBD16) at (89.800,379.000), in power domain auto-default
[03/15 07:26:22  17721s]          2.6         (589.400,267.400)    (592.000,267.400)    CTS_ccl_a_buf_00333 (a lib_cell CKBD16) at (592.000,267.400), in power domain auto-default
[03/15 07:26:22  17721s]          1.6         (592.400,429.400)    (594.000,429.400)    CTS_ccl_a_buf_00059 (a lib_cell CKBD16) at (594.000,429.400), in power domain auto-default
[03/15 07:26:22  17721s]          0.8         (89.800,328.600)     (90.600,328.600)     CTS_ccl_a_buf_00173 (a lib_cell CKBD16) at (90.600,328.600), in power domain auto-default
[03/15 07:26:22  17721s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:26:22  17721s]     
[03/15 07:26:22  17721s]     Legalizing clock trees done. (took cpu=0:00:04.0 real=0:00:04.0)
[03/15 07:26:22  17721s]     Clock DAG stats after 'Clustering':
[03/15 07:26:22  17721s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:22  17721s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:22  17721s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:22  17721s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:22  17721s]       wire capacitance : top=0.000pF, trunk=0.666pF, leaf=5.744pF, total=6.409pF
[03/15 07:26:22  17721s]       wire lengths     : top=0.000um, trunk=4292.998um, leaf=33399.538um, total=37692.536um
[03/15 07:26:22  17721s]       hp wire lengths  : top=0.000um, trunk=2956.400um, leaf=9562.600um, total=12519.000um
[03/15 07:26:22  17721s]     Clock DAG net violations after 'Clustering':
[03/15 07:26:22  17721s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[03/15 07:26:22  17721s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/15 07:26:22  17721s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.012ns max=0.094ns {4 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:22  17721s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 77 <= 0.094ns, 17 <= 0.100ns, 2 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 07:26:22  17721s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/15 07:26:22  17721s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:22  17721s]     Primary reporting skew groups after 'Clustering':
[03/15 07:26:22  17721s]       skew_group clk/CON: insertion delay [min=0.363, max=0.457, avg=0.401, sd=0.027], skew [0.094 vs 0.057*], 77.5% {0.363, 0.420} (wid=0.052 ws=0.035) (gid=0.431 gs=0.092)
[03/15 07:26:22  17722s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:22  17722s]           max path sink: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 07:26:22  17722s]     Skew group summary after 'Clustering':
[03/15 07:26:22  17722s]       skew_group clk/CON: insertion delay [min=0.363, max=0.457, avg=0.401, sd=0.027], skew [0.094 vs 0.057*], 77.5% {0.363, 0.420} (wid=0.052 ws=0.035) (gid=0.431 gs=0.092)
[03/15 07:26:22  17722s]     Legalizer API calls during this step: 1625 succeeded with high effort: 1625 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:22  17722s]   Clustering done. (took cpu=0:00:09.2 real=0:00:09.2)
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   Post-Clustering Statistics Report
[03/15 07:26:22  17722s]   =================================
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   Fanout Statistics:
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   ----------------------------------------------------------------------------------------------------------------
[03/15 07:26:22  17722s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/15 07:26:22  17722s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/15 07:26:22  17722s]   ----------------------------------------------------------------------------------------------------------------
[03/15 07:26:22  17722s]   Trunk        14       7.929       1        16        5.441      {5 <= 4, 4 <= 8, 1 <= 12, 4 <= 16}
[03/15 07:26:22  17722s]   Leaf         98      92.898      59       100       11.709      {5 <= 67, 7 <= 76, 14 <= 85, 3 <= 94, 69 <= 103}
[03/15 07:26:22  17722s]   ----------------------------------------------------------------------------------------------------------------
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   Clustering Failure Statistics:
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   ----------------------------------------------------------
[03/15 07:26:22  17722s]   Net Type    Clusters    Clusters    Net Skew    Transition
[03/15 07:26:22  17722s]               Tried       Failed      Failures    Failures
[03/15 07:26:22  17722s]   ----------------------------------------------------------
[03/15 07:26:22  17722s]   Trunk          30          13          8            13
[03/15 07:26:22  17722s]   Leaf          145          22          0            22
[03/15 07:26:22  17722s]   ----------------------------------------------------------
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   Clustering Partition Statistics:
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   --------------------------------------------------------------------------------------
[03/15 07:26:22  17722s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[03/15 07:26:22  17722s]               Fraction    Fraction    Count        Size        Size    Size    Size
[03/15 07:26:22  17722s]   --------------------------------------------------------------------------------------
[03/15 07:26:22  17722s]   Trunk        0.500       0.500          4          27.250       4      71      31.373
[03/15 07:26:22  17722s]   Leaf         1.000       0.000          2        4552.000    2048    7056    3541.191
[03/15 07:26:22  17722s]   --------------------------------------------------------------------------------------
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   
[03/15 07:26:22  17722s]   Looking for fanout violations...
[03/15 07:26:22  17722s]   Looking for fanout violations done.
[03/15 07:26:22  17722s]   CongRepair After Initial Clustering...
[03/15 07:26:23  17722s]   Reset timing graph...
[03/15 07:26:23  17722s] Ignoring AAE DB Resetting ...
[03/15 07:26:23  17722s]   Reset timing graph done.
[03/15 07:26:23  17722s]   Leaving CCOpt scope - Early Global Route...
[03/15 07:26:23  17722s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2613.4M
[03/15 07:26:23  17722s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2613.4M
[03/15 07:26:23  17722s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:2608.9M
[03/15 07:26:23  17722s] All LLGs are deleted
[03/15 07:26:23  17722s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2608.9M
[03/15 07:26:23  17722s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2608.9M
[03/15 07:26:23  17722s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.130, REAL:0.130, MEM:2608.9M
[03/15 07:26:23  17722s]   Clock implementation routing...
[03/15 07:26:23  17722s] Net route status summary:
[03/15 07:26:23  17722s]   Clock:       111 (unrouted=111, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:23  17722s]   Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:23  17722s]     Routing using eGR only...
[03/15 07:26:23  17722s]       Early Global Route - eGR->NR step...
[03/15 07:26:23  17722s] (ccopt eGR): There are 111 nets for routing of which 111 have one or more fixed wires.
[03/15 07:26:23  17722s] (ccopt eGR): Start to route 111 all nets
[03/15 07:26:23  17722s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17722s] (I)       Started Loading and Dumping File ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17722s] (I)       Reading DB...
[03/15 07:26:23  17722s] (I)       Read data from FE... (mem=2608.9M)
[03/15 07:26:23  17722s] (I)       Read nodes and places... (mem=2608.9M)
[03/15 07:26:23  17722s] (I)       Done Read nodes and places (cpu=0.070s, mem=2608.9M)
[03/15 07:26:23  17722s] (I)       Read nets... (mem=2608.9M)
[03/15 07:26:23  17723s] (I)       Done Read nets (cpu=0.180s, mem=2608.9M)
[03/15 07:26:23  17723s] (I)       Done Read data from FE (cpu=0.250s, mem=2608.9M)
[03/15 07:26:23  17723s] (I)       before initializing RouteDB syMemory usage = 2608.9 MB
[03/15 07:26:23  17723s] (I)       Clean congestion better: true
[03/15 07:26:23  17723s] (I)       Estimate vias on DPT layer: true
[03/15 07:26:23  17723s] (I)       Clean congestion LA rounds: 5
[03/15 07:26:23  17723s] (I)       Layer constraints as soft constraints: true
[03/15 07:26:23  17723s] (I)       Soft top layer         : true
[03/15 07:26:23  17723s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/15 07:26:23  17723s] (I)       Better NDR handling    : true
[03/15 07:26:23  17723s] (I)       Routing cost fix for NDR handling: true
[03/15 07:26:23  17723s] (I)       Update initial WL after Phase 1a: true
[03/15 07:26:23  17723s] (I)       Block tracks for preroutes: true
[03/15 07:26:23  17723s] (I)       Assign IRoute by net group key: true
[03/15 07:26:23  17723s] (I)       Block unroutable channels: true
[03/15 07:26:23  17723s] (I)       Block unroutable channel fix: true
[03/15 07:26:23  17723s] (I)       Block unroutable channels 3D: true
[03/15 07:26:23  17723s] (I)       Check blockage within NDR space in TA: true
[03/15 07:26:23  17723s] (I)       Handle EOL spacing     : true
[03/15 07:26:23  17723s] (I)       Honor MSV route constraint: false
[03/15 07:26:23  17723s] (I)       Maximum routing layer  : 127
[03/15 07:26:23  17723s] (I)       Minimum routing layer  : 2
[03/15 07:26:23  17723s] (I)       Supply scale factor H  : 1.00
[03/15 07:26:23  17723s] (I)       Supply scale factor V  : 1.00
[03/15 07:26:23  17723s] (I)       Tracks used by clock wire: 0
[03/15 07:26:23  17723s] (I)       Reverse direction      : 
[03/15 07:26:23  17723s] (I)       Honor partition pin guides: true
[03/15 07:26:23  17723s] (I)       Route selected nets only: true
[03/15 07:26:23  17723s] (I)       Route secondary PG pins: false
[03/15 07:26:23  17723s] (I)       Second PG max fanout   : 2147483647
[03/15 07:26:23  17723s] (I)       Refine MST             : true
[03/15 07:26:23  17723s] (I)       Honor PRL              : true
[03/15 07:26:23  17723s] (I)       Strong congestion aware: true
[03/15 07:26:23  17723s] (I)       Improved initial location for IRoutes: true
[03/15 07:26:23  17723s] (I)       Multi panel TA         : true
[03/15 07:26:23  17723s] (I)       Penalize wire overlap  : true
[03/15 07:26:23  17723s] (I)       Expand small instance blockage: true
[03/15 07:26:23  17723s] (I)       Reduce via in TA       : true
[03/15 07:26:23  17723s] (I)       SS-aware routing       : true
[03/15 07:26:23  17723s] (I)       Improve tree edge sharing: true
[03/15 07:26:23  17723s] (I)       Improve 2D via estimation: true
[03/15 07:26:23  17723s] (I)       Refine Steiner tree    : true
[03/15 07:26:23  17723s] (I)       Build spine tree       : true
[03/15 07:26:23  17723s] (I)       Model pass through capacity: true
[03/15 07:26:23  17723s] (I)       Extend blockages by a half GCell: true
[03/15 07:26:23  17723s] (I)       Partial layer blockage modeling: true
[03/15 07:26:23  17723s] (I)       Consider pin shapes    : true
[03/15 07:26:23  17723s] (I)       Consider pin shapes for all nodes: true
[03/15 07:26:23  17723s] (I)       Consider NR APA        : true
[03/15 07:26:23  17723s] (I)       Consider IO pin shape  : true
[03/15 07:26:23  17723s] (I)       Fix pin connection bug : true
[03/15 07:26:23  17723s] (I)       Consider layer RC for local wires: true
[03/15 07:26:23  17723s] (I)       LA-aware pin escape length: 2
[03/15 07:26:23  17723s] (I)       Split for must join    : true
[03/15 07:26:23  17723s] (I)       Route guide main branches file: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgfbGqTfc.trunk.1
[03/15 07:26:23  17723s] (I)       Route guide min downstream WL type: SUBTREE
[03/15 07:26:23  17723s] (I)       Routing effort level   : 10000
[03/15 07:26:23  17723s] (I)       Special modeling for N7: 0
[03/15 07:26:23  17723s] (I)       Special modeling for N6: 0
[03/15 07:26:23  17723s] (I)       N3 special modeling    : 0
[03/15 07:26:23  17723s] (I)       Special modeling for N5 v6: 0
[03/15 07:26:23  17723s] (I)       Special settings for S3: 0
[03/15 07:26:23  17723s] (I)       Special settings for S4: 0
[03/15 07:26:23  17723s] (I)       Special settings for S5 v2: 0
[03/15 07:26:23  17723s] (I)       Special settings for S7: 0
[03/15 07:26:23  17723s] (I)       Special settings for S8: 0
[03/15 07:26:23  17723s] (I)       Prefer layer length threshold: 8
[03/15 07:26:23  17723s] (I)       Overflow penalty cost  : 10
[03/15 07:26:23  17723s] (I)       A-star cost            : 0.30
[03/15 07:26:23  17723s] (I)       Misalignment cost      : 10.00
[03/15 07:26:23  17723s] (I)       Threshold for short IRoute: 6
[03/15 07:26:23  17723s] (I)       Via cost during post routing: 1.00
[03/15 07:26:23  17723s] (I)       source-to-sink ratio   : 0.30
[03/15 07:26:23  17723s] (I)       Scenic ratio bound     : 3.00
[03/15 07:26:23  17723s] (I)       Segment layer relax scenic ratio: 1.25
[03/15 07:26:23  17723s] (I)       Source-sink aware LA ratio: 0.50
[03/15 07:26:23  17723s] (I)       PG-aware similar topology routing: true
[03/15 07:26:23  17723s] (I)       Maze routing via cost fix: true
[03/15 07:26:23  17723s] (I)       Apply PRL on PG terms  : true
[03/15 07:26:23  17723s] (I)       Apply PRL on obs objects: true
[03/15 07:26:23  17723s] (I)       Handle range-type spacing rules: true
[03/15 07:26:23  17723s] (I)       Apply function for special wires: true
[03/15 07:26:23  17723s] (I)       Layer by layer blockage reading: true
[03/15 07:26:23  17723s] (I)       Offset calculation fix : true
[03/15 07:26:23  17723s] (I)       Parallel spacing query fix: true
[03/15 07:26:23  17723s] (I)       Force source to root IR: true
[03/15 07:26:23  17723s] (I)       Layer Weights          : L2:4 L3:2.5
[03/15 07:26:23  17723s] (I)       Route stripe layer range: 
[03/15 07:26:23  17723s] (I)       Honor partition fences : 
[03/15 07:26:23  17723s] (I)       Honor partition pin    : 
[03/15 07:26:23  17723s] (I)       Honor partition fences with feedthrough: 
[03/15 07:26:23  17723s] (I)       Do not relax to DPT layer: true
[03/15 07:26:23  17723s] (I)       Pass through capacity modeling: true
[03/15 07:26:23  17723s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 07:26:23  17723s] (I)       Use row-based GCell size
[03/15 07:26:23  17723s] (I)       Use row-based GCell align
[03/15 07:26:23  17723s] (I)       GCell unit size   : 3600
[03/15 07:26:23  17723s] (I)       GCell multiplier  : 1
[03/15 07:26:23  17723s] (I)       GCell row height  : 3600
[03/15 07:26:23  17723s] (I)       Actual row height : 3600
[03/15 07:26:23  17723s] (I)       GCell align ref   : 20000 20000
[03/15 07:26:23  17723s] [NR-eGR] Track table information for default rule: 
[03/15 07:26:23  17723s] [NR-eGR] M1 has no routable track
[03/15 07:26:23  17723s] [NR-eGR] M2 has single uniform track structure
[03/15 07:26:23  17723s] [NR-eGR] M3 has single uniform track structure
[03/15 07:26:23  17723s] [NR-eGR] M4 has single uniform track structure
[03/15 07:26:23  17723s] [NR-eGR] M5 has single uniform track structure
[03/15 07:26:23  17723s] [NR-eGR] M6 has single uniform track structure
[03/15 07:26:23  17723s] [NR-eGR] M7 has single uniform track structure
[03/15 07:26:23  17723s] [NR-eGR] M8 has single uniform track structure
[03/15 07:26:23  17723s] (I)       ===========================================================================
[03/15 07:26:23  17723s] (I)       == Report All Rule Vias ==
[03/15 07:26:23  17723s] (I)       ===========================================================================
[03/15 07:26:23  17723s] (I)        Via Rule : (Default)
[03/15 07:26:23  17723s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 07:26:23  17723s] (I)       ---------------------------------------------------------------------------
[03/15 07:26:23  17723s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/15 07:26:23  17723s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 07:26:23  17723s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 07:26:23  17723s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 07:26:23  17723s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/15 07:26:23  17723s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/15 07:26:23  17723s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/15 07:26:23  17723s] (I)        8    0 : ---                         0 : ---                      
[03/15 07:26:23  17723s] (I)       ===========================================================================
[03/15 07:26:23  17723s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] [NR-eGR] Read 696 PG shapes
[03/15 07:26:23  17723s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] [NR-eGR] #Routing Blockages  : 0
[03/15 07:26:23  17723s] [NR-eGR] #Instance Blockages : 0
[03/15 07:26:23  17723s] [NR-eGR] #PG Blockages       : 696
[03/15 07:26:23  17723s] [NR-eGR] #Bump Blockages     : 0
[03/15 07:26:23  17723s] [NR-eGR] #Boundary Blockages : 0
[03/15 07:26:23  17723s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 07:26:23  17723s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 07:26:23  17723s] (I)       readDataFromPlaceDB
[03/15 07:26:23  17723s] (I)       Read net information..
[03/15 07:26:23  17723s] [NR-eGR] Read numTotalNets=54678  numIgnoredNets=54567
[03/15 07:26:23  17723s] (I)       Read testcase time = 0.000 seconds
[03/15 07:26:23  17723s] 
[03/15 07:26:23  17723s] [NR-eGR] Connected 0 must-join pins/ports
[03/15 07:26:23  17723s] (I)       early_global_route_priority property id does not exist.
[03/15 07:26:23  17723s] (I)       Start initializing grid graph
[03/15 07:26:23  17723s] (I)       End initializing grid graph
[03/15 07:26:23  17723s] (I)       Model blockages into capacity
[03/15 07:26:23  17723s] (I)       Read Num Blocks=696  Num Prerouted Wires=0  Num CS=0
[03/15 07:26:23  17723s] (I)       Started Modeling ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Modeling Layer 1 ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Modeling Layer 2 ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[03/15 07:26:23  17723s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Modeling Layer 3 ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[03/15 07:26:23  17723s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Modeling Layer 4 ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Layer 3 (V) : #blockages 180 : #preroutes 0
[03/15 07:26:23  17723s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Modeling Layer 5 ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:23  17723s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Modeling Layer 6 ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:23  17723s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Modeling Layer 7 ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:23  17723s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Modeling Layer 8 ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:23  17723s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       -- layer congestion ratio --
[03/15 07:26:23  17723s] (I)       Layer 1 : 0.100000
[03/15 07:26:23  17723s] (I)       Layer 2 : 0.700000
[03/15 07:26:23  17723s] (I)       Layer 3 : 0.700000
[03/15 07:26:23  17723s] (I)       Layer 4 : 1.000000
[03/15 07:26:23  17723s] (I)       Layer 5 : 1.000000
[03/15 07:26:23  17723s] (I)       Layer 6 : 1.000000
[03/15 07:26:23  17723s] (I)       Layer 7 : 1.000000
[03/15 07:26:23  17723s] (I)       Layer 8 : 1.000000
[03/15 07:26:23  17723s] (I)       ----------------------------
[03/15 07:26:23  17723s] (I)       Moved 0 terms for better access 
[03/15 07:26:23  17723s] (I)       Number of ignored nets = 0
[03/15 07:26:23  17723s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 07:26:23  17723s] (I)       Number of clock nets = 111.  Ignored: No
[03/15 07:26:23  17723s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 07:26:23  17723s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 07:26:23  17723s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 07:26:23  17723s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 07:26:23  17723s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 07:26:23  17723s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 07:26:23  17723s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 07:26:23  17723s] [NR-eGR] There are 111 clock nets ( 111 with NDR ).
[03/15 07:26:23  17723s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2608.9 MB
[03/15 07:26:23  17723s] (I)       Ndr track 0 does not exist
[03/15 07:26:23  17723s] (I)       Ndr track 0 does not exist
[03/15 07:26:23  17723s] (I)       Layer1  viaCost=300.00
[03/15 07:26:23  17723s] (I)       Layer2  viaCost=100.00
[03/15 07:26:23  17723s] (I)       Layer3  viaCost=100.00
[03/15 07:26:23  17723s] (I)       Layer4  viaCost=100.00
[03/15 07:26:23  17723s] (I)       Layer5  viaCost=100.00
[03/15 07:26:23  17723s] (I)       Layer6  viaCost=200.00
[03/15 07:26:23  17723s] (I)       Layer7  viaCost=100.00
[03/15 07:26:23  17723s] (I)       ---------------------Grid Graph Info--------------------
[03/15 07:26:23  17723s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 07:26:23  17723s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 07:26:23  17723s] (I)       Site width          :   400  (dbu)
[03/15 07:26:23  17723s] (I)       Row height          :  3600  (dbu)
[03/15 07:26:23  17723s] (I)       GCell row height    :  3600  (dbu)
[03/15 07:26:23  17723s] (I)       GCell width         :  3600  (dbu)
[03/15 07:26:23  17723s] (I)       GCell height        :  3600  (dbu)
[03/15 07:26:23  17723s] (I)       Grid                :   359   358     8
[03/15 07:26:23  17723s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 07:26:23  17723s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 07:26:23  17723s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 07:26:23  17723s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 07:26:23  17723s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 07:26:23  17723s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:23  17723s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:23  17723s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 07:26:23  17723s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 07:26:23  17723s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 07:26:23  17723s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 07:26:23  17723s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 07:26:23  17723s] (I)       --------------------------------------------------------
[03/15 07:26:23  17723s] 
[03/15 07:26:23  17723s] [NR-eGR] ============ Routing rule table ============
[03/15 07:26:23  17723s] [NR-eGR] Rule id: 0  Nets: 111 
[03/15 07:26:23  17723s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 07:26:23  17723s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 07:26:23  17723s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 07:26:23  17723s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:23  17723s] [NR-eGR] Rule id: 1  Nets: 0 
[03/15 07:26:23  17723s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 07:26:23  17723s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 07:26:23  17723s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:23  17723s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:23  17723s] [NR-eGR] ========================================
[03/15 07:26:23  17723s] [NR-eGR] 
[03/15 07:26:23  17723s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 07:26:23  17723s] (I)       blocked tracks on layer2 : = 31524 / 1158130 (2.72%)
[03/15 07:26:23  17723s] (I)       blocked tracks on layer3 : = 1736 / 1156698 (0.15%)
[03/15 07:26:23  17723s] (I)       blocked tracks on layer4 : = 110876 / 1158130 (9.57%)
[03/15 07:26:23  17723s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 07:26:23  17723s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 07:26:23  17723s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 07:26:23  17723s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 07:26:23  17723s] (I)       After initializing earlyGlobalRoute syMemory usage = 2608.9 MB
[03/15 07:26:23  17723s] (I)       Finished Loading and Dumping File ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Started Global Routing ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       ============= Initialization =============
[03/15 07:26:23  17723s] (I)       totalPins=9325  totalGlobalPin=9257 (99.27%)
[03/15 07:26:23  17723s] (I)       Started Build MST ( Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       Generate topology with single threads
[03/15 07:26:23  17723s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:23  17723s] (I)       total 2D Cap : 2202635 = (1155215 H, 1047420 V)
[03/15 07:26:23  17723s] [NR-eGR] Layer group 1: route 111 net(s) in layer range [3, 4]
[03/15 07:26:23  17723s] (I)       ============  Phase 1a Route ============
[03/15 07:26:23  17723s] (I)       Started Phase 1a ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 98
[03/15 07:26:24  17723s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 20004 = (9180 H, 10824 V) = (0.79% H, 1.03% V) = (1.652e+04um H, 1.948e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1b Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1b ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 20004 = (9180 H, 10824 V) = (0.79% H, 1.03% V) = (1.652e+04um H, 1.948e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.29% V. EstWL: 3.600720e+04um
[03/15 07:26:24  17723s] (I)       ============  Phase 1c Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1c ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Level2 Grid: 72 x 72
[03/15 07:26:24  17723s] (I)       Started Two Level Routing ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 20006 = (9182 H, 10824 V) = (0.79% H, 1.03% V) = (1.653e+04um H, 1.948e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1d Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1d ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 20191 = (9370 H, 10821 V) = (0.81% H, 1.03% V) = (1.687e+04um H, 1.948e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1e Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1e ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 20191 = (9370 H, 10821 V) = (0.81% H, 1.03% V) = (1.687e+04um H, 1.948e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.634380e+04um
[03/15 07:26:24  17723s] [NR-eGR] 
[03/15 07:26:24  17723s] (I)       ============  Phase 1f Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1f ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 20194 = (9379 H, 10815 V) = (0.81% H, 1.03% V) = (1.688e+04um H, 1.947e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1g Route ============
[03/15 07:26:24  17723s] (I)       Started Post Routing ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Post Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 20064 = (9307 H, 10757 V) = (0.81% H, 1.03% V) = (1.675e+04um H, 1.936e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       numNets=111  numFullyRipUpNets=81  numPartialRipUpNets=81 routedWL=5210
[03/15 07:26:24  17723s] [NR-eGR] Create a new net group with 81 nets and layer range [3, 6]
[03/15 07:26:24  17723s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Running layer assignment with 1 threads
[03/15 07:26:24  17723s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Started Build MST ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Generate topology with single threads
[03/15 07:26:24  17723s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       total 2D Cap : 4517481 = (2311931 H, 2205550 V)
[03/15 07:26:24  17723s] [NR-eGR] Layer group 2: route 81 net(s) in layer range [3, 6]
[03/15 07:26:24  17723s] (I)       ============  Phase 1a Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1a ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 34750 = (15966 H, 18784 V) = (0.69% H, 0.85% V) = (2.874e+04um H, 3.381e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1b Route ============
[03/15 07:26:24  17723s] (I)       Usage: 34750 = (15966 H, 18784 V) = (0.69% H, 0.85% V) = (2.874e+04um H, 3.381e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.255000e+04um
[03/15 07:26:24  17723s] (I)       ============  Phase 1c Route ============
[03/15 07:26:24  17723s] (I)       Usage: 34750 = (15966 H, 18784 V) = (0.69% H, 0.85% V) = (2.874e+04um H, 3.381e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1d Route ============
[03/15 07:26:24  17723s] (I)       Usage: 34750 = (15966 H, 18784 V) = (0.69% H, 0.85% V) = (2.874e+04um H, 3.381e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1e Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1e ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 34750 = (15966 H, 18784 V) = (0.69% H, 0.85% V) = (2.874e+04um H, 3.381e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.255000e+04um
[03/15 07:26:24  17723s] [NR-eGR] 
[03/15 07:26:24  17723s] (I)       ============  Phase 1f Route ============
[03/15 07:26:24  17723s] (I)       Usage: 34750 = (15966 H, 18784 V) = (0.69% H, 0.85% V) = (2.874e+04um H, 3.381e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1g Route ============
[03/15 07:26:24  17723s] (I)       Started Post Routing ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 34698 = (15988 H, 18710 V) = (0.69% H, 0.85% V) = (2.878e+04um H, 3.368e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       numNets=81  numFullyRipUpNets=62  numPartialRipUpNets=62 routedWL=3352
[03/15 07:26:24  17723s] [NR-eGR] Create a new net group with 62 nets and layer range [3, 8]
[03/15 07:26:24  17723s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Running layer assignment with 1 threads
[03/15 07:26:24  17723s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Started Build MST ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Generate topology with single threads
[03/15 07:26:24  17723s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       total 2D Cap : 5096099 = (2601285 H, 2494814 V)
[03/15 07:26:24  17723s] [NR-eGR] Layer group 3: route 62 net(s) in layer range [3, 8]
[03/15 07:26:24  17723s] (I)       ============  Phase 1a Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1a ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 46027 = (21117 H, 24910 V) = (0.81% H, 1.00% V) = (3.801e+04um H, 4.484e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1b Route ============
[03/15 07:26:24  17723s] (I)       Usage: 46027 = (21117 H, 24910 V) = (0.81% H, 1.00% V) = (3.801e+04um H, 4.484e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.284860e+04um
[03/15 07:26:24  17723s] (I)       ============  Phase 1c Route ============
[03/15 07:26:24  17723s] (I)       Usage: 46027 = (21117 H, 24910 V) = (0.81% H, 1.00% V) = (3.801e+04um H, 4.484e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1d Route ============
[03/15 07:26:24  17723s] (I)       Usage: 46027 = (21117 H, 24910 V) = (0.81% H, 1.00% V) = (3.801e+04um H, 4.484e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1e Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1e ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 46027 = (21117 H, 24910 V) = (0.81% H, 1.00% V) = (3.801e+04um H, 4.484e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.284860e+04um
[03/15 07:26:24  17723s] [NR-eGR] 
[03/15 07:26:24  17723s] (I)       ============  Phase 1f Route ============
[03/15 07:26:24  17723s] (I)       Usage: 46027 = (21117 H, 24910 V) = (0.81% H, 1.00% V) = (3.801e+04um H, 4.484e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1g Route ============
[03/15 07:26:24  17723s] (I)       Started Post Routing ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 45983 = (21128 H, 24855 V) = (0.81% H, 1.00% V) = (3.803e+04um H, 4.474e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       numNets=62  numFullyRipUpNets=0  numPartialRipUpNets=26 routedWL=6581
[03/15 07:26:24  17723s] [NR-eGR] Create a new net group with 26 nets and layer range [2, 8]
[03/15 07:26:24  17723s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Running layer assignment with 1 threads
[03/15 07:26:24  17723s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Started Build MST ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Generate topology with single threads
[03/15 07:26:24  17723s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       total 2D Cap : 6223408 = (2601285 H, 3622123 V)
[03/15 07:26:24  17723s] [NR-eGR] Layer group 4: route 26 net(s) in layer range [2, 8]
[03/15 07:26:24  17723s] (I)       ============  Phase 1a Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1a ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 55334 = (25504 H, 29830 V) = (0.98% H, 0.82% V) = (4.591e+04um H, 5.369e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1b Route ============
[03/15 07:26:24  17723s] (I)       Usage: 55334 = (25504 H, 29830 V) = (0.98% H, 0.82% V) = (4.591e+04um H, 5.369e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.960120e+04um
[03/15 07:26:24  17723s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 07:26:24  17723s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 07:26:24  17723s] (I)       ============  Phase 1c Route ============
[03/15 07:26:24  17723s] (I)       Usage: 55334 = (25504 H, 29830 V) = (0.98% H, 0.82% V) = (4.591e+04um H, 5.369e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1d Route ============
[03/15 07:26:24  17723s] (I)       Usage: 55334 = (25504 H, 29830 V) = (0.98% H, 0.82% V) = (4.591e+04um H, 5.369e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1e Route ============
[03/15 07:26:24  17723s] (I)       Started Phase 1e ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 55334 = (25504 H, 29830 V) = (0.98% H, 0.82% V) = (4.591e+04um H, 5.369e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.960120e+04um
[03/15 07:26:24  17723s] [NR-eGR] 
[03/15 07:26:24  17723s] (I)       ============  Phase 1f Route ============
[03/15 07:26:24  17723s] (I)       Usage: 55334 = (25504 H, 29830 V) = (0.98% H, 0.82% V) = (4.591e+04um H, 5.369e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       ============  Phase 1g Route ============
[03/15 07:26:24  17723s] (I)       Started Post Routing ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Usage: 55320 = (25502 H, 29818 V) = (0.98% H, 0.82% V) = (4.590e+04um H, 5.367e+04um V)
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Running layer assignment with 1 threads
[03/15 07:26:24  17723s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       
[03/15 07:26:24  17723s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 07:26:24  17723s] [NR-eGR]                        OverCon            
[03/15 07:26:24  17723s] [NR-eGR]                         #Gcell     %Gcell
[03/15 07:26:24  17723s] [NR-eGR]       Layer                (2)    OverCon 
[03/15 07:26:24  17723s] [NR-eGR] ----------------------------------------------
[03/15 07:26:24  17723s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:24  17723s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:24  17723s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:24  17723s] [NR-eGR]      M4  (4)        13( 0.01%)   ( 0.01%) 
[03/15 07:26:24  17723s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:24  17723s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:24  17723s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:24  17723s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:24  17723s] [NR-eGR] ----------------------------------------------
[03/15 07:26:24  17723s] [NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[03/15 07:26:24  17723s] [NR-eGR] 
[03/15 07:26:24  17723s] (I)       Finished Global Routing ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       total 2D Cap : 6223519 = (2601349 H, 3622170 V)
[03/15 07:26:24  17723s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 07:26:24  17723s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 07:26:24  17723s] (I)       ============= track Assignment ============
[03/15 07:26:24  17723s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Started Greedy Track Assignment ( Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 07:26:24  17723s] (I)       Running track assignment with 1 threads
[03/15 07:26:24  17723s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] (I)       Run Multi-thread track assignment
[03/15 07:26:24  17723s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2608.95 MB )
[03/15 07:26:24  17723s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:24  17723s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183678
[03/15 07:26:24  17723s] [NR-eGR]     M2  (2V) length: 3.464844e+05um, number of vias: 251246
[03/15 07:26:24  17723s] [NR-eGR]     M3  (3H) length: 4.148899e+05um, number of vias: 25782
[03/15 07:26:24  17723s] [NR-eGR]     M4  (4V) length: 1.436707e+05um, number of vias: 12126
[03/15 07:26:24  17723s] [NR-eGR]     M5  (5H) length: 1.148077e+05um, number of vias: 8602
[03/15 07:26:24  17723s] [NR-eGR]     M6  (6V) length: 1.298086e+04um, number of vias: 7979
[03/15 07:26:24  17723s] [NR-eGR]     M7  (7H) length: 6.294010e+04um, number of vias: 9460
[03/15 07:26:24  17723s] [NR-eGR]     M8  (8V) length: 4.049712e+04um, number of vias: 0
[03/15 07:26:24  17723s] [NR-eGR] Total length: 1.136271e+06um, number of vias: 498873
[03/15 07:26:24  17723s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:24  17723s] [NR-eGR] Total eGR-routed clock nets wire length: 3.722470e+04um 
[03/15 07:26:24  17723s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:24  17723s] [NR-eGR] Report for selected net(s) only.
[03/15 07:26:24  17723s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9324
[03/15 07:26:24  17723s] [NR-eGR]     M2  (2V) length: 8.430800e+03um, number of vias: 10933
[03/15 07:26:24  17723s] [NR-eGR]     M3  (3H) length: 1.623260e+04um, number of vias: 4817
[03/15 07:26:24  17723s] [NR-eGR]     M4  (4V) length: 1.097320e+04um, number of vias: 402
[03/15 07:26:24  17723s] [NR-eGR]     M5  (5H) length: 1.127100e+03um, number of vias: 197
[03/15 07:26:24  17723s] [NR-eGR]     M6  (6V) length: 4.610000e+02um, number of vias: 0
[03/15 07:26:24  17723s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/15 07:26:24  17723s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/15 07:26:24  17723s] [NR-eGR] Total length: 3.722470e+04um, number of vias: 25673
[03/15 07:26:24  17723s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:24  17723s] [NR-eGR] Total routed clock nets wire length: 3.722470e+04um, number of vias: 25673
[03/15 07:26:24  17723s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:24  17723s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.22 sec, Real: 1.24 sec, Curr Mem: 2555.95 MB )
[03/15 07:26:24  17724s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgfbGqTfc
[03/15 07:26:24  17724s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/15 07:26:24  17724s]     Routing using eGR only done.
[03/15 07:26:24  17724s] Net route status summary:
[03/15 07:26:24  17724s]   Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=111, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:24  17724s]   Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:24  17724s] 
[03/15 07:26:24  17724s] CCOPT: Done with clock implementation routing.
[03/15 07:26:24  17724s] 
[03/15 07:26:24  17724s]   Clock implementation routing done.
[03/15 07:26:24  17724s]   Fixed 111 wires.
[03/15 07:26:24  17724s]   CCOpt: Starting congestion repair using flow wrapper...
[03/15 07:26:24  17724s]     Congestion Repair...
[03/15 07:26:24  17724s] 
[03/15 07:26:24  17724s] Starting congRepair ...
[03/15 07:26:24  17724s] User Input Parameters:
[03/15 07:26:24  17724s] - Congestion Driven    : On
[03/15 07:26:24  17724s] - Timing Driven        : Off
[03/15 07:26:24  17724s] - Area-Violation Based : On
[03/15 07:26:24  17724s] - Start Rollback Level : -5
[03/15 07:26:24  17724s] - Legalized            : On
[03/15 07:26:24  17724s] - Window Based         : Off
[03/15 07:26:24  17724s] - eDen incr mode       : Off
[03/15 07:26:24  17724s] - Small incr mode      : Off
[03/15 07:26:24  17724s] 
[03/15 07:26:24  17724s] Collecting buffer chain nets ...
[03/15 07:26:24  17724s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2555.9M
[03/15 07:26:24  17724s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.022, MEM:2555.9M
[03/15 07:26:24  17724s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2555.9M
[03/15 07:26:24  17724s] Starting Early Global Route congestion estimation: mem = 2555.9M
[03/15 07:26:24  17724s] (I)       Started Loading and Dumping File ( Curr Mem: 2555.95 MB )
[03/15 07:26:24  17724s] (I)       Reading DB...
[03/15 07:26:24  17724s] (I)       Read data from FE... (mem=2555.9M)
[03/15 07:26:24  17724s] (I)       Read nodes and places... (mem=2555.9M)
[03/15 07:26:25  17724s] (I)       Done Read nodes and places (cpu=0.070s, mem=2570.8M)
[03/15 07:26:25  17724s] (I)       Read nets... (mem=2570.8M)
[03/15 07:26:25  17724s] (I)       Done Read nets (cpu=0.200s, mem=2586.3M)
[03/15 07:26:25  17724s] (I)       Done Read data from FE (cpu=0.270s, mem=2586.3M)
[03/15 07:26:25  17724s] (I)       before initializing RouteDB syMemory usage = 2586.3 MB
[03/15 07:26:25  17724s] (I)       Honor MSV route constraint: false
[03/15 07:26:25  17724s] (I)       Maximum routing layer  : 127
[03/15 07:26:25  17724s] (I)       Minimum routing layer  : 2
[03/15 07:26:25  17724s] (I)       Supply scale factor H  : 1.00
[03/15 07:26:25  17724s] (I)       Supply scale factor V  : 1.00
[03/15 07:26:25  17724s] (I)       Tracks used by clock wire: 0
[03/15 07:26:25  17724s] (I)       Reverse direction      : 
[03/15 07:26:25  17724s] (I)       Honor partition pin guides: true
[03/15 07:26:25  17724s] (I)       Route selected nets only: false
[03/15 07:26:25  17724s] (I)       Route secondary PG pins: false
[03/15 07:26:25  17724s] (I)       Second PG max fanout   : 2147483647
[03/15 07:26:25  17724s] (I)       Apply function for special wires: true
[03/15 07:26:25  17724s] (I)       Layer by layer blockage reading: true
[03/15 07:26:25  17724s] (I)       Offset calculation fix : true
[03/15 07:26:25  17724s] (I)       Route stripe layer range: 
[03/15 07:26:25  17724s] (I)       Honor partition fences : 
[03/15 07:26:25  17724s] (I)       Honor partition pin    : 
[03/15 07:26:25  17724s] (I)       Honor partition fences with feedthrough: 
[03/15 07:26:25  17724s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 07:26:25  17724s] (I)       Use row-based GCell size
[03/15 07:26:25  17724s] (I)       Use row-based GCell align
[03/15 07:26:25  17724s] (I)       GCell unit size   : 3600
[03/15 07:26:25  17724s] (I)       GCell multiplier  : 1
[03/15 07:26:25  17724s] (I)       GCell row height  : 3600
[03/15 07:26:25  17724s] (I)       Actual row height : 3600
[03/15 07:26:25  17724s] (I)       GCell align ref   : 20000 20000
[03/15 07:26:25  17724s] [NR-eGR] Track table information for default rule: 
[03/15 07:26:25  17724s] [NR-eGR] M1 has no routable track
[03/15 07:26:25  17724s] [NR-eGR] M2 has single uniform track structure
[03/15 07:26:25  17724s] [NR-eGR] M3 has single uniform track structure
[03/15 07:26:25  17724s] [NR-eGR] M4 has single uniform track structure
[03/15 07:26:25  17724s] [NR-eGR] M5 has single uniform track structure
[03/15 07:26:25  17724s] [NR-eGR] M6 has single uniform track structure
[03/15 07:26:25  17724s] [NR-eGR] M7 has single uniform track structure
[03/15 07:26:25  17724s] [NR-eGR] M8 has single uniform track structure
[03/15 07:26:25  17724s] (I)       ===========================================================================
[03/15 07:26:25  17724s] (I)       == Report All Rule Vias ==
[03/15 07:26:25  17724s] (I)       ===========================================================================
[03/15 07:26:25  17724s] (I)        Via Rule : (Default)
[03/15 07:26:25  17724s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 07:26:25  17724s] (I)       ---------------------------------------------------------------------------
[03/15 07:26:25  17724s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/15 07:26:25  17724s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 07:26:25  17724s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 07:26:25  17724s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 07:26:25  17724s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/15 07:26:25  17724s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/15 07:26:25  17724s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/15 07:26:25  17724s] (I)        8    0 : ---                         0 : ---                      
[03/15 07:26:25  17724s] (I)       ===========================================================================
[03/15 07:26:25  17724s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2586.32 MB )
[03/15 07:26:25  17724s] [NR-eGR] Read 232 PG shapes
[03/15 07:26:25  17724s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2586.32 MB )
[03/15 07:26:25  17724s] [NR-eGR] #Routing Blockages  : 0
[03/15 07:26:25  17724s] [NR-eGR] #Instance Blockages : 0
[03/15 07:26:25  17724s] [NR-eGR] #PG Blockages       : 232
[03/15 07:26:25  17724s] [NR-eGR] #Bump Blockages     : 0
[03/15 07:26:25  17724s] [NR-eGR] #Boundary Blockages : 0
[03/15 07:26:25  17724s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 07:26:25  17724s] [NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 25794
[03/15 07:26:25  17724s] (I)       readDataFromPlaceDB
[03/15 07:26:25  17724s] (I)       Read net information..
[03/15 07:26:25  17724s] [NR-eGR] Read numTotalNets=54678  numIgnoredNets=111
[03/15 07:26:25  17724s] (I)       Read testcase time = 0.020 seconds
[03/15 07:26:25  17724s] 
[03/15 07:26:25  17724s] (I)       early_global_route_priority property id does not exist.
[03/15 07:26:25  17724s] (I)       Start initializing grid graph
[03/15 07:26:25  17724s] (I)       End initializing grid graph
[03/15 07:26:25  17724s] (I)       Model blockages into capacity
[03/15 07:26:25  17724s] (I)       Read Num Blocks=232  Num Prerouted Wires=25794  Num CS=0
[03/15 07:26:25  17724s] (I)       Started Modeling ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Started Modeling Layer 1 ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Started Modeling Layer 2 ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 13727
[03/15 07:26:25  17724s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Started Modeling Layer 3 ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 9985
[03/15 07:26:25  17724s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Started Modeling Layer 4 ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 1632
[03/15 07:26:25  17724s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Started Modeling Layer 5 ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 392
[03/15 07:26:25  17724s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Started Modeling Layer 6 ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 58
[03/15 07:26:25  17724s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Started Modeling Layer 7 ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:25  17724s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Started Modeling Layer 8 ( Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:25  17724s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2598.40 MB )
[03/15 07:26:25  17724s] (I)       -- layer congestion ratio --
[03/15 07:26:25  17724s] (I)       Layer 1 : 0.100000
[03/15 07:26:25  17724s] (I)       Layer 2 : 0.700000
[03/15 07:26:25  17724s] (I)       Layer 3 : 0.700000
[03/15 07:26:25  17724s] (I)       Layer 4 : 0.700000
[03/15 07:26:25  17724s] (I)       Layer 5 : 0.700000
[03/15 07:26:25  17724s] (I)       Layer 6 : 0.700000
[03/15 07:26:25  17724s] (I)       Layer 7 : 0.700000
[03/15 07:26:25  17724s] (I)       Layer 8 : 0.700000
[03/15 07:26:25  17724s] (I)       ----------------------------
[03/15 07:26:25  17724s] (I)       Number of ignored nets = 111
[03/15 07:26:25  17724s] (I)       Number of fixed nets = 111.  Ignored: Yes
[03/15 07:26:25  17724s] (I)       Number of clock nets = 111.  Ignored: No
[03/15 07:26:25  17724s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 07:26:25  17724s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 07:26:25  17724s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 07:26:25  17724s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 07:26:25  17724s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 07:26:25  17724s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 07:26:25  17724s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 07:26:25  17724s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2598.4 MB
[03/15 07:26:25  17724s] (I)       Ndr track 0 does not exist
[03/15 07:26:25  17724s] (I)       Ndr track 0 does not exist
[03/15 07:26:25  17724s] (I)       Layer1  viaCost=300.00
[03/15 07:26:25  17724s] (I)       Layer2  viaCost=100.00
[03/15 07:26:25  17724s] (I)       Layer3  viaCost=100.00
[03/15 07:26:25  17724s] (I)       Layer4  viaCost=100.00
[03/15 07:26:25  17724s] (I)       Layer5  viaCost=100.00
[03/15 07:26:25  17724s] (I)       Layer6  viaCost=200.00
[03/15 07:26:25  17724s] (I)       Layer7  viaCost=100.00
[03/15 07:26:25  17724s] (I)       ---------------------Grid Graph Info--------------------
[03/15 07:26:25  17724s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 07:26:25  17724s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 07:26:25  17724s] (I)       Site width          :   400  (dbu)
[03/15 07:26:25  17724s] (I)       Row height          :  3600  (dbu)
[03/15 07:26:25  17724s] (I)       GCell row height    :  3600  (dbu)
[03/15 07:26:25  17724s] (I)       GCell width         :  3600  (dbu)
[03/15 07:26:25  17724s] (I)       GCell height        :  3600  (dbu)
[03/15 07:26:25  17724s] (I)       Grid                :   359   358     8
[03/15 07:26:25  17724s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 07:26:25  17724s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 07:26:25  17724s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 07:26:25  17724s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 07:26:25  17724s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 07:26:25  17724s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:25  17724s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:25  17724s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 07:26:25  17724s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 07:26:25  17724s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 07:26:25  17724s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 07:26:25  17724s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 07:26:25  17724s] (I)       --------------------------------------------------------
[03/15 07:26:25  17724s] 
[03/15 07:26:25  17724s] [NR-eGR] ============ Routing rule table ============
[03/15 07:26:25  17724s] [NR-eGR] Rule id: 0  Nets: 0 
[03/15 07:26:25  17724s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 07:26:25  17724s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 07:26:25  17724s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 07:26:25  17724s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:25  17724s] [NR-eGR] Rule id: 1  Nets: 54567 
[03/15 07:26:25  17724s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 07:26:25  17724s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 07:26:25  17724s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:25  17724s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:25  17724s] [NR-eGR] ========================================
[03/15 07:26:25  17724s] [NR-eGR] 
[03/15 07:26:25  17724s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 07:26:25  17724s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/15 07:26:25  17724s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/15 07:26:25  17724s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/15 07:26:25  17724s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 07:26:25  17724s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 07:26:25  17724s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 07:26:25  17724s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 07:26:25  17724s] (I)       After initializing earlyGlobalRoute syMemory usage = 2603.5 MB
[03/15 07:26:25  17724s] (I)       Finished Loading and Dumping File ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Started Global Routing ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       ============= Initialization =============
[03/15 07:26:25  17724s] (I)       totalPins=174654  totalGlobalPin=164086 (93.95%)
[03/15 07:26:25  17724s] (I)       Started Build MST ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Generate topology with single threads
[03/15 07:26:25  17724s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       total 2D Cap : 578618 = (289354 H, 289264 V)
[03/15 07:26:25  17724s] [NR-eGR] Layer group 1: route 1482 net(s) in layer range [7, 8]
[03/15 07:26:25  17724s] (I)       ============  Phase 1a Route ============
[03/15 07:26:25  17724s] (I)       Started Phase 1a ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 07:26:25  17724s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Usage: 56673 = (34243 H, 22430 V) = (11.83% H, 7.75% V) = (6.164e+04um H, 4.037e+04um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] (I)       ============  Phase 1b Route ============
[03/15 07:26:25  17724s] (I)       Started Phase 1b ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Usage: 56686 = (34254 H, 22432 V) = (11.84% H, 7.75% V) = (6.166e+04um H, 4.038e+04um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] (I)       earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.06% V. EstWL: 1.020348e+05um
[03/15 07:26:25  17724s] (I)       ============  Phase 1c Route ============
[03/15 07:26:25  17724s] (I)       Started Phase 1c ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Level2 Grid: 72 x 72
[03/15 07:26:25  17724s] (I)       Started Two Level Routing ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Usage: 56686 = (34254 H, 22432 V) = (11.84% H, 7.75% V) = (6.166e+04um H, 4.038e+04um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] (I)       ============  Phase 1d Route ============
[03/15 07:26:25  17724s] (I)       Started Phase 1d ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Usage: 56697 = (34258 H, 22439 V) = (11.84% H, 7.76% V) = (6.166e+04um H, 4.039e+04um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] (I)       ============  Phase 1e Route ============
[03/15 07:26:25  17724s] (I)       Started Phase 1e ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Usage: 56697 = (34258 H, 22439 V) = (11.84% H, 7.76% V) = (6.166e+04um H, 4.039e+04um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.05% V. EstWL: 1.020546e+05um
[03/15 07:26:25  17724s] [NR-eGR] 
[03/15 07:26:25  17724s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Running layer assignment with 1 threads
[03/15 07:26:25  17724s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Started Build MST ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Generate topology with single threads
[03/15 07:26:25  17724s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/15 07:26:25  17724s] [NR-eGR] Layer group 2: route 53085 net(s) in layer range [2, 8]
[03/15 07:26:25  17724s] (I)       ============  Phase 1a Route ============
[03/15 07:26:25  17724s] (I)       Started Phase 1a ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Finished Phase 1a ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Usage: 593352 = (314994 H, 278358 V) = (12.11% H, 7.69% V) = (5.670e+05um H, 5.010e+05um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] (I)       ============  Phase 1b Route ============
[03/15 07:26:25  17724s] (I)       Usage: 593352 = (314994 H, 278358 V) = (12.11% H, 7.69% V) = (5.670e+05um H, 5.010e+05um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.068034e+06um
[03/15 07:26:25  17724s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/15 07:26:25  17724s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 07:26:25  17724s] (I)       ============  Phase 1c Route ============
[03/15 07:26:25  17724s] (I)       Usage: 593352 = (314994 H, 278358 V) = (12.11% H, 7.69% V) = (5.670e+05um H, 5.010e+05um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] (I)       ============  Phase 1d Route ============
[03/15 07:26:25  17724s] (I)       Usage: 593352 = (314994 H, 278358 V) = (12.11% H, 7.69% V) = (5.670e+05um H, 5.010e+05um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] (I)       ============  Phase 1e Route ============
[03/15 07:26:25  17724s] (I)       Started Phase 1e ( Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17724s] (I)       Usage: 593352 = (314994 H, 278358 V) = (12.11% H, 7.69% V) = (5.670e+05um H, 5.010e+05um V)
[03/15 07:26:25  17724s] (I)       
[03/15 07:26:25  17724s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.068034e+06um
[03/15 07:26:25  17724s] [NR-eGR] 
[03/15 07:26:25  17725s] (I)       Current Phase 1l[Initialization] ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:25  17725s] (I)       Running layer assignment with 1 threads
[03/15 07:26:26  17725s] (I)       Finished Phase 1l ( CPU: 0.35 sec, Real: 0.34 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:26  17725s] (I)       ============  Phase 1l Route ============
[03/15 07:26:26  17725s] (I)       
[03/15 07:26:26  17725s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 07:26:26  17725s] [NR-eGR]                        OverCon           OverCon            
[03/15 07:26:26  17725s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/15 07:26:26  17725s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/15 07:26:26  17725s] [NR-eGR] ---------------------------------------------------------------
[03/15 07:26:26  17725s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:26  17725s] [NR-eGR]      M2  (2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:26  17725s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:26  17725s] [NR-eGR]      M4  (4)        53( 0.04%)         6( 0.00%)   ( 0.05%) 
[03/15 07:26:26  17725s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:26  17725s] [NR-eGR]      M6  (6)        17( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/15 07:26:26  17725s] [NR-eGR]      M7  (7)       383( 0.30%)         0( 0.00%)   ( 0.30%) 
[03/15 07:26:26  17725s] [NR-eGR]      M8  (8)        67( 0.05%)         0( 0.00%)   ( 0.05%) 
[03/15 07:26:26  17725s] [NR-eGR] ---------------------------------------------------------------
[03/15 07:26:26  17725s] [NR-eGR] Total              525( 0.06%)         6( 0.00%)   ( 0.06%) 
[03/15 07:26:26  17725s] [NR-eGR] 
[03/15 07:26:26  17725s] (I)       Finished Global Routing ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:26  17725s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/15 07:26:26  17725s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 07:26:26  17725s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 07:26:26  17725s] Early Global Route congestion estimation runtime: 1.18 seconds, mem = 2603.5M
[03/15 07:26:26  17725s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.180, REAL:1.177, MEM:2603.5M
[03/15 07:26:26  17725s] OPERPROF: Starting HotSpotCal at level 1, MEM:2603.5M
[03/15 07:26:26  17725s] [hotspot] +------------+---------------+---------------+
[03/15 07:26:26  17725s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 07:26:26  17725s] [hotspot] +------------+---------------+---------------+
[03/15 07:26:26  17725s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 07:26:26  17725s] [hotspot] +------------+---------------+---------------+
[03/15 07:26:26  17725s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 07:26:26  17725s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 07:26:26  17725s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.015, MEM:2603.5M
[03/15 07:26:26  17725s] Skipped repairing congestion.
[03/15 07:26:26  17725s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2603.5M
[03/15 07:26:26  17725s] Starting Early Global Route wiring: mem = 2603.5M
[03/15 07:26:26  17725s] (I)       ============= track Assignment ============
[03/15 07:26:26  17725s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2603.55 MB )
[03/15 07:26:26  17725s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:26  17725s] (I)       Started Greedy Track Assignment ( Curr Mem: 2603.55 MB )
[03/15 07:26:26  17725s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 07:26:26  17725s] (I)       Running track assignment with 1 threads
[03/15 07:26:26  17725s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:26  17725s] (I)       Run Multi-thread track assignment
[03/15 07:26:26  17726s] (I)       Finished Greedy Track Assignment ( CPU: 0.60 sec, Real: 0.60 sec, Curr Mem: 2603.55 MB )
[03/15 07:26:27  17726s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:27  17726s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183678
[03/15 07:26:27  17726s] [NR-eGR]     M2  (2V) length: 3.392468e+05um, number of vias: 249999
[03/15 07:26:27  17726s] [NR-eGR]     M3  (3H) length: 3.973671e+05um, number of vias: 27369
[03/15 07:26:27  17726s] [NR-eGR]     M4  (4V) length: 1.479579e+05um, number of vias: 13017
[03/15 07:26:27  17726s] [NR-eGR]     M5  (5H) length: 1.326413e+05um, number of vias: 8697
[03/15 07:26:27  17726s] [NR-eGR]     M6  (6V) length: 1.538146e+04um, number of vias: 7987
[03/15 07:26:27  17726s] [NR-eGR]     M7  (7H) length: 6.326500e+04um, number of vias: 9480
[03/15 07:26:27  17726s] [NR-eGR]     M8  (8V) length: 4.089153e+04um, number of vias: 0
[03/15 07:26:27  17726s] [NR-eGR] Total length: 1.136751e+06um, number of vias: 500227
[03/15 07:26:27  17726s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:27  17726s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/15 07:26:27  17726s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:27  17726s] Early Global Route wiring runtime: 1.16 seconds, mem = 2569.5M
[03/15 07:26:27  17726s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.160, REAL:1.162, MEM:2569.5M
[03/15 07:26:27  17726s] End of congRepair (cpu=0:00:02.4, real=0:00:03.0)
[03/15 07:26:27  17726s]     Congestion Repair done. (took cpu=0:00:02.5 real=0:00:02.5)
[03/15 07:26:27  17726s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/15 07:26:27  17726s] OPERPROF: Starting DPlace-Init at level 1, MEM:2569.5M
[03/15 07:26:27  17726s] z: 2, totalTracks: 1
[03/15 07:26:27  17726s] z: 4, totalTracks: 1
[03/15 07:26:27  17726s] z: 6, totalTracks: 1
[03/15 07:26:27  17726s] z: 8, totalTracks: 1
[03/15 07:26:27  17726s] #spOpts: N=65 
[03/15 07:26:27  17726s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2569.5M
[03/15 07:26:27  17726s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2569.5M
[03/15 07:26:27  17726s] Core basic site is core
[03/15 07:26:27  17726s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 07:26:27  17726s] SiteArray: use 4,620,288 bytes
[03/15 07:26:27  17726s] SiteArray: current memory after site array memory allocation 2574.0M
[03/15 07:26:27  17726s] SiteArray: FP blocked sites are writable
[03/15 07:26:27  17726s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 07:26:27  17726s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2574.0M
[03/15 07:26:27  17726s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 07:26:27  17726s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2574.0M
[03/15 07:26:27  17726s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.110, MEM:2574.0M
[03/15 07:26:27  17726s] OPERPROF:     Starting CMU at level 3, MEM:2574.0M
[03/15 07:26:27  17726s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2574.0M
[03/15 07:26:27  17726s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.158, MEM:2574.0M
[03/15 07:26:27  17726s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2574.0MB).
[03/15 07:26:27  17726s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.233, MEM:2574.0M
[03/15 07:26:27  17726s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.6 real=0:00:04.6)
[03/15 07:26:27  17726s]   Leaving CCOpt scope - extractRC...
[03/15 07:26:27  17726s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/15 07:26:27  17726s] Extraction called for design 'core' of instances=50871 and nets=58719 using extraction engine 'preRoute' .
[03/15 07:26:27  17726s] PreRoute RC Extraction called for design core.
[03/15 07:26:27  17726s] RC Extraction called in multi-corner(2) mode.
[03/15 07:26:27  17726s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 07:26:27  17726s] RCMode: PreRoute
[03/15 07:26:27  17726s]       RC Corner Indexes            0       1   
[03/15 07:26:27  17726s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 07:26:27  17726s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 07:26:27  17726s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 07:26:27  17726s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 07:26:27  17726s] Shrink Factor                : 1.00000
[03/15 07:26:27  17726s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 07:26:27  17726s] Using capacitance table file ...
[03/15 07:26:27  17727s] LayerId::1 widthSet size::4
[03/15 07:26:27  17727s] LayerId::2 widthSet size::4
[03/15 07:26:27  17727s] LayerId::3 widthSet size::4
[03/15 07:26:27  17727s] LayerId::4 widthSet size::4
[03/15 07:26:27  17727s] LayerId::5 widthSet size::4
[03/15 07:26:27  17727s] LayerId::6 widthSet size::4
[03/15 07:26:27  17727s] LayerId::7 widthSet size::4
[03/15 07:26:27  17727s] LayerId::8 widthSet size::4
[03/15 07:26:27  17727s] Updating RC grid for preRoute extraction ...
[03/15 07:26:27  17727s] Initializing multi-corner capacitance tables ... 
[03/15 07:26:27  17727s] Initializing multi-corner resistance tables ...
[03/15 07:26:28  17727s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296255 ; uaWl: 0.903259 ; uaWlH: 0.256994 ; aWlH: 0.095500 ; Pmax: 0.832700 ; wcR: 0.636400 ; newSi: 0.101700 ; pMod: 82 ; 
[03/15 07:26:28  17727s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2573.953M)
[03/15 07:26:28  17727s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 07:26:28  17727s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/15 07:26:28  17727s]   Not writing Steiner routes to the DB after clustering cong repair call.
[03/15 07:26:28  17727s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 07:26:28  17727s] End AAE Lib Interpolated Model. (MEM=2573.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:26:28  17728s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:28  17728s]   Clock DAG stats after clustering cong repair call:
[03/15 07:26:28  17728s]     cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:28  17728s]     cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:28  17728s]     cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:28  17728s]     sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:28  17728s]     wire capacitance : top=0.000pF, trunk=0.675pF, leaf=5.814pF, total=6.490pF
[03/15 07:26:28  17728s]     wire lengths     : top=0.000um, trunk=4292.998um, leaf=33399.538um, total=37692.536um
[03/15 07:26:28  17728s]     hp wire lengths  : top=0.000um, trunk=2956.400um, leaf=9562.600um, total=12519.000um
[03/15 07:26:28  17728s]   Clock DAG net violations after clustering cong repair call:
[03/15 07:26:28  17728s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[03/15 07:26:28  17728s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/15 07:26:28  17728s]     Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:28  17728s]     Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 07:26:28  17728s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/15 07:26:28  17728s]      Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:29  17728s]   Primary reporting skew groups after clustering cong repair call:
[03/15 07:26:29  17728s]     skew_group clk/CON: insertion delay [min=0.367, max=0.458, avg=0.403, sd=0.026], skew [0.091 vs 0.057*], 77.5% {0.367, 0.424} (wid=0.052 ws=0.036) (gid=0.432 gs=0.090)
[03/15 07:26:29  17728s]         min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:29  17728s]         max path sink: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 07:26:29  17728s]   Skew group summary after clustering cong repair call:
[03/15 07:26:29  17728s]     skew_group clk/CON: insertion delay [min=0.367, max=0.458, avg=0.403, sd=0.026], skew [0.091 vs 0.057*], 77.5% {0.367, 0.424} (wid=0.052 ws=0.036) (gid=0.432 gs=0.090)
[03/15 07:26:29  17728s]   CongRepair After Initial Clustering done. (took cpu=0:00:06.3 real=0:00:06.3)
[03/15 07:26:29  17728s]   Stage::Clustering done. (took cpu=0:00:15.5 real=0:00:15.6)
[03/15 07:26:29  17728s]   Stage::DRV Fixing...
[03/15 07:26:29  17728s]   Fixing clock tree slew time and max cap violations...
[03/15 07:26:29  17728s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:26:29  17728s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/15 07:26:29  17728s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:29  17728s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:29  17728s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:29  17728s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:29  17728s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:29  17728s]       wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
[03/15 07:26:29  17728s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
[03/15 07:26:29  17728s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/15 07:26:29  17728s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/15 07:26:29  17728s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:29  17728s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
[03/15 07:26:29  17728s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/15 07:26:29  17728s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:29  17728s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/15 07:26:29  17728s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:29  17728s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:29  17728s]           max path sink: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 07:26:29  17728s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/15 07:26:29  17728s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:29  17728s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:29  17728s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 07:26:29  17728s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/15 07:26:29  17728s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:26:29  17728s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 07:26:29  17728s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:29  17728s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:29  17728s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:29  17728s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:29  17728s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:29  17728s]       wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
[03/15 07:26:29  17728s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
[03/15 07:26:29  17728s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/15 07:26:29  17728s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 07:26:29  17728s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:29  17728s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
[03/15 07:26:29  17728s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/15 07:26:29  17728s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:29  17728s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 07:26:29  17728s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458, avg=0.403, sd=0.026], skew [0.091 vs 0.057*], 77.5% {0.367, 0.424} (wid=0.052 ws=0.036) (gid=0.432 gs=0.090)
[03/15 07:26:29  17728s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:29  17728s]           max path sink: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 07:26:29  17729s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 07:26:29  17729s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458, avg=0.403, sd=0.026], skew [0.091 vs 0.057*], 77.5% {0.367, 0.424} (wid=0.052 ws=0.036) (gid=0.432 gs=0.090)
[03/15 07:26:29  17729s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:29  17729s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:29  17729s]   Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/15 07:26:29  17729s]   Stage::Insertion Delay Reduction...
[03/15 07:26:29  17729s]   Removing unnecessary root buffering...
[03/15 07:26:30  17729s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/15 07:26:30  17729s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:30  17729s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:30  17729s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:30  17729s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:30  17729s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:30  17729s]       wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
[03/15 07:26:30  17729s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
[03/15 07:26:30  17729s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/15 07:26:30  17729s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/15 07:26:30  17729s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:30  17729s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
[03/15 07:26:30  17729s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/15 07:26:30  17729s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:30  17729s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/15 07:26:30  17729s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:30  17729s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:30  17729s]           max path sink: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 07:26:30  17729s]     Skew group summary after 'Removing unnecessary root buffering':
[03/15 07:26:30  17729s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:30  17729s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:30  17729s]   Removing unnecessary root buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/15 07:26:30  17729s]   Removing unconstrained drivers...
[03/15 07:26:30  17729s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/15 07:26:30  17729s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:30  17729s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:30  17729s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:30  17729s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:30  17729s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:30  17729s]       wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
[03/15 07:26:30  17729s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
[03/15 07:26:30  17729s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/15 07:26:30  17729s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/15 07:26:30  17729s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:30  17729s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
[03/15 07:26:30  17729s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/15 07:26:30  17729s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:30  17729s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/15 07:26:30  17729s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:30  17729s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:30  17729s]           max path sink: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 07:26:30  17729s]     Skew group summary after 'Removing unconstrained drivers':
[03/15 07:26:30  17729s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:30  17729s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:30  17729s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:30  17729s]   Checking for inverting clock gates...
[03/15 07:26:30  17729s]   Checking for inverting clock gates done.
[03/15 07:26:30  17729s]   Reducing insertion delay 1...
[03/15 07:26:30  17729s]     Accumulated time to calculate placeable region: 0
[03/15 07:26:30  17729s]     Accumulated time to calculate placeable region: 0
[03/15 07:26:30  17729s]     Accumulated time to calculate placeable region: 0
[03/15 07:26:30  17729s]     Accumulated time to calculate placeable region: 0
[03/15 07:26:30  17729s]     Accumulated time to calculate placeable region: 0
[03/15 07:26:30  17729s]     Accumulated time to calculate placeable region: 0
[03/15 07:26:30  17729s]     Accumulated time to calculate placeable region: 0
[03/15 07:26:30  17729s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/15 07:26:30  17729s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:30  17729s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:30  17729s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:30  17729s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:30  17729s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:30  17729s]       wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
[03/15 07:26:30  17729s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
[03/15 07:26:30  17729s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/15 07:26:30  17729s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/15 07:26:30  17729s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:30  17729s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
[03/15 07:26:30  17729s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/15 07:26:30  17729s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:30  17729s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/15 07:26:30  17729s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:30  17729s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:30  17729s]           max path sink: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 07:26:30  17729s]     Skew group summary after 'Reducing insertion delay 1':
[03/15 07:26:30  17729s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:30  17729s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:30  17729s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:30  17729s]   Removing longest path buffering...
[03/15 07:26:30  17730s]     Clock DAG stats after 'Removing longest path buffering':
[03/15 07:26:30  17730s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:30  17730s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:30  17730s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:30  17730s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:30  17730s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:30  17730s]       wire lengths     : top=0.000um, trunk=4263.398um, leaf=33377.840um, total=37641.237um
[03/15 07:26:30  17730s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9562.600um, total=12488.400um
[03/15 07:26:30  17730s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/15 07:26:30  17730s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/15 07:26:30  17730s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.013ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:30  17730s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
[03/15 07:26:30  17730s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/15 07:26:30  17730s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:30  17730s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/15 07:26:30  17730s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:30  17730s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:30  17730s]           max path sink: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/15 07:26:30  17730s]     Skew group summary after 'Removing longest path buffering':
[03/15 07:26:30  17730s]       skew_group clk/CON: insertion delay [min=0.367, max=0.458], skew [0.091 vs 0.057*]
[03/15 07:26:30  17730s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:30  17730s]   Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/15 07:26:30  17730s]   Reducing insertion delay 2...
[03/15 07:26:32  17731s]     Path optimization required 302 stage delay updates 
[03/15 07:26:32  17731s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/15 07:26:32  17731s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:32  17731s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:32  17731s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:32  17731s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:32  17731s]       wire capacitance : top=0.000pF, trunk=0.670pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:32  17731s]       wire lengths     : top=0.000um, trunk=4257.797um, leaf=33378.440um, total=37636.237um
[03/15 07:26:32  17731s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:32  17731s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/15 07:26:32  17731s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/15 07:26:32  17731s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.014ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:32  17731s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
[03/15 07:26:32  17731s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/15 07:26:32  17731s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:32  17731s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/15 07:26:32  17731s]       skew_group clk/CON: insertion delay [min=0.365, max=0.454, avg=0.401, sd=0.026], skew [0.090 vs 0.057*], 77.5% {0.365, 0.422} (wid=0.052 ws=0.036) (gid=0.431 gs=0.090)
[03/15 07:26:32  17731s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:32  17731s]           max path sink: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/15 07:26:32  17731s]     Skew group summary after 'Reducing insertion delay 2':
[03/15 07:26:32  17731s]       skew_group clk/CON: insertion delay [min=0.365, max=0.454, avg=0.401, sd=0.026], skew [0.090 vs 0.057*], 77.5% {0.365, 0.422} (wid=0.052 ws=0.036) (gid=0.431 gs=0.090)
[03/15 07:26:32  17731s]     Legalizer API calls during this step: 130 succeeded with high effort: 130 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:32  17731s]   Reducing insertion delay 2 done. (took cpu=0:00:01.5 real=0:00:01.5)
[03/15 07:26:32  17731s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.6 real=0:00:02.6)
[03/15 07:26:32  17731s]   CCOpt::Phase::Construction done. (took cpu=0:00:18.7 real=0:00:18.7)
[03/15 07:26:32  17731s]   CCOpt::Phase::Implementation...
[03/15 07:26:32  17731s]   Stage::Reducing Power...
[03/15 07:26:32  17731s]   Improving clock tree routing...
[03/15 07:26:32  17731s]     Iteration 1...
[03/15 07:26:32  17731s]     Iteration 1 done.
[03/15 07:26:32  17731s]     Clock DAG stats after 'Improving clock tree routing':
[03/15 07:26:32  17731s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:32  17731s]       cell areas       : b=1104.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1104.480um^2
[03/15 07:26:32  17731s]       cell capacitance : b=0.603pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.603pF
[03/15 07:26:32  17731s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:32  17731s]       wire capacitance : top=0.000pF, trunk=0.670pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:32  17731s]       wire lengths     : top=0.000um, trunk=4257.797um, leaf=33378.440um, total=37636.237um
[03/15 07:26:32  17731s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:32  17731s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/15 07:26:32  17731s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/15 07:26:32  17731s]       Trunk : target=0.105ns count=13 avg=0.065ns sd=0.026ns min=0.014ns max=0.095ns {4 <= 0.063ns, 5 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:32  17731s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 4 <= 0.105ns}
[03/15 07:26:32  17731s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/15 07:26:32  17731s]        Bufs: CKBD16: 108 CKBD12: 2 
[03/15 07:26:32  17731s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/15 07:26:32  17731s]       skew_group clk/CON: insertion delay [min=0.365, max=0.454], skew [0.090 vs 0.057*]
[03/15 07:26:32  17731s]           min path sink: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/CP
[03/15 07:26:32  17731s]           max path sink: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/15 07:26:32  17731s]     Skew group summary after 'Improving clock tree routing':
[03/15 07:26:32  17731s]       skew_group clk/CON: insertion delay [min=0.365, max=0.454], skew [0.090 vs 0.057*]
[03/15 07:26:32  17731s]     Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:32  17731s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 07:26:32  17731s]   Reducing clock tree power 1...
[03/15 07:26:32  17731s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/15 07:26:34  17733s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:26:34  17733s]     100% 
[03/15 07:26:34  17733s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/15 07:26:34  17733s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:34  17733s]       cell areas       : b=1083.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1083.600um^2
[03/15 07:26:34  17733s]       cell capacitance : b=0.592pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.592pF
[03/15 07:26:34  17733s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:34  17733s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:34  17733s]       wire lengths     : top=0.000um, trunk=4262.898um, leaf=33377.840um, total=37640.738um
[03/15 07:26:34  17733s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:34  17733s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/15 07:26:34  17733s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/15 07:26:34  17733s]       Trunk : target=0.105ns count=13 avg=0.075ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:34  17733s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:34  17733s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/15 07:26:34  17733s]        Bufs: CKBD16: 103 CKBD12: 5 CKBD4: 1 CKBD3: 1 
[03/15 07:26:34  17733s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/15 07:26:34  17733s]       skew_group clk/CON: insertion delay [min=0.415, max=0.464], skew [0.049 vs 0.057]
[03/15 07:26:34  17733s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:34  17733s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 07:26:34  17733s]     Skew group summary after 'Reducing clock tree power 1':
[03/15 07:26:34  17733s]       skew_group clk/CON: insertion delay [min=0.415, max=0.464], skew [0.049 vs 0.057]
[03/15 07:26:34  17733s]     Legalizer API calls during this step: 231 succeeded with high effort: 231 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:34  17733s]   Reducing clock tree power 1 done. (took cpu=0:00:01.7 real=0:00:01.7)
[03/15 07:26:34  17733s]   Reducing clock tree power 2...
[03/15 07:26:34  17733s]     Path optimization required 0 stage delay updates 
[03/15 07:26:34  17733s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/15 07:26:34  17733s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:34  17733s]       cell areas       : b=1083.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1083.600um^2
[03/15 07:26:34  17733s]       cell capacitance : b=0.592pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.592pF
[03/15 07:26:34  17733s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:34  17733s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:34  17733s]       wire lengths     : top=0.000um, trunk=4262.898um, leaf=33377.840um, total=37640.738um
[03/15 07:26:34  17733s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:34  17733s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/15 07:26:34  17733s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/15 07:26:34  17733s]       Trunk : target=0.105ns count=13 avg=0.075ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:34  17733s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:34  17733s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/15 07:26:34  17733s]        Bufs: CKBD16: 103 CKBD12: 5 CKBD4: 1 CKBD3: 1 
[03/15 07:26:34  17733s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/15 07:26:34  17733s]       skew_group clk/CON: insertion delay [min=0.415, max=0.464, avg=0.436, sd=0.012], skew [0.049 vs 0.057], 100% {0.415, 0.464} (wid=0.050 ws=0.035) (gid=0.443 gs=0.046)
[03/15 07:26:34  17733s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:34  17733s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 07:26:34  17733s]     Skew group summary after 'Reducing clock tree power 2':
[03/15 07:26:34  17733s]       skew_group clk/CON: insertion delay [min=0.415, max=0.464, avg=0.436, sd=0.012], skew [0.049 vs 0.057], 100% {0.415, 0.464} (wid=0.050 ws=0.035) (gid=0.443 gs=0.046)
[03/15 07:26:34  17733s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:34  17733s]   Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:34  17733s]   Stage::Reducing Power done. (took cpu=0:00:02.2 real=0:00:02.2)
[03/15 07:26:34  17733s]   Stage::Balancing...
[03/15 07:26:34  17733s]   Approximately balancing fragments step...
[03/15 07:26:34  17733s]     Resolve constraints - Approximately balancing fragments...
[03/15 07:26:34  17733s]     Resolving skew group constraints...
[03/15 07:26:35  17734s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/15 07:26:35  17734s]     Resolving skew group constraints done.
[03/15 07:26:35  17734s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/15 07:26:35  17734s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/15 07:26:35  17735s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/15 07:26:35  17735s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:35  17735s]     Approximately balancing fragments...
[03/15 07:26:35  17735s]       Moving gates to improve sub-tree skew...
[03/15 07:26:36  17735s]         Tried: 112 Succeeded: 0
[03/15 07:26:36  17735s]         Topology Tried: 0 Succeeded: 0
[03/15 07:26:36  17735s]         0 Succeeded with SS ratio
[03/15 07:26:36  17735s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/15 07:26:36  17735s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/15 07:26:36  17735s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/15 07:26:36  17735s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:36  17735s]           cell areas       : b=1083.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1083.600um^2
[03/15 07:26:36  17735s]           cell capacitance : b=0.592pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.592pF
[03/15 07:26:36  17735s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:36  17735s]           wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:36  17735s]           wire lengths     : top=0.000um, trunk=4262.898um, leaf=33377.840um, total=37640.738um
[03/15 07:26:36  17735s]           hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:36  17735s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/15 07:26:36  17735s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/15 07:26:36  17735s]           Trunk : target=0.105ns count=13 avg=0.075ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:36  17735s]           Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:36  17735s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/15 07:26:36  17735s]            Bufs: CKBD16: 103 CKBD12: 5 CKBD4: 1 CKBD3: 1 
[03/15 07:26:36  17735s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:36  17735s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 07:26:36  17735s]       Approximately balancing fragments bottom up...
[03/15 07:26:36  17735s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:26:37  17736s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/15 07:26:37  17736s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:37  17736s]           cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:37  17736s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:37  17736s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:37  17736s]           wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:37  17736s]           wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:37  17736s]           hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:37  17736s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/15 07:26:37  17736s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/15 07:26:37  17736s]           Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:37  17736s]           Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:37  17736s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/15 07:26:37  17736s]            Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:37  17736s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:37  17736s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/15 07:26:37  17736s]       Approximately balancing fragments, wire and cell delays...
[03/15 07:26:37  17736s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/15 07:26:37  17736s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/15 07:26:37  17736s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:37  17736s]           cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:37  17736s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:37  17736s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:37  17736s]           wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:37  17736s]           wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:37  17736s]           hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:37  17736s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/15 07:26:37  17736s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/15 07:26:37  17736s]           Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:37  17736s]           Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:37  17736s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/15 07:26:37  17736s]            Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:37  17736s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/15 07:26:37  17736s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 07:26:37  17736s]     Approximately balancing fragments done.
[03/15 07:26:37  17736s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/15 07:26:37  17736s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:37  17736s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:37  17736s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:37  17736s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:37  17736s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:37  17736s]       wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:37  17736s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:37  17736s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/15 07:26:37  17736s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/15 07:26:37  17736s]       Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:37  17736s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:37  17736s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/15 07:26:37  17736s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:37  17736s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:37  17736s]   Approximately balancing fragments step done. (took cpu=0:00:03.0 real=0:00:03.0)
[03/15 07:26:37  17736s]   Clock DAG stats after Approximately balancing fragments:
[03/15 07:26:37  17736s]     cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:37  17736s]     cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:37  17736s]     cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:37  17736s]     sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:37  17736s]     wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:37  17736s]     wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:37  17736s]     hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:37  17736s]   Clock DAG net violations after Approximately balancing fragments: none
[03/15 07:26:37  17736s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/15 07:26:37  17736s]     Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:37  17736s]     Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:37  17736s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/15 07:26:37  17736s]      Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:37  17737s]   Primary reporting skew groups after Approximately balancing fragments:
[03/15 07:26:37  17737s]     skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
[03/15 07:26:37  17737s]         min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:37  17737s]         max path sink: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/15 07:26:37  17737s]   Skew group summary after Approximately balancing fragments:
[03/15 07:26:37  17737s]     skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
[03/15 07:26:37  17737s]   Improving fragments clock skew...
[03/15 07:26:38  17737s]     Clock DAG stats after 'Improving fragments clock skew':
[03/15 07:26:38  17737s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:38  17737s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:38  17737s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:38  17737s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:38  17737s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:38  17737s]       wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:38  17737s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:38  17737s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/15 07:26:38  17737s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/15 07:26:38  17737s]       Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:38  17737s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:38  17737s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/15 07:26:38  17737s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:38  17737s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/15 07:26:38  17737s]       skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
[03/15 07:26:38  17737s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:38  17737s]           max path sink: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/15 07:26:38  17737s]     Skew group summary after 'Improving fragments clock skew':
[03/15 07:26:38  17737s]       skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
[03/15 07:26:38  17737s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:38  17737s]   Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:38  17737s]   Approximately balancing step...
[03/15 07:26:38  17737s]     Resolve constraints - Approximately balancing...
[03/15 07:26:38  17737s]     Resolving skew group constraints...
[03/15 07:26:38  17738s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/15 07:26:38  17738s]     Resolving skew group constraints done.
[03/15 07:26:38  17738s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/15 07:26:38  17738s]     Approximately balancing...
[03/15 07:26:38  17738s]       Approximately balancing, wire and cell delays...
[03/15 07:26:38  17738s]       Approximately balancing, wire and cell delays, iteration 1...
[03/15 07:26:38  17738s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/15 07:26:38  17738s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:38  17738s]           cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:38  17738s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:38  17738s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:38  17738s]           wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:38  17738s]           wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:38  17738s]           hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:38  17738s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/15 07:26:38  17738s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/15 07:26:38  17738s]           Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:38  17738s]           Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:38  17738s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/15 07:26:38  17738s]            Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:38  17738s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/15 07:26:38  17738s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 07:26:38  17738s]     Approximately balancing done.
[03/15 07:26:39  17738s]     Clock DAG stats after 'Approximately balancing step':
[03/15 07:26:39  17738s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:39  17738s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:39  17738s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:39  17738s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:39  17738s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:39  17738s]       wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:39  17738s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:39  17738s]     Clock DAG net violations after 'Approximately balancing step': none
[03/15 07:26:39  17738s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/15 07:26:39  17738s]       Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:39  17738s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:39  17738s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/15 07:26:39  17738s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:39  17738s]     Primary reporting skew groups after 'Approximately balancing step':
[03/15 07:26:39  17738s]       skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
[03/15 07:26:39  17738s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:39  17738s]           max path sink: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/15 07:26:39  17738s]     Skew group summary after 'Approximately balancing step':
[03/15 07:26:39  17738s]       skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
[03/15 07:26:39  17738s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:39  17738s]   Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/15 07:26:39  17738s]   Fixing clock tree overload...
[03/15 07:26:39  17738s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:26:39  17738s]     Clock DAG stats after 'Fixing clock tree overload':
[03/15 07:26:39  17738s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:39  17738s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:39  17738s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:39  17738s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:39  17738s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:39  17738s]       wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:39  17738s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:39  17738s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/15 07:26:39  17738s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/15 07:26:39  17738s]       Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:39  17738s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:39  17738s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/15 07:26:39  17738s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:39  17738s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/15 07:26:39  17738s]       skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
[03/15 07:26:39  17738s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:39  17738s]           max path sink: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/15 07:26:39  17738s]     Skew group summary after 'Fixing clock tree overload':
[03/15 07:26:39  17738s]       skew_group clk/CON: insertion delay [min=0.429, max=0.464], skew [0.035 vs 0.057]
[03/15 07:26:39  17738s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:39  17738s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:39  17738s]   Approximately balancing paths...
[03/15 07:26:39  17738s]     Added 0 buffers.
[03/15 07:26:39  17738s]     Clock DAG stats after 'Approximately balancing paths':
[03/15 07:26:39  17738s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:39  17738s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:39  17738s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:39  17738s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:39  17738s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:39  17738s]       wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:39  17738s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:39  17738s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/15 07:26:39  17738s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/15 07:26:39  17738s]       Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:39  17738s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:39  17738s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/15 07:26:39  17738s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:39  17738s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/15 07:26:39  17738s]       skew_group clk/CON: insertion delay [min=0.429, max=0.464, avg=0.443, sd=0.008], skew [0.035 vs 0.057], 100% {0.429, 0.464} (wid=0.050 ws=0.035) (gid=0.443 gs=0.039)
[03/15 07:26:39  17738s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:39  17738s]           max path sink: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/15 07:26:39  17738s]     Skew group summary after 'Approximately balancing paths':
[03/15 07:26:39  17738s]       skew_group clk/CON: insertion delay [min=0.429, max=0.464, avg=0.443, sd=0.008], skew [0.035 vs 0.057], 100% {0.429, 0.464} (wid=0.050 ws=0.035) (gid=0.443 gs=0.039)
[03/15 07:26:39  17738s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:39  17738s]   Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:39  17738s]   Stage::Balancing done. (took cpu=0:00:04.9 real=0:00:04.9)
[03/15 07:26:39  17738s]   Stage::Polishing...
[03/15 07:26:39  17738s]   Merging balancing drivers for power...
[03/15 07:26:39  17738s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 07:26:39  17739s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:39  17739s]     Tried: 112 Succeeded: 0
[03/15 07:26:39  17739s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/15 07:26:39  17739s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:39  17739s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:39  17739s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:39  17739s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:39  17739s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:39  17739s]       wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:39  17739s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:39  17739s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/15 07:26:39  17739s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/15 07:26:39  17739s]       Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:39  17739s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:39  17739s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/15 07:26:39  17739s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:39  17739s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/15 07:26:39  17739s]       skew_group clk/CON: insertion delay [min=0.427, max=0.463], skew [0.036 vs 0.057]
[03/15 07:26:40  17739s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:40  17739s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 07:26:40  17739s]     Skew group summary after 'Merging balancing drivers for power':
[03/15 07:26:40  17739s]       skew_group clk/CON: insertion delay [min=0.427, max=0.463], skew [0.036 vs 0.057]
[03/15 07:26:40  17739s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:40  17739s]   Merging balancing drivers for power done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/15 07:26:40  17739s]   Checking for inverting clock gates...
[03/15 07:26:40  17739s]   Checking for inverting clock gates done.
[03/15 07:26:40  17739s]   Improving clock skew...
[03/15 07:26:40  17739s]     Clock DAG stats after 'Improving clock skew':
[03/15 07:26:40  17739s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:40  17739s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:40  17739s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:40  17739s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:40  17739s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:40  17739s]       wire lengths     : top=0.000um, trunk=4264.098um, leaf=33377.840um, total=37641.938um
[03/15 07:26:40  17739s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:40  17739s]     Clock DAG net violations after 'Improving clock skew': none
[03/15 07:26:40  17739s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/15 07:26:40  17739s]       Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:40  17739s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:40  17739s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/15 07:26:40  17739s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:40  17739s]     Primary reporting skew groups after 'Improving clock skew':
[03/15 07:26:40  17739s]       skew_group clk/CON: insertion delay [min=0.427, max=0.463, avg=0.442, sd=0.008], skew [0.036 vs 0.057], 100% {0.427, 0.463} (wid=0.050 ws=0.035) (gid=0.443 gs=0.038)
[03/15 07:26:40  17739s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:40  17739s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 07:26:40  17739s]     Skew group summary after 'Improving clock skew':
[03/15 07:26:40  17739s]       skew_group clk/CON: insertion delay [min=0.427, max=0.463, avg=0.442, sd=0.008], skew [0.036 vs 0.057], 100% {0.427, 0.463} (wid=0.050 ws=0.035) (gid=0.443 gs=0.038)
[03/15 07:26:40  17739s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:40  17739s]   Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:40  17739s]   Reducing clock tree power 3...
[03/15 07:26:40  17739s]     Initial gate capacitance is (rise=9.461pF fall=9.235pF).
[03/15 07:26:40  17739s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/15 07:26:41  17741s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:26:41  17741s]     100% 
[03/15 07:26:41  17741s]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/15 07:26:41  17741s]     Iteration 1: gate capacitance is (rise=9.460pF fall=9.234pF).
[03/15 07:26:41  17741s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/15 07:26:41  17741s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:41  17741s]       cell areas       : b=1079.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1079.280um^2
[03/15 07:26:41  17741s]       cell capacitance : b=0.590pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.590pF
[03/15 07:26:41  17741s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:41  17741s]       wire capacitance : top=0.000pF, trunk=0.671pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:41  17741s]       wire lengths     : top=0.000um, trunk=4262.898um, leaf=33377.840um, total=37640.738um
[03/15 07:26:41  17741s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:41  17741s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/15 07:26:41  17741s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/15 07:26:41  17741s]       Trunk : target=0.105ns count=13 avg=0.077ns sd=0.021ns min=0.014ns max=0.095ns {1 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:41  17741s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:41  17741s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/15 07:26:41  17741s]        Bufs: CKBD16: 101 CKBD12: 7 CKBD4: 1 CKBD3: 1 
[03/15 07:26:41  17741s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/15 07:26:41  17741s]       skew_group clk/CON: insertion delay [min=0.439, max=0.474, avg=0.454, sd=0.008], skew [0.036 vs 0.057], 100% {0.439, 0.474} (wid=0.050 ws=0.035) (gid=0.455 gs=0.038)
[03/15 07:26:42  17741s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:42  17741s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 07:26:42  17741s]     Skew group summary after 'Reducing clock tree power 3':
[03/15 07:26:42  17741s]       skew_group clk/CON: insertion delay [min=0.439, max=0.474, avg=0.454, sd=0.008], skew [0.036 vs 0.057], 100% {0.439, 0.474} (wid=0.050 ws=0.035) (gid=0.455 gs=0.038)
[03/15 07:26:42  17741s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 07:26:42  17741s]     {clk/CON,WC: 0.464 -> 0.474}Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:42  17741s]   Reducing clock tree power 3 done. (took cpu=0:00:01.7 real=0:00:01.7)
[03/15 07:26:42  17741s]   Improving insertion delay...
[03/15 07:26:42  17741s]     Clock DAG stats after 'Improving insertion delay':
[03/15 07:26:42  17741s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:42  17741s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:42  17741s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:42  17741s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:42  17741s]       wire capacitance : top=0.000pF, trunk=0.670pF, leaf=5.811pF, total=6.481pF
[03/15 07:26:42  17741s]       wire lengths     : top=0.000um, trunk=4258.698um, leaf=33377.840um, total=37636.538um
[03/15 07:26:42  17741s]       hp wire lengths  : top=0.000um, trunk=2925.800um, leaf=9566.100um, total=12491.900um
[03/15 07:26:42  17741s]     Clock DAG net violations after 'Improving insertion delay': none
[03/15 07:26:42  17741s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/15 07:26:42  17741s]       Trunk : target=0.105ns count=13 avg=0.076ns sd=0.021ns min=0.014ns max=0.095ns {2 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:42  17741s]       Leaf  : target=0.105ns count=98 avg=0.093ns sd=0.003ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 74 <= 0.094ns, 19 <= 0.100ns, 5 <= 0.105ns}
[03/15 07:26:42  17741s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/15 07:26:42  17741s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:42  17741s]     Primary reporting skew groups after 'Improving insertion delay':
[03/15 07:26:42  17741s]       skew_group clk/CON: insertion delay [min=0.427, max=0.463, avg=0.442, sd=0.008], skew [0.036 vs 0.057], 100% {0.427, 0.463} (wid=0.050 ws=0.035) (gid=0.443 gs=0.038)
[03/15 07:26:42  17741s]           min path sink: kmem_instance/memory0_reg_73_/CP
[03/15 07:26:42  17741s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 07:26:42  17741s]     Skew group summary after 'Improving insertion delay':
[03/15 07:26:42  17741s]       skew_group clk/CON: insertion delay [min=0.427, max=0.463, avg=0.442, sd=0.008], skew [0.036 vs 0.057], 100% {0.427, 0.463} (wid=0.050 ws=0.035) (gid=0.443 gs=0.038)
[03/15 07:26:42  17741s]     Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:42  17741s]   Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:42  17741s]   Wire Opt OverFix...
[03/15 07:26:42  17741s]     Wire Reduction extra effort...
[03/15 07:26:42  17741s]       Artificially removing short and long paths...
[03/15 07:26:42  17741s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:42  17741s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:42  17741s]       Global shorten wires A0...
[03/15 07:26:42  17741s]         Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:42  17741s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:42  17741s]       Move For Wirelength - core...
[03/15 07:26:44  17743s]         Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=10, resolved=100, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=63, accepted=26
[03/15 07:26:44  17743s]         Max accepted move=61.200um, total accepted move=615.600um, average move=23.677um
[03/15 07:26:45  17744s]         Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=16, resolved=89, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=22, ignoredLeafDriver=0, worse=52, accepted=10
[03/15 07:26:45  17744s]         Max accepted move=59.600um, total accepted move=196.600um, average move=19.660um
[03/15 07:26:45  17745s]         Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=33, resolved=67, predictFail=4, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=21, ignoredLeafDriver=0, worse=26, accepted=15
[03/15 07:26:45  17745s]         Max accepted move=27.800um, total accepted move=185.400um, average move=12.360um
[03/15 07:26:45  17745s]         Legalizer API calls during this step: 247 succeeded with high effort: 247 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:45  17745s]       Move For Wirelength - core done. (took cpu=0:00:03.3 real=0:00:03.3)
[03/15 07:26:45  17745s]       Global shorten wires A1...
[03/15 07:26:46  17745s]         Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:46  17745s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:46  17745s]       Move For Wirelength - core...
[03/15 07:26:46  17745s]         Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=20, resolved=7, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=0, accepted=4
[03/15 07:26:46  17745s]         Max accepted move=5.400um, total accepted move=14.200um, average move=3.550um
[03/15 07:26:46  17746s]         Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=16, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=0, accepted=0
[03/15 07:26:46  17746s]         Max accepted move=0.000um, total accepted move=0.000um
[03/15 07:26:46  17746s]         Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:46  17746s]       Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/15 07:26:46  17746s]       Global shorten wires B...
[03/15 07:26:46  17746s]         Modifying slew-target multiplier from 1 to 0.95
[03/15 07:26:47  17747s]         Reverting slew-target multiplier from 0.95 to 1
[03/15 07:26:47  17747s]         Legalizer API calls during this step: 494 succeeded with high effort: 494 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:47  17747s]       Global shorten wires B done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/15 07:26:47  17747s]       Move For Wirelength - branch...
[03/15 07:26:47  17747s]         Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=0, resolved=26, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=18, accepted=8
[03/15 07:26:47  17747s]         Max accepted move=1.800um, total accepted move=7.400um, average move=0.925um
[03/15 07:26:47  17747s]         Move for wirelength. considered=111, filtered=111, permitted=110, cannotCompute=0, computed=110, moveTooSmall=0, resolved=19, predictFail=18, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[03/15 07:26:47  17747s]         Max accepted move=0.000um, total accepted move=0.000um
[03/15 07:26:47  17747s]         Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:47  17747s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 07:26:47  17747s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/15 07:26:47  17747s]         cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:47  17747s]         cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:47  17747s]         cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:47  17747s]         sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:47  17747s]         wire capacitance : top=0.000pF, trunk=0.589pF, leaf=5.807pF, total=6.396pF
[03/15 07:26:47  17747s]         wire lengths     : top=0.000um, trunk=3728.599um, leaf=33346.334um, total=37074.933um
[03/15 07:26:47  17747s]         hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
[03/15 07:26:47  17747s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/15 07:26:47  17747s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/15 07:26:47  17747s]         Trunk : target=0.105ns count=13 avg=0.073ns sd=0.021ns min=0.012ns max=0.091ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:47  17747s]         Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.081ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 17 <= 0.100ns, 10 <= 0.105ns}
[03/15 07:26:47  17747s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/15 07:26:47  17747s]          Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:48  17747s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/15 07:26:48  17747s]         skew_group clk/CON: insertion delay [min=0.411, max=0.456, avg=0.430, sd=0.011], skew [0.045 vs 0.057], 100% {0.411, 0.456} (wid=0.051 ws=0.037) (gid=0.435 gs=0.041)
[03/15 07:26:48  17747s]             min path sink: kmem_instance/memory10_reg_73_/CP
[03/15 07:26:48  17747s]             max path sink: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/15 07:26:48  17747s]       Skew group summary after 'Wire Reduction extra effort':
[03/15 07:26:48  17747s]         skew_group clk/CON: insertion delay [min=0.411, max=0.456, avg=0.430, sd=0.011], skew [0.045 vs 0.057], 100% {0.411, 0.456} (wid=0.051 ws=0.037) (gid=0.435 gs=0.041)
[03/15 07:26:48  17747s]       Legalizer API calls during this step: 881 succeeded with high effort: 881 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:48  17747s]     Wire Reduction extra effort done. (took cpu=0:00:05.9 real=0:00:05.9)
[03/15 07:26:48  17747s]     Optimizing orientation...
[03/15 07:26:48  17747s]     FlipOpt...
[03/15 07:26:48  17747s]     Optimizing orientation on clock cells...
[03/15 07:26:48  17747s]       Orientation Wirelength Optimization: Attempted = 112 , Succeeded = 21 , Wirelength increased = 89 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/15 07:26:48  17747s]     Optimizing orientation on clock cells done.
[03/15 07:26:48  17747s]     FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:48  17747s]     Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:48  17748s]     Clock DAG stats after 'Wire Opt OverFix':
[03/15 07:26:48  17748s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:48  17748s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:48  17748s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:48  17748s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:48  17748s]       wire capacitance : top=0.000pF, trunk=0.582pF, leaf=5.804pF, total=6.386pF
[03/15 07:26:48  17748s]       wire lengths     : top=0.000um, trunk=3682.598um, leaf=33323.935um, total=37006.533um
[03/15 07:26:48  17748s]       hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
[03/15 07:26:48  17748s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/15 07:26:48  17748s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/15 07:26:48  17748s]       Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:48  17748s]       Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.081ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 71 <= 0.094ns, 17 <= 0.100ns, 9 <= 0.105ns}
[03/15 07:26:48  17748s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/15 07:26:48  17748s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:49  17748s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/15 07:26:49  17748s]       skew_group clk/CON: insertion delay [min=0.408, max=0.456, avg=0.428, sd=0.012], skew [0.048 vs 0.057], 100% {0.408, 0.456} (wid=0.050 ws=0.036) (gid=0.435 gs=0.043)
[03/15 07:26:49  17748s]           min path sink: kmem_instance/memory10_reg_73_/CP
[03/15 07:26:49  17748s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 07:26:49  17748s]     Skew group summary after 'Wire Opt OverFix':
[03/15 07:26:49  17748s]       skew_group clk/CON: insertion delay [min=0.408, max=0.456, avg=0.428, sd=0.012], skew [0.048 vs 0.057], 100% {0.408, 0.456} (wid=0.050 ws=0.036) (gid=0.435 gs=0.043)
[03/15 07:26:49  17748s]     Legalizer API calls during this step: 881 succeeded with high effort: 881 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:49  17748s]   Wire Opt OverFix done. (took cpu=0:00:06.9 real=0:00:06.9)
[03/15 07:26:49  17748s]   Total capacitance is (rise=15.847pF fall=15.621pF), of which (rise=6.386pF fall=6.386pF) is wire, and (rise=9.461pF fall=9.235pF) is gate.
[03/15 07:26:49  17748s]   Stage::Polishing done. (took cpu=0:00:09.9 real=0:00:09.9)
[03/15 07:26:49  17748s]   Stage::Updating netlist...
[03/15 07:26:49  17748s]   Reset timing graph...
[03/15 07:26:49  17748s] Ignoring AAE DB Resetting ...
[03/15 07:26:49  17748s]   Reset timing graph done.
[03/15 07:26:49  17748s]   Setting non-default rules before calling refine place.
[03/15 07:26:49  17748s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2603.1M
[03/15 07:26:49  17748s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.130, REAL:0.127, MEM:2603.1M
[03/15 07:26:49  17748s]   Leaving CCOpt scope - ClockRefiner...
[03/15 07:26:49  17748s]   Assigned high priority to 110 cells.
[03/15 07:26:49  17748s]   Performing Clock Only Refine Place.
[03/15 07:26:49  17748s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[03/15 07:26:49  17748s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2603.1M
[03/15 07:26:49  17748s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2603.1M
[03/15 07:26:49  17748s] z: 2, totalTracks: 1
[03/15 07:26:49  17748s] z: 4, totalTracks: 1
[03/15 07:26:49  17748s] z: 6, totalTracks: 1
[03/15 07:26:49  17748s] z: 8, totalTracks: 1
[03/15 07:26:49  17748s] #spOpts: N=65 mergeVia=F 
[03/15 07:26:49  17748s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2603.1M
[03/15 07:26:49  17749s] Info: 110 insts are soft-fixed.
[03/15 07:26:49  17749s] OPERPROF:       Starting CMU at level 4, MEM:2603.1M
[03/15 07:26:49  17749s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.006, MEM:2603.1M
[03/15 07:26:49  17749s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.113, MEM:2603.1M
[03/15 07:26:49  17749s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2603.1MB).
[03/15 07:26:49  17749s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.191, MEM:2603.1M
[03/15 07:26:49  17749s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.191, MEM:2603.1M
[03/15 07:26:49  17749s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.17
[03/15 07:26:49  17749s] OPERPROF: Starting RefinePlace at level 1, MEM:2603.1M
[03/15 07:26:49  17749s] *** Starting refinePlace (4:55:49 mem=2603.1M) ***
[03/15 07:26:49  17749s] Total net bbox length = 9.828e+05 (5.202e+05 4.626e+05) (ext = 4.236e+04)
[03/15 07:26:49  17749s] Info: 110 insts are soft-fixed.
[03/15 07:26:49  17749s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:26:49  17749s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:26:49  17749s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2603.1M
[03/15 07:26:49  17749s] Starting refinePlace ...
[03/15 07:26:49  17749s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:26:49  17749s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2603.1MB
[03/15 07:26:50  17749s] Statistics of distance of Instance movement in refine placement:
[03/15 07:26:50  17749s]   maximum (X+Y) =         0.00 um
[03/15 07:26:50  17749s]   mean    (X+Y) =         0.00 um
[03/15 07:26:50  17749s] Summary Report:
[03/15 07:26:50  17749s] Instances move: 0 (out of 50871 movable)
[03/15 07:26:50  17749s] Instances flipped: 0
[03/15 07:26:50  17749s] Mean displacement: 0.00 um
[03/15 07:26:50  17749s] Max displacement: 0.00 um 
[03/15 07:26:50  17749s] Total instances moved : 0
[03/15 07:26:50  17749s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.036, MEM:2603.1M
[03/15 07:26:50  17749s] Total net bbox length = 9.828e+05 (5.202e+05 4.626e+05) (ext = 4.236e+04)
[03/15 07:26:50  17749s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2603.1MB
[03/15 07:26:50  17749s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2603.1MB) @(4:55:49 - 4:55:49).
[03/15 07:26:50  17749s] *** Finished refinePlace (4:55:49 mem=2603.1M) ***
[03/15 07:26:50  17749s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.17
[03/15 07:26:50  17749s] OPERPROF: Finished RefinePlace at level 1, CPU:0.210, REAL:0.208, MEM:2603.1M
[03/15 07:26:50  17749s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2603.1M
[03/15 07:26:50  17749s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.120, REAL:0.123, MEM:2603.1M
[03/15 07:26:50  17749s]   Moved 0, flipped 0 and cell swapped 0 of 9214 clock instance(s) during refinement.
[03/15 07:26:50  17749s]   The largest move was 0 microns for .
[03/15 07:26:50  17749s]   Moved 0 and flipped 0 of 110 clock instances (excluding sinks) during refinement
[03/15 07:26:50  17749s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/15 07:26:50  17749s]   Moved 0 and flipped 0 of 9104 clock sinks during refinement.
[03/15 07:26:50  17749s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/15 07:26:50  17749s]   Revert refine place priority changes on 0 cells.
[03/15 07:26:50  17749s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/15 07:26:50  17749s]   Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/15 07:26:50  17749s]   CCOpt::Phase::Implementation done. (took cpu=0:00:17.8 real=0:00:17.8)
[03/15 07:26:50  17749s]   CCOpt::Phase::eGRPC...
[03/15 07:26:50  17749s]   eGR Post Conditioning loop iteration 0...
[03/15 07:26:50  17749s]     Clock implementation routing...
[03/15 07:26:50  17749s]       Leaving CCOpt scope - Routing Tools...
[03/15 07:26:50  17749s] Net route status summary:
[03/15 07:26:50  17749s]   Clock:       111 (unrouted=111, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:50  17749s]   Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:50  17749s]       Routing using eGR only...
[03/15 07:26:50  17749s]         Early Global Route - eGR->NR step...
[03/15 07:26:50  17749s] (ccopt eGR): There are 111 nets for routing of which 111 have one or more fixed wires.
[03/15 07:26:50  17749s] (ccopt eGR): Start to route 111 all nets
[03/15 07:26:50  17749s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17749s] (I)       Started Loading and Dumping File ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17749s] (I)       Reading DB...
[03/15 07:26:50  17749s] (I)       Read data from FE... (mem=2603.1M)
[03/15 07:26:50  17749s] (I)       Read nodes and places... (mem=2603.1M)
[03/15 07:26:50  17749s] (I)       Done Read nodes and places (cpu=0.070s, mem=2603.1M)
[03/15 07:26:50  17749s] (I)       Read nets... (mem=2603.1M)
[03/15 07:26:50  17750s] (I)       Done Read nets (cpu=0.210s, mem=2603.1M)
[03/15 07:26:50  17750s] (I)       Done Read data from FE (cpu=0.280s, mem=2603.1M)
[03/15 07:26:50  17750s] (I)       before initializing RouteDB syMemory usage = 2603.1 MB
[03/15 07:26:50  17750s] (I)       Clean congestion better: true
[03/15 07:26:50  17750s] (I)       Estimate vias on DPT layer: true
[03/15 07:26:50  17750s] (I)       Clean congestion LA rounds: 5
[03/15 07:26:50  17750s] (I)       Layer constraints as soft constraints: true
[03/15 07:26:50  17750s] (I)       Soft top layer         : true
[03/15 07:26:50  17750s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/15 07:26:50  17750s] (I)       Better NDR handling    : true
[03/15 07:26:50  17750s] (I)       Routing cost fix for NDR handling: true
[03/15 07:26:50  17750s] (I)       Update initial WL after Phase 1a: true
[03/15 07:26:50  17750s] (I)       Block tracks for preroutes: true
[03/15 07:26:50  17750s] (I)       Assign IRoute by net group key: true
[03/15 07:26:50  17750s] (I)       Block unroutable channels: true
[03/15 07:26:50  17750s] (I)       Block unroutable channel fix: true
[03/15 07:26:50  17750s] (I)       Block unroutable channels 3D: true
[03/15 07:26:50  17750s] (I)       Check blockage within NDR space in TA: true
[03/15 07:26:50  17750s] (I)       Handle EOL spacing     : true
[03/15 07:26:50  17750s] (I)       Honor MSV route constraint: false
[03/15 07:26:50  17750s] (I)       Maximum routing layer  : 127
[03/15 07:26:50  17750s] (I)       Minimum routing layer  : 2
[03/15 07:26:50  17750s] (I)       Supply scale factor H  : 1.00
[03/15 07:26:50  17750s] (I)       Supply scale factor V  : 1.00
[03/15 07:26:50  17750s] (I)       Tracks used by clock wire: 0
[03/15 07:26:50  17750s] (I)       Reverse direction      : 
[03/15 07:26:50  17750s] (I)       Honor partition pin guides: true
[03/15 07:26:50  17750s] (I)       Route selected nets only: true
[03/15 07:26:50  17750s] (I)       Route secondary PG pins: false
[03/15 07:26:50  17750s] (I)       Second PG max fanout   : 2147483647
[03/15 07:26:50  17750s] (I)       Refine MST             : true
[03/15 07:26:50  17750s] (I)       Honor PRL              : true
[03/15 07:26:50  17750s] (I)       Strong congestion aware: true
[03/15 07:26:50  17750s] (I)       Improved initial location for IRoutes: true
[03/15 07:26:50  17750s] (I)       Multi panel TA         : true
[03/15 07:26:50  17750s] (I)       Penalize wire overlap  : true
[03/15 07:26:50  17750s] (I)       Expand small instance blockage: true
[03/15 07:26:50  17750s] (I)       Reduce via in TA       : true
[03/15 07:26:50  17750s] (I)       SS-aware routing       : true
[03/15 07:26:50  17750s] (I)       Improve tree edge sharing: true
[03/15 07:26:50  17750s] (I)       Improve 2D via estimation: true
[03/15 07:26:50  17750s] (I)       Refine Steiner tree    : true
[03/15 07:26:50  17750s] (I)       Build spine tree       : true
[03/15 07:26:50  17750s] (I)       Model pass through capacity: true
[03/15 07:26:50  17750s] (I)       Extend blockages by a half GCell: true
[03/15 07:26:50  17750s] (I)       Partial layer blockage modeling: true
[03/15 07:26:50  17750s] (I)       Consider pin shapes    : true
[03/15 07:26:50  17750s] (I)       Consider pin shapes for all nodes: true
[03/15 07:26:50  17750s] (I)       Consider NR APA        : true
[03/15 07:26:50  17750s] (I)       Consider IO pin shape  : true
[03/15 07:26:50  17750s] (I)       Fix pin connection bug : true
[03/15 07:26:50  17750s] (I)       Consider layer RC for local wires: true
[03/15 07:26:50  17750s] (I)       LA-aware pin escape length: 2
[03/15 07:26:50  17750s] (I)       Split for must join    : true
[03/15 07:26:50  17750s] (I)       Route guide main branches file: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgfJ65q2z.trunk.1
[03/15 07:26:50  17750s] (I)       Route guide min downstream WL type: SUBTREE
[03/15 07:26:50  17750s] (I)       Routing effort level   : 10000
[03/15 07:26:50  17750s] (I)       Special modeling for N7: 0
[03/15 07:26:50  17750s] (I)       Special modeling for N6: 0
[03/15 07:26:50  17750s] (I)       N3 special modeling    : 0
[03/15 07:26:50  17750s] (I)       Special modeling for N5 v6: 0
[03/15 07:26:50  17750s] (I)       Special settings for S3: 0
[03/15 07:26:50  17750s] (I)       Special settings for S4: 0
[03/15 07:26:50  17750s] (I)       Special settings for S5 v2: 0
[03/15 07:26:50  17750s] (I)       Special settings for S7: 0
[03/15 07:26:50  17750s] (I)       Special settings for S8: 0
[03/15 07:26:50  17750s] (I)       Prefer layer length threshold: 8
[03/15 07:26:50  17750s] (I)       Overflow penalty cost  : 10
[03/15 07:26:50  17750s] (I)       A-star cost            : 0.30
[03/15 07:26:50  17750s] (I)       Misalignment cost      : 10.00
[03/15 07:26:50  17750s] (I)       Threshold for short IRoute: 6
[03/15 07:26:50  17750s] (I)       Via cost during post routing: 1.00
[03/15 07:26:50  17750s] (I)       source-to-sink ratio   : 0.30
[03/15 07:26:50  17750s] (I)       Scenic ratio bound     : 3.00
[03/15 07:26:50  17750s] (I)       Segment layer relax scenic ratio: 1.25
[03/15 07:26:50  17750s] (I)       Source-sink aware LA ratio: 0.50
[03/15 07:26:50  17750s] (I)       PG-aware similar topology routing: true
[03/15 07:26:50  17750s] (I)       Maze routing via cost fix: true
[03/15 07:26:50  17750s] (I)       Apply PRL on PG terms  : true
[03/15 07:26:50  17750s] (I)       Apply PRL on obs objects: true
[03/15 07:26:50  17750s] (I)       Handle range-type spacing rules: true
[03/15 07:26:50  17750s] (I)       Apply function for special wires: true
[03/15 07:26:50  17750s] (I)       Layer by layer blockage reading: true
[03/15 07:26:50  17750s] (I)       Offset calculation fix : true
[03/15 07:26:50  17750s] (I)       Parallel spacing query fix: true
[03/15 07:26:50  17750s] (I)       Force source to root IR: true
[03/15 07:26:50  17750s] (I)       Layer Weights          : L2:4 L3:2.5
[03/15 07:26:50  17750s] (I)       Route stripe layer range: 
[03/15 07:26:50  17750s] (I)       Honor partition fences : 
[03/15 07:26:50  17750s] (I)       Honor partition pin    : 
[03/15 07:26:50  17750s] (I)       Honor partition fences with feedthrough: 
[03/15 07:26:50  17750s] (I)       Do not relax to DPT layer: true
[03/15 07:26:50  17750s] (I)       Pass through capacity modeling: true
[03/15 07:26:50  17750s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 07:26:50  17750s] (I)       Use row-based GCell size
[03/15 07:26:50  17750s] (I)       Use row-based GCell align
[03/15 07:26:50  17750s] (I)       GCell unit size   : 3600
[03/15 07:26:50  17750s] (I)       GCell multiplier  : 1
[03/15 07:26:50  17750s] (I)       GCell row height  : 3600
[03/15 07:26:50  17750s] (I)       Actual row height : 3600
[03/15 07:26:50  17750s] (I)       GCell align ref   : 20000 20000
[03/15 07:26:50  17750s] [NR-eGR] Track table information for default rule: 
[03/15 07:26:50  17750s] [NR-eGR] M1 has no routable track
[03/15 07:26:50  17750s] [NR-eGR] M2 has single uniform track structure
[03/15 07:26:50  17750s] [NR-eGR] M3 has single uniform track structure
[03/15 07:26:50  17750s] [NR-eGR] M4 has single uniform track structure
[03/15 07:26:50  17750s] [NR-eGR] M5 has single uniform track structure
[03/15 07:26:50  17750s] [NR-eGR] M6 has single uniform track structure
[03/15 07:26:50  17750s] [NR-eGR] M7 has single uniform track structure
[03/15 07:26:50  17750s] [NR-eGR] M8 has single uniform track structure
[03/15 07:26:50  17750s] (I)       ===========================================================================
[03/15 07:26:50  17750s] (I)       == Report All Rule Vias ==
[03/15 07:26:50  17750s] (I)       ===========================================================================
[03/15 07:26:50  17750s] (I)        Via Rule : (Default)
[03/15 07:26:50  17750s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 07:26:50  17750s] (I)       ---------------------------------------------------------------------------
[03/15 07:26:50  17750s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/15 07:26:50  17750s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 07:26:50  17750s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 07:26:50  17750s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 07:26:50  17750s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/15 07:26:50  17750s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/15 07:26:50  17750s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/15 07:26:50  17750s] (I)        8    0 : ---                         0 : ---                      
[03/15 07:26:50  17750s] (I)       ===========================================================================
[03/15 07:26:50  17750s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] [NR-eGR] Read 696 PG shapes
[03/15 07:26:50  17750s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] [NR-eGR] #Routing Blockages  : 0
[03/15 07:26:50  17750s] [NR-eGR] #Instance Blockages : 0
[03/15 07:26:50  17750s] [NR-eGR] #PG Blockages       : 696
[03/15 07:26:50  17750s] [NR-eGR] #Bump Blockages     : 0
[03/15 07:26:50  17750s] [NR-eGR] #Boundary Blockages : 0
[03/15 07:26:50  17750s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 07:26:50  17750s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 07:26:50  17750s] (I)       readDataFromPlaceDB
[03/15 07:26:50  17750s] (I)       Read net information..
[03/15 07:26:50  17750s] [NR-eGR] Read numTotalNets=54678  numIgnoredNets=54567
[03/15 07:26:50  17750s] (I)       Read testcase time = 0.000 seconds
[03/15 07:26:50  17750s] 
[03/15 07:26:50  17750s] [NR-eGR] Connected 0 must-join pins/ports
[03/15 07:26:50  17750s] (I)       early_global_route_priority property id does not exist.
[03/15 07:26:50  17750s] (I)       Start initializing grid graph
[03/15 07:26:50  17750s] (I)       End initializing grid graph
[03/15 07:26:50  17750s] (I)       Model blockages into capacity
[03/15 07:26:50  17750s] (I)       Read Num Blocks=696  Num Prerouted Wires=0  Num CS=0
[03/15 07:26:50  17750s] (I)       Started Modeling ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Modeling Layer 1 ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Modeling Layer 2 ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[03/15 07:26:50  17750s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Modeling Layer 3 ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[03/15 07:26:50  17750s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Modeling Layer 4 ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Layer 3 (V) : #blockages 180 : #preroutes 0
[03/15 07:26:50  17750s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Modeling Layer 5 ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:50  17750s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Modeling Layer 6 ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:50  17750s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Modeling Layer 7 ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:50  17750s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Modeling Layer 8 ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:50  17750s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       -- layer congestion ratio --
[03/15 07:26:50  17750s] (I)       Layer 1 : 0.100000
[03/15 07:26:50  17750s] (I)       Layer 2 : 0.700000
[03/15 07:26:50  17750s] (I)       Layer 3 : 0.700000
[03/15 07:26:50  17750s] (I)       Layer 4 : 1.000000
[03/15 07:26:50  17750s] (I)       Layer 5 : 1.000000
[03/15 07:26:50  17750s] (I)       Layer 6 : 1.000000
[03/15 07:26:50  17750s] (I)       Layer 7 : 1.000000
[03/15 07:26:50  17750s] (I)       Layer 8 : 1.000000
[03/15 07:26:50  17750s] (I)       ----------------------------
[03/15 07:26:50  17750s] (I)       Moved 0 terms for better access 
[03/15 07:26:50  17750s] (I)       Number of ignored nets = 0
[03/15 07:26:50  17750s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 07:26:50  17750s] (I)       Number of clock nets = 111.  Ignored: No
[03/15 07:26:50  17750s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 07:26:50  17750s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 07:26:50  17750s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 07:26:50  17750s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 07:26:50  17750s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 07:26:50  17750s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 07:26:50  17750s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 07:26:50  17750s] [NR-eGR] There are 111 clock nets ( 111 with NDR ).
[03/15 07:26:50  17750s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2603.1 MB
[03/15 07:26:50  17750s] (I)       Ndr track 0 does not exist
[03/15 07:26:50  17750s] (I)       Ndr track 0 does not exist
[03/15 07:26:50  17750s] (I)       Layer1  viaCost=300.00
[03/15 07:26:50  17750s] (I)       Layer2  viaCost=100.00
[03/15 07:26:50  17750s] (I)       Layer3  viaCost=100.00
[03/15 07:26:50  17750s] (I)       Layer4  viaCost=100.00
[03/15 07:26:50  17750s] (I)       Layer5  viaCost=100.00
[03/15 07:26:50  17750s] (I)       Layer6  viaCost=200.00
[03/15 07:26:50  17750s] (I)       Layer7  viaCost=100.00
[03/15 07:26:50  17750s] (I)       ---------------------Grid Graph Info--------------------
[03/15 07:26:50  17750s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 07:26:50  17750s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 07:26:50  17750s] (I)       Site width          :   400  (dbu)
[03/15 07:26:50  17750s] (I)       Row height          :  3600  (dbu)
[03/15 07:26:50  17750s] (I)       GCell row height    :  3600  (dbu)
[03/15 07:26:50  17750s] (I)       GCell width         :  3600  (dbu)
[03/15 07:26:50  17750s] (I)       GCell height        :  3600  (dbu)
[03/15 07:26:50  17750s] (I)       Grid                :   359   358     8
[03/15 07:26:50  17750s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 07:26:50  17750s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 07:26:50  17750s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 07:26:50  17750s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 07:26:50  17750s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 07:26:50  17750s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:50  17750s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:50  17750s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 07:26:50  17750s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 07:26:50  17750s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 07:26:50  17750s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 07:26:50  17750s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 07:26:50  17750s] (I)       --------------------------------------------------------
[03/15 07:26:50  17750s] 
[03/15 07:26:50  17750s] [NR-eGR] ============ Routing rule table ============
[03/15 07:26:50  17750s] [NR-eGR] Rule id: 0  Nets: 111 
[03/15 07:26:50  17750s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 07:26:50  17750s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 07:26:50  17750s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 07:26:50  17750s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:50  17750s] [NR-eGR] Rule id: 1  Nets: 0 
[03/15 07:26:50  17750s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 07:26:50  17750s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 07:26:50  17750s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:50  17750s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:50  17750s] [NR-eGR] ========================================
[03/15 07:26:50  17750s] [NR-eGR] 
[03/15 07:26:50  17750s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 07:26:50  17750s] (I)       blocked tracks on layer2 : = 31524 / 1158130 (2.72%)
[03/15 07:26:50  17750s] (I)       blocked tracks on layer3 : = 1736 / 1156698 (0.15%)
[03/15 07:26:50  17750s] (I)       blocked tracks on layer4 : = 110876 / 1158130 (9.57%)
[03/15 07:26:50  17750s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 07:26:50  17750s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 07:26:50  17750s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 07:26:50  17750s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 07:26:50  17750s] (I)       After initializing earlyGlobalRoute syMemory usage = 2603.1 MB
[03/15 07:26:50  17750s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Started Global Routing ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       ============= Initialization =============
[03/15 07:26:50  17750s] (I)       totalPins=9325  totalGlobalPin=9257 (99.27%)
[03/15 07:26:50  17750s] (I)       Started Build MST ( Curr Mem: 2603.11 MB )
[03/15 07:26:50  17750s] (I)       Generate topology with single threads
[03/15 07:26:51  17750s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       total 2D Cap : 2202635 = (1155215 H, 1047420 V)
[03/15 07:26:51  17750s] [NR-eGR] Layer group 1: route 111 net(s) in layer range [3, 4]
[03/15 07:26:51  17750s] (I)       ============  Phase 1a Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1a ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[03/15 07:26:51  17750s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 19674 = (8871 H, 10803 V) = (0.77% H, 1.03% V) = (1.597e+04um H, 1.945e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1b Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1b ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 19674 = (8872 H, 10802 V) = (0.77% H, 1.03% V) = (1.597e+04um H, 1.944e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 3.541320e+04um
[03/15 07:26:51  17750s] (I)       ============  Phase 1c Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1c ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Level2 Grid: 72 x 72
[03/15 07:26:51  17750s] (I)       Started Two Level Routing ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 19674 = (8872 H, 10802 V) = (0.77% H, 1.03% V) = (1.597e+04um H, 1.944e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1d Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1d ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 19862 = (9070 H, 10792 V) = (0.79% H, 1.03% V) = (1.633e+04um H, 1.943e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1e Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1e ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 19862 = (9070 H, 10792 V) = (0.79% H, 1.03% V) = (1.633e+04um H, 1.943e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.575160e+04um
[03/15 07:26:51  17750s] [NR-eGR] 
[03/15 07:26:51  17750s] (I)       ============  Phase 1f Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1f ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 19868 = (9081 H, 10787 V) = (0.79% H, 1.03% V) = (1.635e+04um H, 1.942e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1g Route ============
[03/15 07:26:51  17750s] (I)       Started Post Routing ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Post Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 19731 = (8979 H, 10752 V) = (0.78% H, 1.03% V) = (1.616e+04um H, 1.935e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       numNets=111  numFullyRipUpNets=84  numPartialRipUpNets=84 routedWL=4327
[03/15 07:26:51  17750s] [NR-eGR] Create a new net group with 84 nets and layer range [3, 6]
[03/15 07:26:51  17750s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Running layer assignment with 1 threads
[03/15 07:26:51  17750s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Started Build MST ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Generate topology with single threads
[03/15 07:26:51  17750s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       total 2D Cap : 4517481 = (2311931 H, 2205550 V)
[03/15 07:26:51  17750s] [NR-eGR] Layer group 2: route 84 net(s) in layer range [3, 6]
[03/15 07:26:51  17750s] (I)       ============  Phase 1a Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1a ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 34979 = (15799 H, 19180 V) = (0.68% H, 0.87% V) = (2.844e+04um H, 3.452e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1b Route ============
[03/15 07:26:51  17750s] (I)       Usage: 34979 = (15799 H, 19180 V) = (0.68% H, 0.87% V) = (2.844e+04um H, 3.452e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.296220e+04um
[03/15 07:26:51  17750s] (I)       ============  Phase 1c Route ============
[03/15 07:26:51  17750s] (I)       Usage: 34979 = (15799 H, 19180 V) = (0.68% H, 0.87% V) = (2.844e+04um H, 3.452e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1d Route ============
[03/15 07:26:51  17750s] (I)       Usage: 34979 = (15799 H, 19180 V) = (0.68% H, 0.87% V) = (2.844e+04um H, 3.452e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1e Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1e ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 34979 = (15799 H, 19180 V) = (0.68% H, 0.87% V) = (2.844e+04um H, 3.452e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.296220e+04um
[03/15 07:26:51  17750s] [NR-eGR] 
[03/15 07:26:51  17750s] (I)       ============  Phase 1f Route ============
[03/15 07:26:51  17750s] (I)       Usage: 34979 = (15799 H, 19180 V) = (0.68% H, 0.87% V) = (2.844e+04um H, 3.452e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1g Route ============
[03/15 07:26:51  17750s] (I)       Started Post Routing ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 34925 = (15817 H, 19108 V) = (0.68% H, 0.87% V) = (2.847e+04um H, 3.439e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       numNets=84  numFullyRipUpNets=60  numPartialRipUpNets=60 routedWL=4278
[03/15 07:26:51  17750s] [NR-eGR] Create a new net group with 60 nets and layer range [3, 8]
[03/15 07:26:51  17750s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Running layer assignment with 1 threads
[03/15 07:26:51  17750s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Started Build MST ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Generate topology with single threads
[03/15 07:26:51  17750s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       total 2D Cap : 5096099 = (2601285 H, 2494814 V)
[03/15 07:26:51  17750s] [NR-eGR] Layer group 3: route 60 net(s) in layer range [3, 8]
[03/15 07:26:51  17750s] (I)       ============  Phase 1a Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1a ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 45887 = (20696 H, 25191 V) = (0.80% H, 1.01% V) = (3.725e+04um H, 4.534e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1b Route ============
[03/15 07:26:51  17750s] (I)       Usage: 45887 = (20696 H, 25191 V) = (0.80% H, 1.01% V) = (3.725e+04um H, 4.534e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.259660e+04um
[03/15 07:26:51  17750s] (I)       ============  Phase 1c Route ============
[03/15 07:26:51  17750s] (I)       Usage: 45887 = (20696 H, 25191 V) = (0.80% H, 1.01% V) = (3.725e+04um H, 4.534e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1d Route ============
[03/15 07:26:51  17750s] (I)       Usage: 45887 = (20696 H, 25191 V) = (0.80% H, 1.01% V) = (3.725e+04um H, 4.534e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1e Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1e ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 45887 = (20696 H, 25191 V) = (0.80% H, 1.01% V) = (3.725e+04um H, 4.534e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.259660e+04um
[03/15 07:26:51  17750s] [NR-eGR] 
[03/15 07:26:51  17750s] (I)       ============  Phase 1f Route ============
[03/15 07:26:51  17750s] (I)       Usage: 45887 = (20696 H, 25191 V) = (0.80% H, 1.01% V) = (3.725e+04um H, 4.534e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1g Route ============
[03/15 07:26:51  17750s] (I)       Started Post Routing ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 45840 = (20701 H, 25139 V) = (0.80% H, 1.01% V) = (3.726e+04um H, 4.525e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       numNets=60  numFullyRipUpNets=0  numPartialRipUpNets=26 routedWL=6313
[03/15 07:26:51  17750s] [NR-eGR] Create a new net group with 26 nets and layer range [2, 8]
[03/15 07:26:51  17750s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Running layer assignment with 1 threads
[03/15 07:26:51  17750s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Started Build MST ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Generate topology with single threads
[03/15 07:26:51  17750s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       total 2D Cap : 6223406 = (2601285 H, 3622121 V)
[03/15 07:26:51  17750s] [NR-eGR] Layer group 4: route 26 net(s) in layer range [2, 8]
[03/15 07:26:51  17750s] (I)       ============  Phase 1a Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1a ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 54972 = (24821 H, 30151 V) = (0.95% H, 0.83% V) = (4.468e+04um H, 5.427e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1b Route ============
[03/15 07:26:51  17750s] (I)       Usage: 54972 = (24821 H, 30151 V) = (0.95% H, 0.83% V) = (4.468e+04um H, 5.427e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.894960e+04um
[03/15 07:26:51  17750s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 07:26:51  17750s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 07:26:51  17750s] (I)       ============  Phase 1c Route ============
[03/15 07:26:51  17750s] (I)       Usage: 54972 = (24821 H, 30151 V) = (0.95% H, 0.83% V) = (4.468e+04um H, 5.427e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1d Route ============
[03/15 07:26:51  17750s] (I)       Usage: 54972 = (24821 H, 30151 V) = (0.95% H, 0.83% V) = (4.468e+04um H, 5.427e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1e Route ============
[03/15 07:26:51  17750s] (I)       Started Phase 1e ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 54972 = (24821 H, 30151 V) = (0.95% H, 0.83% V) = (4.468e+04um H, 5.427e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.894960e+04um
[03/15 07:26:51  17750s] [NR-eGR] 
[03/15 07:26:51  17750s] (I)       ============  Phase 1f Route ============
[03/15 07:26:51  17750s] (I)       Usage: 54972 = (24821 H, 30151 V) = (0.95% H, 0.83% V) = (4.468e+04um H, 5.427e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       ============  Phase 1g Route ============
[03/15 07:26:51  17750s] (I)       Started Post Routing ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Usage: 54957 = (24820 H, 30137 V) = (0.95% H, 0.83% V) = (4.468e+04um H, 5.425e+04um V)
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Running layer assignment with 1 threads
[03/15 07:26:51  17750s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       
[03/15 07:26:51  17750s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 07:26:51  17750s] [NR-eGR]                        OverCon            
[03/15 07:26:51  17750s] [NR-eGR]                         #Gcell     %Gcell
[03/15 07:26:51  17750s] [NR-eGR]       Layer                (1)    OverCon 
[03/15 07:26:51  17750s] [NR-eGR] ----------------------------------------------
[03/15 07:26:51  17750s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR]      M4  (4)         6( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR] ----------------------------------------------
[03/15 07:26:51  17750s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[03/15 07:26:51  17750s] [NR-eGR] 
[03/15 07:26:51  17750s] (I)       Finished Global Routing ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       total 2D Cap : 6223517 = (2601349 H, 3622168 V)
[03/15 07:26:51  17750s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 07:26:51  17750s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 07:26:51  17750s] (I)       ============= track Assignment ============
[03/15 07:26:51  17750s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Started Greedy Track Assignment ( Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 07:26:51  17750s] (I)       Running track assignment with 1 threads
[03/15 07:26:51  17750s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] (I)       Run Multi-thread track assignment
[03/15 07:26:51  17750s] (I)       Finished Greedy Track Assignment ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2603.11 MB )
[03/15 07:26:51  17750s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:51  17750s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183678
[03/15 07:26:51  17750s] [NR-eGR]     M2  (2V) length: 3.392932e+05um, number of vias: 250021
[03/15 07:26:51  17750s] [NR-eGR]     M3  (3H) length: 3.968692e+05um, number of vias: 27341
[03/15 07:26:51  17750s] [NR-eGR]     M4  (4V) length: 1.479723e+05um, number of vias: 12985
[03/15 07:26:51  17750s] [NR-eGR]     M5  (5H) length: 1.325621e+05um, number of vias: 8684
[03/15 07:26:51  17750s] [NR-eGR]     M6  (6V) length: 1.530646e+04um, number of vias: 7987
[03/15 07:26:51  17750s] [NR-eGR]     M7  (7H) length: 6.326500e+04um, number of vias: 9480
[03/15 07:26:51  17750s] [NR-eGR]     M8  (8V) length: 4.089153e+04um, number of vias: 0
[03/15 07:26:51  17750s] [NR-eGR] Total length: 1.136160e+06um, number of vias: 500176
[03/15 07:26:51  17750s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:51  17750s] [NR-eGR] Total eGR-routed clock nets wire length: 3.663340e+04um 
[03/15 07:26:51  17750s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:51  17750s] [NR-eGR] Report for selected net(s) only.
[03/15 07:26:51  17750s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9324
[03/15 07:26:51  17750s] [NR-eGR]     M2  (2V) length: 8.477200e+03um, number of vias: 10955
[03/15 07:26:51  17750s] [NR-eGR]     M3  (3H) length: 1.573470e+04um, number of vias: 4789
[03/15 07:26:51  17750s] [NR-eGR]     M4  (4V) length: 1.098760e+04um, number of vias: 370
[03/15 07:26:51  17750s] [NR-eGR]     M5  (5H) length: 1.047900e+03um, number of vias: 184
[03/15 07:26:51  17750s] [NR-eGR]     M6  (6V) length: 3.860000e+02um, number of vias: 0
[03/15 07:26:51  17750s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/15 07:26:51  17750s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/15 07:26:51  17750s] [NR-eGR] Total length: 3.663340e+04um, number of vias: 25622
[03/15 07:26:51  17750s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:51  17750s] [NR-eGR] Total routed clock nets wire length: 3.663340e+04um, number of vias: 25622
[03/15 07:26:51  17750s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:51  17751s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.26 sec, Curr Mem: 2562.11 MB )
[03/15 07:26:51  17751s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgfJ65q2z
[03/15 07:26:51  17751s]         Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/15 07:26:51  17751s] Set FIXED routing status on 111 net(s)
[03/15 07:26:51  17751s]       Routing using eGR only done.
[03/15 07:26:51  17751s] Net route status summary:
[03/15 07:26:51  17751s]   Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=111, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:51  17751s]   Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:51  17751s] 
[03/15 07:26:51  17751s] CCOPT: Done with clock implementation routing.
[03/15 07:26:51  17751s] 
[03/15 07:26:51  17751s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.7 real=0:00:01.7)
[03/15 07:26:51  17751s]     Clock implementation routing done.
[03/15 07:26:51  17751s]     Leaving CCOpt scope - extractRC...
[03/15 07:26:51  17751s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/15 07:26:51  17751s] Extraction called for design 'core' of instances=50871 and nets=58719 using extraction engine 'preRoute' .
[03/15 07:26:51  17751s] PreRoute RC Extraction called for design core.
[03/15 07:26:51  17751s] RC Extraction called in multi-corner(2) mode.
[03/15 07:26:51  17751s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 07:26:51  17751s] RCMode: PreRoute
[03/15 07:26:51  17751s]       RC Corner Indexes            0       1   
[03/15 07:26:51  17751s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 07:26:51  17751s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 07:26:51  17751s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 07:26:51  17751s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 07:26:51  17751s] Shrink Factor                : 1.00000
[03/15 07:26:51  17751s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 07:26:51  17751s] Using capacitance table file ...
[03/15 07:26:52  17751s] LayerId::1 widthSet size::4
[03/15 07:26:52  17751s] LayerId::2 widthSet size::4
[03/15 07:26:52  17751s] LayerId::3 widthSet size::4
[03/15 07:26:52  17751s] LayerId::4 widthSet size::4
[03/15 07:26:52  17751s] LayerId::5 widthSet size::4
[03/15 07:26:52  17751s] LayerId::6 widthSet size::4
[03/15 07:26:52  17751s] LayerId::7 widthSet size::4
[03/15 07:26:52  17751s] LayerId::8 widthSet size::4
[03/15 07:26:52  17751s] Updating RC grid for preRoute extraction ...
[03/15 07:26:52  17751s] Initializing multi-corner capacitance tables ... 
[03/15 07:26:52  17751s] Initializing multi-corner resistance tables ...
[03/15 07:26:52  17751s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296594 ; uaWl: 0.903259 ; uaWlH: 0.256994 ; aWlH: 0.095500 ; Pmax: 0.832700 ; wcR: 0.636400 ; newSi: 0.101700 ; pMod: 82 ; 
[03/15 07:26:52  17751s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2562.109M)
[03/15 07:26:52  17751s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 07:26:52  17751s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/15 07:26:52  17752s] OPERPROF: Starting DPlace-Init at level 1, MEM:2562.1M
[03/15 07:26:52  17752s] z: 2, totalTracks: 1
[03/15 07:26:52  17752s] z: 4, totalTracks: 1
[03/15 07:26:52  17752s] z: 6, totalTracks: 1
[03/15 07:26:52  17752s] z: 8, totalTracks: 1
[03/15 07:26:52  17752s] #spOpts: N=65 mergeVia=F 
[03/15 07:26:52  17752s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2562.1M
[03/15 07:26:52  17752s] OPERPROF:     Starting CMU at level 3, MEM:2562.1M
[03/15 07:26:52  17752s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2562.1M
[03/15 07:26:52  17752s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:2562.1M
[03/15 07:26:52  17752s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2562.1MB).
[03/15 07:26:52  17752s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.190, MEM:2562.1M
[03/15 07:26:52  17752s]     Calling post conditioning for eGRPC...
[03/15 07:26:52  17752s]       eGRPC...
[03/15 07:26:52  17752s]         eGRPC active optimizations:
[03/15 07:26:52  17752s]          - Move Down
[03/15 07:26:52  17752s]          - Downsizing before DRV sizing
[03/15 07:26:52  17752s]          - DRV fixing with cell sizing
[03/15 07:26:52  17752s]          - Move to fanout
[03/15 07:26:52  17752s]          - Cloning
[03/15 07:26:52  17752s]         
[03/15 07:26:52  17752s]         Currently running CTS, using active skew data
[03/15 07:26:52  17752s]         Reset bufferability constraints...
[03/15 07:26:52  17752s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/15 07:26:52  17752s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 07:26:52  17752s] End AAE Lib Interpolated Model. (MEM=2562.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:26:53  17752s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:53  17752s]         Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:53  17752s]         Clock DAG stats eGRPC initial state:
[03/15 07:26:53  17752s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:53  17752s]           cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:53  17752s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:53  17752s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:53  17752s]           wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
[03/15 07:26:53  17752s]           wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
[03/15 07:26:53  17752s]           hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
[03/15 07:26:53  17752s]         Clock DAG net violations eGRPC initial state: none
[03/15 07:26:53  17752s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/15 07:26:53  17752s]           Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:53  17752s]           Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
[03/15 07:26:53  17752s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/15 07:26:53  17752s]            Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:53  17752s]         Primary reporting skew groups eGRPC initial state:
[03/15 07:26:53  17752s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:53  17752s]               min path sink: kmem_instance/memory10_reg_73_/CP
[03/15 07:26:53  17752s]               max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:26:53  17752s]         Skew group summary eGRPC initial state:
[03/15 07:26:53  17752s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:53  17752s]         Moving buffers...
[03/15 07:26:53  17752s]         Violation analysis...
[03/15 07:26:53  17753s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:53  17753s]         Clock DAG stats eGRPC after moving buffers:
[03/15 07:26:53  17753s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:53  17753s]           cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:53  17753s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:53  17753s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:53  17753s]           wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
[03/15 07:26:53  17753s]           wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
[03/15 07:26:53  17753s]           hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
[03/15 07:26:53  17753s]         Clock DAG net violations eGRPC after moving buffers: none
[03/15 07:26:53  17753s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[03/15 07:26:53  17753s]           Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:53  17753s]           Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
[03/15 07:26:53  17753s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[03/15 07:26:53  17753s]            Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:53  17753s]         Primary reporting skew groups eGRPC after moving buffers:
[03/15 07:26:53  17753s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:53  17753s]               min path sink: kmem_instance/memory10_reg_73_/CP
[03/15 07:26:53  17753s]               max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:26:53  17753s]         Skew group summary eGRPC after moving buffers:
[03/15 07:26:53  17753s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:53  17753s]         Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:53  17753s]         Initial Pass of Downsizing Clock Tree Cells...
[03/15 07:26:54  17753s]         Artificially removing long paths...
[03/15 07:26:54  17753s]           Artificially shortened 275 long paths. The largest offset applied was 0.005ns.
[03/15 07:26:54  17753s]           
[03/15 07:26:54  17753s]           
[03/15 07:26:54  17753s]           Skew Group Offsets:
[03/15 07:26:54  17753s]           
[03/15 07:26:54  17753s]           ----------------------------------------------------------------------------------------
[03/15 07:26:54  17753s]           Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
[03/15 07:26:54  17753s]                         Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[03/15 07:26:54  17753s]           ----------------------------------------------------------------------------------------
[03/15 07:26:54  17753s]           clk/CON       9104       275        3.021%      0.005ns       0.455ns         0.450ns
[03/15 07:26:54  17753s]           ----------------------------------------------------------------------------------------
[03/15 07:26:54  17753s]           
[03/15 07:26:54  17753s]           Offsets Histogram:
[03/15 07:26:54  17753s]           
[03/15 07:26:54  17753s]           -------------------------------
[03/15 07:26:54  17753s]           From (ns)    To (ns)      Count
[03/15 07:26:54  17753s]           -------------------------------
[03/15 07:26:54  17753s]           below          0.000         2
[03/15 07:26:54  17753s]             0.000      and above     273
[03/15 07:26:54  17753s]           -------------------------------
[03/15 07:26:54  17753s]           
[03/15 07:26:54  17753s]           Mean=0.002ns Median=0.002ns Std.Dev=0.001ns
[03/15 07:26:54  17753s]           
[03/15 07:26:54  17753s]           
[03/15 07:26:54  17753s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:54  17753s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/15 07:26:54  17753s]         Modifying slew-target multiplier from 1 to 0.9
[03/15 07:26:54  17753s]         Downsizing prefiltering...
[03/15 07:26:54  17753s]         Downsizing prefiltering done.
[03/15 07:26:54  17753s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:26:54  17753s]         DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 99, numSkippedDueToCloseToSkewTarget = 8
[03/15 07:26:54  17753s]         CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[03/15 07:26:54  17753s]         Reverting slew-target multiplier from 0.9 to 1
[03/15 07:26:54  17753s]         Reverting Artificially removing long paths...
[03/15 07:26:54  17753s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 07:26:54  17753s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:26:54  17753s]         Clock DAG stats eGRPC after downsizing:
[03/15 07:26:54  17753s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:54  17753s]           cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:54  17753s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:54  17753s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:54  17753s]           wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
[03/15 07:26:54  17753s]           wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
[03/15 07:26:54  17753s]           hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
[03/15 07:26:54  17753s]         Clock DAG net violations eGRPC after downsizing: none
[03/15 07:26:54  17753s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[03/15 07:26:54  17753s]           Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:54  17753s]           Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
[03/15 07:26:54  17753s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[03/15 07:26:54  17753s]            Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:54  17753s]         Primary reporting skew groups eGRPC after downsizing:
[03/15 07:26:54  17753s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:54  17753s]               min path sink: kmem_instance/memory10_reg_73_/CP
[03/15 07:26:54  17753s]               max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:26:54  17753s]         Skew group summary eGRPC after downsizing:
[03/15 07:26:54  17753s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:54  17753s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/15 07:26:54  17753s]         Fixing DRVs...
[03/15 07:26:54  17753s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:26:54  17753s]         CCOpt-eGRPC: considered: 111, tested: 111, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/15 07:26:54  17753s]         
[03/15 07:26:54  17753s]         PRO Statistics: Fix DRVs (cell sizing):
[03/15 07:26:54  17753s]         =======================================
[03/15 07:26:54  17753s]         
[03/15 07:26:54  17753s]         Cell changes by Net Type:
[03/15 07:26:54  17753s]         
[03/15 07:26:54  17753s]         -------------------------------------------------------------------------------------------------
[03/15 07:26:54  17753s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/15 07:26:54  17753s]         -------------------------------------------------------------------------------------------------
[03/15 07:26:54  17753s]         top                0            0           0            0                    0                0
[03/15 07:26:54  17753s]         trunk              0            0           0            0                    0                0
[03/15 07:26:54  17753s]         leaf               0            0           0            0                    0                0
[03/15 07:26:54  17753s]         -------------------------------------------------------------------------------------------------
[03/15 07:26:54  17753s]         Total              0            0           0            0                    0                0
[03/15 07:26:54  17753s]         -------------------------------------------------------------------------------------------------
[03/15 07:26:54  17753s]         
[03/15 07:26:54  17753s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/15 07:26:54  17753s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/15 07:26:54  17753s]         
[03/15 07:26:54  17753s]         Clock DAG stats eGRPC after DRV fixing:
[03/15 07:26:54  17753s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:54  17753s]           cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:54  17753s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:54  17753s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:54  17753s]           wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
[03/15 07:26:54  17753s]           wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
[03/15 07:26:54  17753s]           hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
[03/15 07:26:54  17753s]         Clock DAG net violations eGRPC after DRV fixing: none
[03/15 07:26:54  17753s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[03/15 07:26:54  17754s]           Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:54  17754s]           Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
[03/15 07:26:54  17754s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[03/15 07:26:54  17754s]            Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:54  17754s]         Primary reporting skew groups eGRPC after DRV fixing:
[03/15 07:26:54  17754s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:54  17754s]               min path sink: kmem_instance/memory10_reg_73_/CP
[03/15 07:26:54  17754s]               max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:26:54  17754s]         Skew group summary eGRPC after DRV fixing:
[03/15 07:26:54  17754s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:54  17754s]         Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         Slew Diagnostics: After DRV fixing
[03/15 07:26:54  17754s]         ==================================
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         Global Causes:
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         -------------------------------------
[03/15 07:26:54  17754s]         Cause
[03/15 07:26:54  17754s]         -------------------------------------
[03/15 07:26:54  17754s]         DRV fixing with buffering is disabled
[03/15 07:26:54  17754s]         -------------------------------------
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         Top 5 overslews:
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         ---------------------------------
[03/15 07:26:54  17754s]         Overslew    Causes    Driving Pin
[03/15 07:26:54  17754s]         ---------------------------------
[03/15 07:26:54  17754s]           (empty table)
[03/15 07:26:54  17754s]         ---------------------------------
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         -------------------
[03/15 07:26:54  17754s]         Cause    Occurences
[03/15 07:26:54  17754s]         -------------------
[03/15 07:26:54  17754s]           (empty table)
[03/15 07:26:54  17754s]         -------------------
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         Violation diagnostics counts from the 0 nodes that have violations:
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         -------------------
[03/15 07:26:54  17754s]         Cause    Occurences
[03/15 07:26:54  17754s]         -------------------
[03/15 07:26:54  17754s]           (empty table)
[03/15 07:26:54  17754s]         -------------------
[03/15 07:26:54  17754s]         
[03/15 07:26:54  17754s]         Reconnecting optimized routes...
[03/15 07:26:54  17754s]         Reset timing graph...
[03/15 07:26:54  17754s] Ignoring AAE DB Resetting ...
[03/15 07:26:54  17754s]         Reset timing graph done.
[03/15 07:26:55  17754s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:55  17754s]         Violation analysis...
[03/15 07:26:55  17754s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:26:55  17754s]         Clock instances to consider for cloning: 0
[03/15 07:26:55  17754s]         Reset timing graph...
[03/15 07:26:55  17754s] Ignoring AAE DB Resetting ...
[03/15 07:26:55  17754s]         Reset timing graph done.
[03/15 07:26:55  17754s]         Set dirty flag on 7 insts, 14 nets
[03/15 07:26:55  17754s]         Clock DAG stats before routing clock trees:
[03/15 07:26:55  17754s]           cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:26:55  17754s]           cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:26:55  17754s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:26:55  17754s]           sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:26:55  17754s]           wire capacitance : top=0.000pF, trunk=0.576pF, leaf=5.648pF, total=6.224pF
[03/15 07:26:55  17754s]           wire lengths     : top=0.000um, trunk=3694.900um, leaf=32938.500um, total=36633.400um
[03/15 07:26:55  17754s]           hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9676.700um, total=12450.100um
[03/15 07:26:55  17754s]         Clock DAG net violations before routing clock trees: none
[03/15 07:26:55  17754s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/15 07:26:55  17754s]           Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:26:55  17754s]           Leaf  : target=0.105ns count=98 avg=0.092ns sd=0.004ns min=0.080ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 78 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
[03/15 07:26:55  17754s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/15 07:26:55  17754s]            Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:26:55  17754s]         Primary reporting skew groups before routing clock trees:
[03/15 07:26:55  17754s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:55  17754s]               min path sink: kmem_instance/memory10_reg_73_/CP
[03/15 07:26:55  17754s]               max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:26:55  17754s]         Skew group summary before routing clock trees:
[03/15 07:26:55  17754s]           skew_group clk/CON: insertion delay [min=0.409, max=0.455, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.455} (wid=0.049 ws=0.035) (gid=0.434 gs=0.042)
[03/15 07:26:55  17754s]       eGRPC done.
[03/15 07:26:55  17754s]     Calling post conditioning for eGRPC done.
[03/15 07:26:55  17754s]   eGR Post Conditioning loop iteration 0 done.
[03/15 07:26:55  17754s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/15 07:26:55  17754s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2600.3M
[03/15 07:26:55  17754s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.130, REAL:0.131, MEM:2600.3M
[03/15 07:26:55  17754s]   Leaving CCOpt scope - ClockRefiner...
[03/15 07:26:55  17754s]   Assigned high priority to 0 cells.
[03/15 07:26:55  17754s]   Performing Single Pass Refine Place.
[03/15 07:26:55  17754s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[03/15 07:26:55  17754s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2600.3M
[03/15 07:26:55  17754s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2600.3M
[03/15 07:26:55  17754s] z: 2, totalTracks: 1
[03/15 07:26:55  17754s] z: 4, totalTracks: 1
[03/15 07:26:55  17754s] z: 6, totalTracks: 1
[03/15 07:26:55  17754s] z: 8, totalTracks: 1
[03/15 07:26:55  17754s] #spOpts: N=65 mergeVia=F 
[03/15 07:26:55  17754s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2600.3M
[03/15 07:26:55  17754s] Info: 110 insts are soft-fixed.
[03/15 07:26:55  17754s] OPERPROF:       Starting CMU at level 4, MEM:2600.3M
[03/15 07:26:55  17754s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.006, MEM:2600.3M
[03/15 07:26:55  17754s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.112, MEM:2600.3M
[03/15 07:26:55  17754s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2600.3MB).
[03/15 07:26:55  17754s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.191, MEM:2600.3M
[03/15 07:26:55  17754s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.191, MEM:2600.3M
[03/15 07:26:55  17754s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.18
[03/15 07:26:55  17754s] OPERPROF: Starting RefinePlace at level 1, MEM:2600.3M
[03/15 07:26:55  17754s] *** Starting refinePlace (4:55:55 mem=2600.3M) ***
[03/15 07:26:55  17755s] Total net bbox length = 9.828e+05 (5.202e+05 4.626e+05) (ext = 4.236e+04)
[03/15 07:26:55  17755s] Info: 110 insts are soft-fixed.
[03/15 07:26:55  17755s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:26:55  17755s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:26:55  17755s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2600.3M
[03/15 07:26:55  17755s] Starting refinePlace ...
[03/15 07:26:56  17755s] ** Cut row section cpu time 0:00:00.0.
[03/15 07:26:56  17755s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 07:26:57  17756s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:02.0, mem=2600.3MB) @(4:55:55 - 4:55:57).
[03/15 07:26:57  17756s] Move report: preRPlace moves 752 insts, mean move: 0.91 um, max move: 5.40 um
[03/15 07:26:57  17756s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_707_0): (380.00, 386.20) --> (383.60, 388.00)
[03/15 07:26:57  17756s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/15 07:26:57  17756s] 	Violation at original loc: Placement Blockage Violation
[03/15 07:26:57  17756s] wireLenOptFixPriorityInst 9104 inst fixed
[03/15 07:26:57  17756s] 
[03/15 07:26:57  17756s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 07:26:58  17757s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:26:58  17757s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2600.3MB) @(4:55:57 - 4:55:57).
[03/15 07:26:58  17757s] Move report: Detail placement moves 752 insts, mean move: 0.91 um, max move: 5.40 um
[03/15 07:26:58  17757s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_707_0): (380.00, 386.20) --> (383.60, 388.00)
[03/15 07:26:58  17757s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2600.3MB
[03/15 07:26:58  17757s] Statistics of distance of Instance movement in refine placement:
[03/15 07:26:58  17757s]   maximum (X+Y) =         5.40 um
[03/15 07:26:58  17757s]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_707_0) with max move: (380, 386.2) -> (383.6, 388)
[03/15 07:26:58  17757s]   mean    (X+Y) =         0.91 um
[03/15 07:26:58  17757s] Summary Report:
[03/15 07:26:58  17757s] Instances move: 752 (out of 50871 movable)
[03/15 07:26:58  17757s] Instances flipped: 0
[03/15 07:26:58  17757s] Mean displacement: 0.91 um
[03/15 07:26:58  17757s] Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_707_0) (380, 386.2) -> (383.6, 388)
[03/15 07:26:58  17757s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/15 07:26:58  17757s] 	Violation at original loc: Placement Blockage Violation
[03/15 07:26:58  17757s] Total instances moved : 752
[03/15 07:26:58  17757s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.400, REAL:2.393, MEM:2600.3M
[03/15 07:26:58  17757s] Total net bbox length = 9.830e+05 (5.203e+05 4.627e+05) (ext = 4.236e+04)
[03/15 07:26:58  17757s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2600.3MB
[03/15 07:26:58  17757s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=2600.3MB) @(4:55:55 - 4:55:58).
[03/15 07:26:58  17757s] *** Finished refinePlace (4:55:58 mem=2600.3M) ***
[03/15 07:26:58  17757s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.18
[03/15 07:26:58  17757s] OPERPROF: Finished RefinePlace at level 1, CPU:2.570, REAL:2.562, MEM:2600.3M
[03/15 07:26:58  17757s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2600.3M
[03/15 07:26:58  17757s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.120, REAL:0.127, MEM:2600.3M
[03/15 07:26:58  17757s]   Moved 152, flipped 12 and cell swapped 0 of 9214 clock instance(s) during refinement.
[03/15 07:26:58  17757s]   The largest move was 4.8 microns for qmem_instance/memory13_reg_70_.
[03/15 07:26:58  17757s]   Moved 0 and flipped 0 of 110 clock instances (excluding sinks) during refinement
[03/15 07:26:58  17757s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/15 07:26:58  17757s]   Moved 152 and flipped 12 of 9104 clock sinks during refinement.
[03/15 07:26:58  17757s]   The largest move for clock sinks was 4.8 microns. The inst with this movement was qmem_instance/memory13_reg_70_
[03/15 07:26:58  17757s]   Revert refine place priority changes on 0 cells.
[03/15 07:26:58  17757s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.9 real=0:00:02.9)
[03/15 07:26:58  17757s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:08.2 real=0:00:08.2)
[03/15 07:26:58  17757s]   CCOpt::Phase::Routing...
[03/15 07:26:58  17757s]   Clock implementation routing...
[03/15 07:26:58  17757s]     Leaving CCOpt scope - Routing Tools...
[03/15 07:26:58  17757s] Net route status summary:
[03/15 07:26:58  17757s]   Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=111, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:58  17757s]   Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:26:58  17757s]     Routing using eGR in eGR->NR Step...
[03/15 07:26:58  17757s]       Early Global Route - eGR->NR step...
[03/15 07:26:58  17757s] (ccopt eGR): There are 111 nets for routing of which 111 have one or more fixed wires.
[03/15 07:26:58  17758s] (ccopt eGR): Start to route 111 all nets
[03/15 07:26:58  17758s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2600.27 MB )
[03/15 07:26:58  17758s] (I)       Started Loading and Dumping File ( Curr Mem: 2600.27 MB )
[03/15 07:26:58  17758s] (I)       Reading DB...
[03/15 07:26:58  17758s] (I)       Read data from FE... (mem=2600.3M)
[03/15 07:26:58  17758s] (I)       Read nodes and places... (mem=2600.3M)
[03/15 07:26:58  17758s] (I)       Done Read nodes and places (cpu=0.070s, mem=2600.3M)
[03/15 07:26:58  17758s] (I)       Read nets... (mem=2600.3M)
[03/15 07:26:59  17758s] (I)       Done Read nets (cpu=0.210s, mem=2600.3M)
[03/15 07:26:59  17758s] (I)       Done Read data from FE (cpu=0.280s, mem=2600.3M)
[03/15 07:26:59  17758s] (I)       before initializing RouteDB syMemory usage = 2600.3 MB
[03/15 07:26:59  17758s] (I)       Clean congestion better: true
[03/15 07:26:59  17758s] (I)       Estimate vias on DPT layer: true
[03/15 07:26:59  17758s] (I)       Clean congestion LA rounds: 5
[03/15 07:26:59  17758s] (I)       Layer constraints as soft constraints: true
[03/15 07:26:59  17758s] (I)       Soft top layer         : true
[03/15 07:26:59  17758s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/15 07:26:59  17758s] (I)       Better NDR handling    : true
[03/15 07:26:59  17758s] (I)       Routing cost fix for NDR handling: true
[03/15 07:26:59  17758s] (I)       Update initial WL after Phase 1a: true
[03/15 07:26:59  17758s] (I)       Block tracks for preroutes: true
[03/15 07:26:59  17758s] (I)       Assign IRoute by net group key: true
[03/15 07:26:59  17758s] (I)       Block unroutable channels: true
[03/15 07:26:59  17758s] (I)       Block unroutable channel fix: true
[03/15 07:26:59  17758s] (I)       Block unroutable channels 3D: true
[03/15 07:26:59  17758s] (I)       Check blockage within NDR space in TA: true
[03/15 07:26:59  17758s] (I)       Handle EOL spacing     : true
[03/15 07:26:59  17758s] (I)       Honor MSV route constraint: false
[03/15 07:26:59  17758s] (I)       Maximum routing layer  : 127
[03/15 07:26:59  17758s] (I)       Minimum routing layer  : 2
[03/15 07:26:59  17758s] (I)       Supply scale factor H  : 1.00
[03/15 07:26:59  17758s] (I)       Supply scale factor V  : 1.00
[03/15 07:26:59  17758s] (I)       Tracks used by clock wire: 0
[03/15 07:26:59  17758s] (I)       Reverse direction      : 
[03/15 07:26:59  17758s] (I)       Honor partition pin guides: true
[03/15 07:26:59  17758s] (I)       Route selected nets only: true
[03/15 07:26:59  17758s] (I)       Route secondary PG pins: false
[03/15 07:26:59  17758s] (I)       Second PG max fanout   : 2147483647
[03/15 07:26:59  17758s] (I)       Refine MST             : true
[03/15 07:26:59  17758s] (I)       Honor PRL              : true
[03/15 07:26:59  17758s] (I)       Strong congestion aware: true
[03/15 07:26:59  17758s] (I)       Improved initial location for IRoutes: true
[03/15 07:26:59  17758s] (I)       Multi panel TA         : true
[03/15 07:26:59  17758s] (I)       Penalize wire overlap  : true
[03/15 07:26:59  17758s] (I)       Expand small instance blockage: true
[03/15 07:26:59  17758s] (I)       Reduce via in TA       : true
[03/15 07:26:59  17758s] (I)       SS-aware routing       : true
[03/15 07:26:59  17758s] (I)       Improve tree edge sharing: true
[03/15 07:26:59  17758s] (I)       Improve 2D via estimation: true
[03/15 07:26:59  17758s] (I)       Refine Steiner tree    : true
[03/15 07:26:59  17758s] (I)       Build spine tree       : true
[03/15 07:26:59  17758s] (I)       Model pass through capacity: true
[03/15 07:26:59  17758s] (I)       Extend blockages by a half GCell: true
[03/15 07:26:59  17758s] (I)       Partial layer blockage modeling: true
[03/15 07:26:59  17758s] (I)       Consider pin shapes    : true
[03/15 07:26:59  17758s] (I)       Consider pin shapes for all nodes: true
[03/15 07:26:59  17758s] (I)       Consider NR APA        : true
[03/15 07:26:59  17758s] (I)       Consider IO pin shape  : true
[03/15 07:26:59  17758s] (I)       Fix pin connection bug : true
[03/15 07:26:59  17758s] (I)       Consider layer RC for local wires: true
[03/15 07:26:59  17758s] (I)       LA-aware pin escape length: 2
[03/15 07:26:59  17758s] (I)       Split for must join    : true
[03/15 07:26:59  17758s] (I)       Route guide main branches file: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgf8LJ8Rf.trunk.1
[03/15 07:26:59  17758s] (I)       Route guide min downstream WL type: SUBTREE
[03/15 07:26:59  17758s] (I)       Routing effort level   : 10000
[03/15 07:26:59  17758s] (I)       Special modeling for N7: 0
[03/15 07:26:59  17758s] (I)       Special modeling for N6: 0
[03/15 07:26:59  17758s] (I)       N3 special modeling    : 0
[03/15 07:26:59  17758s] (I)       Special modeling for N5 v6: 0
[03/15 07:26:59  17758s] (I)       Special settings for S3: 0
[03/15 07:26:59  17758s] (I)       Special settings for S4: 0
[03/15 07:26:59  17758s] (I)       Special settings for S5 v2: 0
[03/15 07:26:59  17758s] (I)       Special settings for S7: 0
[03/15 07:26:59  17758s] (I)       Special settings for S8: 0
[03/15 07:26:59  17758s] (I)       Prefer layer length threshold: 8
[03/15 07:26:59  17758s] (I)       Overflow penalty cost  : 10
[03/15 07:26:59  17758s] (I)       A-star cost            : 0.30
[03/15 07:26:59  17758s] (I)       Misalignment cost      : 10.00
[03/15 07:26:59  17758s] (I)       Threshold for short IRoute: 6
[03/15 07:26:59  17758s] (I)       Via cost during post routing: 1.00
[03/15 07:26:59  17758s] (I)       source-to-sink ratio   : 0.30
[03/15 07:26:59  17758s] (I)       Scenic ratio bound     : 3.00
[03/15 07:26:59  17758s] (I)       Segment layer relax scenic ratio: 1.25
[03/15 07:26:59  17758s] (I)       Source-sink aware LA ratio: 0.50
[03/15 07:26:59  17758s] (I)       PG-aware similar topology routing: true
[03/15 07:26:59  17758s] (I)       Maze routing via cost fix: true
[03/15 07:26:59  17758s] (I)       Apply PRL on PG terms  : true
[03/15 07:26:59  17758s] (I)       Apply PRL on obs objects: true
[03/15 07:26:59  17758s] (I)       Handle range-type spacing rules: true
[03/15 07:26:59  17758s] (I)       Apply function for special wires: true
[03/15 07:26:59  17758s] (I)       Layer by layer blockage reading: true
[03/15 07:26:59  17758s] (I)       Offset calculation fix : true
[03/15 07:26:59  17758s] (I)       Parallel spacing query fix: true
[03/15 07:26:59  17758s] (I)       Force source to root IR: true
[03/15 07:26:59  17758s] (I)       Layer Weights          : L2:4 L3:2.5
[03/15 07:26:59  17758s] (I)       Route stripe layer range: 
[03/15 07:26:59  17758s] (I)       Honor partition fences : 
[03/15 07:26:59  17758s] (I)       Honor partition pin    : 
[03/15 07:26:59  17758s] (I)       Honor partition fences with feedthrough: 
[03/15 07:26:59  17758s] (I)       Do not relax to DPT layer: true
[03/15 07:26:59  17758s] (I)       Pass through capacity modeling: true
[03/15 07:26:59  17758s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 07:26:59  17758s] (I)       Use row-based GCell size
[03/15 07:26:59  17758s] (I)       Use row-based GCell align
[03/15 07:26:59  17758s] (I)       GCell unit size   : 3600
[03/15 07:26:59  17758s] (I)       GCell multiplier  : 1
[03/15 07:26:59  17758s] (I)       GCell row height  : 3600
[03/15 07:26:59  17758s] (I)       Actual row height : 3600
[03/15 07:26:59  17758s] (I)       GCell align ref   : 20000 20000
[03/15 07:26:59  17758s] [NR-eGR] Track table information for default rule: 
[03/15 07:26:59  17758s] [NR-eGR] M1 has no routable track
[03/15 07:26:59  17758s] [NR-eGR] M2 has single uniform track structure
[03/15 07:26:59  17758s] [NR-eGR] M3 has single uniform track structure
[03/15 07:26:59  17758s] [NR-eGR] M4 has single uniform track structure
[03/15 07:26:59  17758s] [NR-eGR] M5 has single uniform track structure
[03/15 07:26:59  17758s] [NR-eGR] M6 has single uniform track structure
[03/15 07:26:59  17758s] [NR-eGR] M7 has single uniform track structure
[03/15 07:26:59  17758s] [NR-eGR] M8 has single uniform track structure
[03/15 07:26:59  17758s] (I)       ===========================================================================
[03/15 07:26:59  17758s] (I)       == Report All Rule Vias ==
[03/15 07:26:59  17758s] (I)       ===========================================================================
[03/15 07:26:59  17758s] (I)        Via Rule : (Default)
[03/15 07:26:59  17758s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 07:26:59  17758s] (I)       ---------------------------------------------------------------------------
[03/15 07:26:59  17758s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/15 07:26:59  17758s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 07:26:59  17758s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 07:26:59  17758s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 07:26:59  17758s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/15 07:26:59  17758s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/15 07:26:59  17758s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/15 07:26:59  17758s] (I)        8    0 : ---                         0 : ---                      
[03/15 07:26:59  17758s] (I)       ===========================================================================
[03/15 07:26:59  17758s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] [NR-eGR] Read 696 PG shapes
[03/15 07:26:59  17758s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] [NR-eGR] #Routing Blockages  : 0
[03/15 07:26:59  17758s] [NR-eGR] #Instance Blockages : 0
[03/15 07:26:59  17758s] [NR-eGR] #PG Blockages       : 696
[03/15 07:26:59  17758s] [NR-eGR] #Bump Blockages     : 0
[03/15 07:26:59  17758s] [NR-eGR] #Boundary Blockages : 0
[03/15 07:26:59  17758s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 07:26:59  17758s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 07:26:59  17758s] (I)       readDataFromPlaceDB
[03/15 07:26:59  17758s] (I)       Read net information..
[03/15 07:26:59  17758s] [NR-eGR] Read numTotalNets=54678  numIgnoredNets=54567
[03/15 07:26:59  17758s] (I)       Read testcase time = 0.000 seconds
[03/15 07:26:59  17758s] 
[03/15 07:26:59  17758s] [NR-eGR] Connected 0 must-join pins/ports
[03/15 07:26:59  17758s] (I)       early_global_route_priority property id does not exist.
[03/15 07:26:59  17758s] (I)       Start initializing grid graph
[03/15 07:26:59  17758s] (I)       End initializing grid graph
[03/15 07:26:59  17758s] (I)       Model blockages into capacity
[03/15 07:26:59  17758s] (I)       Read Num Blocks=696  Num Prerouted Wires=0  Num CS=0
[03/15 07:26:59  17758s] (I)       Started Modeling ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Modeling Layer 1 ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Modeling Layer 2 ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[03/15 07:26:59  17758s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Modeling Layer 3 ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[03/15 07:26:59  17758s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Modeling Layer 4 ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Layer 3 (V) : #blockages 180 : #preroutes 0
[03/15 07:26:59  17758s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Modeling Layer 5 ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:59  17758s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Modeling Layer 6 ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:59  17758s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Modeling Layer 7 ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 07:26:59  17758s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Modeling Layer 8 ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 07:26:59  17758s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       -- layer congestion ratio --
[03/15 07:26:59  17758s] (I)       Layer 1 : 0.100000
[03/15 07:26:59  17758s] (I)       Layer 2 : 0.700000
[03/15 07:26:59  17758s] (I)       Layer 3 : 0.700000
[03/15 07:26:59  17758s] (I)       Layer 4 : 1.000000
[03/15 07:26:59  17758s] (I)       Layer 5 : 1.000000
[03/15 07:26:59  17758s] (I)       Layer 6 : 1.000000
[03/15 07:26:59  17758s] (I)       Layer 7 : 1.000000
[03/15 07:26:59  17758s] (I)       Layer 8 : 1.000000
[03/15 07:26:59  17758s] (I)       ----------------------------
[03/15 07:26:59  17758s] (I)       Moved 0 terms for better access 
[03/15 07:26:59  17758s] (I)       Number of ignored nets = 0
[03/15 07:26:59  17758s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 07:26:59  17758s] (I)       Number of clock nets = 111.  Ignored: No
[03/15 07:26:59  17758s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 07:26:59  17758s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 07:26:59  17758s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 07:26:59  17758s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 07:26:59  17758s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 07:26:59  17758s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 07:26:59  17758s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 07:26:59  17758s] [NR-eGR] There are 111 clock nets ( 111 with NDR ).
[03/15 07:26:59  17758s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2600.3 MB
[03/15 07:26:59  17758s] (I)       Ndr track 0 does not exist
[03/15 07:26:59  17758s] (I)       Ndr track 0 does not exist
[03/15 07:26:59  17758s] (I)       Layer1  viaCost=300.00
[03/15 07:26:59  17758s] (I)       Layer2  viaCost=100.00
[03/15 07:26:59  17758s] (I)       Layer3  viaCost=100.00
[03/15 07:26:59  17758s] (I)       Layer4  viaCost=100.00
[03/15 07:26:59  17758s] (I)       Layer5  viaCost=100.00
[03/15 07:26:59  17758s] (I)       Layer6  viaCost=200.00
[03/15 07:26:59  17758s] (I)       Layer7  viaCost=100.00
[03/15 07:26:59  17758s] (I)       ---------------------Grid Graph Info--------------------
[03/15 07:26:59  17758s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 07:26:59  17758s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 07:26:59  17758s] (I)       Site width          :   400  (dbu)
[03/15 07:26:59  17758s] (I)       Row height          :  3600  (dbu)
[03/15 07:26:59  17758s] (I)       GCell row height    :  3600  (dbu)
[03/15 07:26:59  17758s] (I)       GCell width         :  3600  (dbu)
[03/15 07:26:59  17758s] (I)       GCell height        :  3600  (dbu)
[03/15 07:26:59  17758s] (I)       Grid                :   359   358     8
[03/15 07:26:59  17758s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 07:26:59  17758s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 07:26:59  17758s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 07:26:59  17758s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 07:26:59  17758s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 07:26:59  17758s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:59  17758s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 07:26:59  17758s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 07:26:59  17758s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 07:26:59  17758s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 07:26:59  17758s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 07:26:59  17758s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 07:26:59  17758s] (I)       --------------------------------------------------------
[03/15 07:26:59  17758s] 
[03/15 07:26:59  17758s] [NR-eGR] ============ Routing rule table ============
[03/15 07:26:59  17758s] [NR-eGR] Rule id: 0  Nets: 111 
[03/15 07:26:59  17758s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 07:26:59  17758s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 07:26:59  17758s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 07:26:59  17758s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:59  17758s] [NR-eGR] Rule id: 1  Nets: 0 
[03/15 07:26:59  17758s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 07:26:59  17758s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 07:26:59  17758s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:59  17758s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:26:59  17758s] [NR-eGR] ========================================
[03/15 07:26:59  17758s] [NR-eGR] 
[03/15 07:26:59  17758s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 07:26:59  17758s] (I)       blocked tracks on layer2 : = 31524 / 1158130 (2.72%)
[03/15 07:26:59  17758s] (I)       blocked tracks on layer3 : = 1736 / 1156698 (0.15%)
[03/15 07:26:59  17758s] (I)       blocked tracks on layer4 : = 110876 / 1158130 (9.57%)
[03/15 07:26:59  17758s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 07:26:59  17758s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 07:26:59  17758s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 07:26:59  17758s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 07:26:59  17758s] (I)       After initializing earlyGlobalRoute syMemory usage = 2600.3 MB
[03/15 07:26:59  17758s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Global Routing ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       ============= Initialization =============
[03/15 07:26:59  17758s] (I)       totalPins=9325  totalGlobalPin=9257 (99.27%)
[03/15 07:26:59  17758s] (I)       Started Build MST ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Generate topology with single threads
[03/15 07:26:59  17758s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       total 2D Cap : 2202635 = (1155215 H, 1047420 V)
[03/15 07:26:59  17758s] [NR-eGR] Layer group 1: route 111 net(s) in layer range [3, 4]
[03/15 07:26:59  17758s] (I)       ============  Phase 1a Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1a ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 90
[03/15 07:26:59  17758s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 19682 = (8879 H, 10803 V) = (0.77% H, 1.03% V) = (1.598e+04um H, 1.945e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1b Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1b ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 19682 = (8879 H, 10803 V) = (0.77% H, 1.03% V) = (1.598e+04um H, 1.945e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 3.542760e+04um
[03/15 07:26:59  17758s] (I)       ============  Phase 1c Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1c ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Level2 Grid: 72 x 72
[03/15 07:26:59  17758s] (I)       Started Two Level Routing ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 19682 = (8879 H, 10803 V) = (0.77% H, 1.03% V) = (1.598e+04um H, 1.945e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1d Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1d ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 19868 = (9073 H, 10795 V) = (0.79% H, 1.03% V) = (1.633e+04um H, 1.943e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1e Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1e ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 19868 = (9073 H, 10795 V) = (0.79% H, 1.03% V) = (1.633e+04um H, 1.943e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.576240e+04um
[03/15 07:26:59  17758s] [NR-eGR] 
[03/15 07:26:59  17758s] (I)       ============  Phase 1f Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1f ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 19874 = (9084 H, 10790 V) = (0.79% H, 1.03% V) = (1.635e+04um H, 1.942e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1g Route ============
[03/15 07:26:59  17758s] (I)       Started Post Routing ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Post Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 19742 = (8994 H, 10748 V) = (0.78% H, 1.03% V) = (1.619e+04um H, 1.935e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       numNets=111  numFullyRipUpNets=82  numPartialRipUpNets=82 routedWL=4660
[03/15 07:26:59  17758s] [NR-eGR] Create a new net group with 82 nets and layer range [3, 6]
[03/15 07:26:59  17758s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Running layer assignment with 1 threads
[03/15 07:26:59  17758s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Build MST ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Generate topology with single threads
[03/15 07:26:59  17758s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       total 2D Cap : 4517481 = (2311931 H, 2205550 V)
[03/15 07:26:59  17758s] [NR-eGR] Layer group 2: route 82 net(s) in layer range [3, 6]
[03/15 07:26:59  17758s] (I)       ============  Phase 1a Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1a ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 34663 = (15678 H, 18985 V) = (0.68% H, 0.86% V) = (2.822e+04um H, 3.417e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1b Route ============
[03/15 07:26:59  17758s] (I)       Usage: 34663 = (15678 H, 18985 V) = (0.68% H, 0.86% V) = (2.822e+04um H, 3.417e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.239340e+04um
[03/15 07:26:59  17758s] (I)       ============  Phase 1c Route ============
[03/15 07:26:59  17758s] (I)       Usage: 34663 = (15678 H, 18985 V) = (0.68% H, 0.86% V) = (2.822e+04um H, 3.417e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1d Route ============
[03/15 07:26:59  17758s] (I)       Usage: 34663 = (15678 H, 18985 V) = (0.68% H, 0.86% V) = (2.822e+04um H, 3.417e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1e Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1e ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 34663 = (15678 H, 18985 V) = (0.68% H, 0.86% V) = (2.822e+04um H, 3.417e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.239340e+04um
[03/15 07:26:59  17758s] [NR-eGR] 
[03/15 07:26:59  17758s] (I)       ============  Phase 1f Route ============
[03/15 07:26:59  17758s] (I)       Usage: 34663 = (15678 H, 18985 V) = (0.68% H, 0.86% V) = (2.822e+04um H, 3.417e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1g Route ============
[03/15 07:26:59  17758s] (I)       Started Post Routing ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 34610 = (15698 H, 18912 V) = (0.68% H, 0.86% V) = (2.826e+04um H, 3.404e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       numNets=82  numFullyRipUpNets=56  numPartialRipUpNets=56 routedWL=4649
[03/15 07:26:59  17758s] [NR-eGR] Create a new net group with 56 nets and layer range [3, 8]
[03/15 07:26:59  17758s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Running layer assignment with 1 threads
[03/15 07:26:59  17758s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Build MST ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Generate topology with single threads
[03/15 07:26:59  17758s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       total 2D Cap : 5096099 = (2601285 H, 2494814 V)
[03/15 07:26:59  17758s] [NR-eGR] Layer group 3: route 56 net(s) in layer range [3, 8]
[03/15 07:26:59  17758s] (I)       ============  Phase 1a Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1a ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 44874 = (20267 H, 24607 V) = (0.78% H, 0.99% V) = (3.648e+04um H, 4.429e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1b Route ============
[03/15 07:26:59  17758s] (I)       Usage: 44874 = (20267 H, 24607 V) = (0.78% H, 0.99% V) = (3.648e+04um H, 4.429e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.077320e+04um
[03/15 07:26:59  17758s] (I)       ============  Phase 1c Route ============
[03/15 07:26:59  17758s] (I)       Usage: 44874 = (20267 H, 24607 V) = (0.78% H, 0.99% V) = (3.648e+04um H, 4.429e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1d Route ============
[03/15 07:26:59  17758s] (I)       Usage: 44874 = (20267 H, 24607 V) = (0.78% H, 0.99% V) = (3.648e+04um H, 4.429e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1e Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1e ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 44874 = (20267 H, 24607 V) = (0.78% H, 0.99% V) = (3.648e+04um H, 4.429e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.077320e+04um
[03/15 07:26:59  17758s] [NR-eGR] 
[03/15 07:26:59  17758s] (I)       ============  Phase 1f Route ============
[03/15 07:26:59  17758s] (I)       Usage: 44874 = (20267 H, 24607 V) = (0.78% H, 0.99% V) = (3.648e+04um H, 4.429e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1g Route ============
[03/15 07:26:59  17758s] (I)       Started Post Routing ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 44829 = (20274 H, 24555 V) = (0.78% H, 0.98% V) = (3.649e+04um H, 4.420e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       numNets=56  numFullyRipUpNets=0  numPartialRipUpNets=22 routedWL=6326
[03/15 07:26:59  17758s] [NR-eGR] Create a new net group with 22 nets and layer range [2, 8]
[03/15 07:26:59  17758s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Running layer assignment with 1 threads
[03/15 07:26:59  17758s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Build MST ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Generate topology with single threads
[03/15 07:26:59  17758s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       total 2D Cap : 6223406 = (2601285 H, 3622121 V)
[03/15 07:26:59  17758s] [NR-eGR] Layer group 4: route 22 net(s) in layer range [2, 8]
[03/15 07:26:59  17758s] (I)       ============  Phase 1a Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1a ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 52551 = (23799 H, 28752 V) = (0.91% H, 0.79% V) = (4.284e+04um H, 5.175e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1b Route ============
[03/15 07:26:59  17758s] (I)       Usage: 52551 = (23799 H, 28752 V) = (0.91% H, 0.79% V) = (4.284e+04um H, 5.175e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.459180e+04um
[03/15 07:26:59  17758s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 07:26:59  17758s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 07:26:59  17758s] (I)       ============  Phase 1c Route ============
[03/15 07:26:59  17758s] (I)       Usage: 52551 = (23799 H, 28752 V) = (0.91% H, 0.79% V) = (4.284e+04um H, 5.175e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1d Route ============
[03/15 07:26:59  17758s] (I)       Usage: 52551 = (23799 H, 28752 V) = (0.91% H, 0.79% V) = (4.284e+04um H, 5.175e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1e Route ============
[03/15 07:26:59  17758s] (I)       Started Phase 1e ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 52551 = (23799 H, 28752 V) = (0.91% H, 0.79% V) = (4.284e+04um H, 5.175e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.459180e+04um
[03/15 07:26:59  17758s] [NR-eGR] 
[03/15 07:26:59  17758s] (I)       ============  Phase 1f Route ============
[03/15 07:26:59  17758s] (I)       Usage: 52551 = (23799 H, 28752 V) = (0.91% H, 0.79% V) = (4.284e+04um H, 5.175e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       ============  Phase 1g Route ============
[03/15 07:26:59  17758s] (I)       Started Post Routing ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Usage: 52541 = (23801 H, 28740 V) = (0.91% H, 0.79% V) = (4.284e+04um H, 5.173e+04um V)
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Running layer assignment with 1 threads
[03/15 07:26:59  17758s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       
[03/15 07:26:59  17758s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 07:26:59  17758s] [NR-eGR]                        OverCon            
[03/15 07:26:59  17758s] [NR-eGR]                         #Gcell     %Gcell
[03/15 07:26:59  17758s] [NR-eGR]       Layer                (1)    OverCon 
[03/15 07:26:59  17758s] [NR-eGR] ----------------------------------------------
[03/15 07:26:59  17758s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR]      M4  (4)         6( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR] ----------------------------------------------
[03/15 07:26:59  17758s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[03/15 07:26:59  17758s] [NR-eGR] 
[03/15 07:26:59  17758s] (I)       Finished Global Routing ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       total 2D Cap : 6223517 = (2601349 H, 3622168 V)
[03/15 07:26:59  17758s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 07:26:59  17758s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 07:26:59  17758s] (I)       ============= track Assignment ============
[03/15 07:26:59  17758s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Started Greedy Track Assignment ( Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 07:26:59  17758s] (I)       Running track assignment with 1 threads
[03/15 07:26:59  17758s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17758s] (I)       Run Multi-thread track assignment
[03/15 07:26:59  17759s] (I)       Finished Greedy Track Assignment ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2600.27 MB )
[03/15 07:26:59  17759s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:59  17759s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 183678
[03/15 07:26:59  17759s] [NR-eGR]     M2  (2V) length: 3.393010e+05um, number of vias: 250028
[03/15 07:26:59  17759s] [NR-eGR]     M3  (3H) length: 3.968919e+05um, number of vias: 27337
[03/15 07:26:59  17759s] [NR-eGR]     M4  (4V) length: 1.479533e+05um, number of vias: 12980
[03/15 07:26:59  17759s] [NR-eGR]     M5  (5H) length: 1.325611e+05um, number of vias: 8682
[03/15 07:26:59  17759s] [NR-eGR]     M6  (6V) length: 1.530466e+04um, number of vias: 7987
[03/15 07:26:59  17759s] [NR-eGR]     M7  (7H) length: 6.326500e+04um, number of vias: 9480
[03/15 07:26:59  17759s] [NR-eGR]     M8  (8V) length: 4.089153e+04um, number of vias: 0
[03/15 07:26:59  17759s] [NR-eGR] Total length: 1.136168e+06um, number of vias: 500172
[03/15 07:26:59  17759s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:59  17759s] [NR-eGR] Total eGR-routed clock nets wire length: 3.664210e+04um 
[03/15 07:26:59  17759s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:59  17759s] [NR-eGR] Report for selected net(s) only.
[03/15 07:26:59  17759s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9324
[03/15 07:26:59  17759s] [NR-eGR]     M2  (2V) length: 8.485000e+03um, number of vias: 10962
[03/15 07:26:59  17759s] [NR-eGR]     M3  (3H) length: 1.575740e+04um, number of vias: 4785
[03/15 07:26:59  17759s] [NR-eGR]     M4  (4V) length: 1.096860e+04um, number of vias: 365
[03/15 07:26:59  17759s] [NR-eGR]     M5  (5H) length: 1.046900e+03um, number of vias: 182
[03/15 07:26:59  17759s] [NR-eGR]     M6  (6V) length: 3.842000e+02um, number of vias: 0
[03/15 07:26:59  17759s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/15 07:26:59  17759s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/15 07:26:59  17759s] [NR-eGR] Total length: 3.664210e+04um, number of vias: 25618
[03/15 07:26:59  17759s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:26:59  17759s] [NR-eGR] Total routed clock nets wire length: 3.664210e+04um, number of vias: 25618
[03/15 07:26:59  17759s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:27:00  17759s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.25 sec, Curr Mem: 2560.27 MB )
[03/15 07:27:00  17759s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.rgf8LJ8Rf
[03/15 07:27:00  17759s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/15 07:27:00  17759s]     Routing using eGR in eGR->NR Step done.
[03/15 07:27:00  17759s]     Routing using NR in eGR->NR Step...
[03/15 07:27:00  17759s] 
[03/15 07:27:00  17759s] CCOPT: Preparing to route 111 clock nets with NanoRoute.
[03/15 07:27:00  17759s]   All net are default rule.
[03/15 07:27:00  17759s]   Removed pre-existing routes for 111 nets.
[03/15 07:27:00  17759s]   Preferred NanoRoute mode settings: Current
[03/15 07:27:00  17759s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/15 07:27:00  17759s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/15 07:27:00  17759s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/15 07:27:00  17759s]       Clock detailed routing...
[03/15 07:27:00  17759s]         NanoRoute...
[03/15 07:27:00  17759s] % Begin globalDetailRoute (date=03/15 07:27:00, mem=2193.6M)
[03/15 07:27:00  17759s] 
[03/15 07:27:00  17759s] globalDetailRoute
[03/15 07:27:00  17759s] 
[03/15 07:27:00  17759s] #setNanoRouteMode -drouteAutoStop false
[03/15 07:27:00  17759s] #setNanoRouteMode -drouteEndIteration 20
[03/15 07:27:00  17759s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/15 07:27:00  17759s] #setNanoRouteMode -routeSelectedNetOnly true
[03/15 07:27:00  17759s] #setNanoRouteMode -routeWithEco true
[03/15 07:27:00  17759s] #setNanoRouteMode -routeWithSiDriven false
[03/15 07:27:00  17759s] #setNanoRouteMode -routeWithTimingDriven false
[03/15 07:27:00  17759s] ### Time Record (globalDetailRoute) is installed.
[03/15 07:27:00  17759s] #Start globalDetailRoute on Tue Mar 15 07:27:00 2022
[03/15 07:27:00  17759s] #
[03/15 07:27:00  17759s] ### Time Record (Pre Callback) is installed.
[03/15 07:27:00  17759s] ### Time Record (Pre Callback) is uninstalled.
[03/15 07:27:00  17759s] ### Time Record (DB Import) is installed.
[03/15 07:27:00  17759s] ### Time Record (Timing Data Generation) is installed.
[03/15 07:27:00  17759s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 07:27:00  17759s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/15 07:27:01  17760s] ### Net info: total nets: 58719
[03/15 07:27:01  17760s] ### Net info: dirty nets: 111
[03/15 07:27:01  17760s] ### Net info: marked as disconnected nets: 0
[03/15 07:27:01  17760s] #num needed restored net=0
[03/15 07:27:01  17760s] #need_extraction net=0 (total=58719)
[03/15 07:27:01  17760s] ### Net info: fully routed nets: 0
[03/15 07:27:01  17760s] ### Net info: trivial (< 2 pins) nets: 4041
[03/15 07:27:01  17760s] ### Net info: unrouted nets: 54678
[03/15 07:27:01  17760s] ### Net info: re-extraction nets: 0
[03/15 07:27:01  17760s] ### Net info: selected nets: 111
[03/15 07:27:01  17760s] ### Net info: ignored nets: 0
[03/15 07:27:01  17760s] ### Net info: skip routing nets: 0
[03/15 07:27:01  17761s] ### Time Record (DB Import) is uninstalled.
[03/15 07:27:01  17761s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 07:27:01  17761s] #RTESIG:78da8d91b14ec330108699798a93db214824f1d9716daf482ca82aa80256abb44e1494d8
[03/15 07:27:01  17761s] #       55ec54e2ed31b09624d66df7e9f7afef56ebf7c73d10d405ca3c50290dc26ecf2822a739
[03/15 07:27:01  17761s] #       655496a84d5abd3d90dbd5faf9e5157905f5a10b16b20fefbb7b18831d20d8185bd7dcfd
[03/15 07:27:01  17761s] #       318c514893b52edac60ed719cd210ee3544ca53890e8cfbef3cd17812cc4212dafa24ad0
[03/15 07:27:01  17761s] #       d9565a891497be4c51d68dfd550829d773bd907301581582fe3cc8eace1fe23fa49cb785
[03/15 07:27:01  17761s] #       15650b202617405c0229637f2e5be7fc650c26dafe6c94d69569ad6b36b93dda74d6623c
[03/15 07:27:01  17761s] #       8653614fa339e2677b708dd9aa2dda5d590c4dadb64f6a5f4ffb46c12a20bf7d266d0aa5
[03/15 07:27:01  17761s] #       805cf84c98a262d6b9dab005cc829c2517517252f6cd3757f0fb19
[03/15 07:27:01  17761s] #
[03/15 07:27:01  17761s] #Skip comparing routing design signature in db-snapshot flow
[03/15 07:27:02  17761s] #RTESIG:78da8d913d4fc330108699f9152797214834f1f9a3b657241654155401ab555a270a4aed
[03/15 07:27:02  17761s] #       2a762af1ef31b0309424d66df7e8f1e97d17376f0f5b20684a54cb4895b2089b2da3889c
[03/15 07:27:02  17761s] #       2e29a3aa4263f3eaf59e5c2f6e9e9e5f900ba8775d7450bc87d0ddc1105d0fd1a5d4fae6
[03/15 07:27:02  17761s] #       f697618c429ea2f5c935aebfcc180ea91fc634427320299c42179a4f02454c7d5e5e44b5
[03/15 07:27:02  17761s] #       a49357192db32e7f9955ce0fc78b10526ea6ee42ce25a02825fd7e50d45dd8a57f48359d
[03/15 07:27:02  17761s] #       160aca66404ccd80b80252a5e3a96abd0fe721dae48e27ab8d11b675be592ddddee55acb
[03/15 07:27:02  17761s] #       611f0fa53b0c768f1fedce3776add7e83655d937b55e3fea6d3d9e374a2680fcdc339aa6
[03/15 07:27:02  17761s] #       d41ac8994fc856e28f6c0cd4544e96a3576c0633c333a73aad465bb9fa0284c507db
[03/15 07:27:02  17761s] #
[03/15 07:27:02  17761s] ### Time Record (Global Routing) is installed.
[03/15 07:27:02  17761s] ### Time Record (Global Routing) is uninstalled.
[03/15 07:27:02  17761s] ### Time Record (Data Preparation) is installed.
[03/15 07:27:02  17761s] #Start routing data preparation on Tue Mar 15 07:27:02 2022
[03/15 07:27:02  17761s] #
[03/15 07:27:02  17761s] #Minimum voltage of a net in the design = 0.000.
[03/15 07:27:02  17761s] #Maximum voltage of a net in the design = 1.100.
[03/15 07:27:02  17761s] #Voltage range [0.000 - 1.100] has 58717 nets.
[03/15 07:27:02  17761s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 07:27:02  17761s] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 07:27:02  17761s] ### Time Record (Cell Pin Access) is installed.
[03/15 07:27:02  17761s] #Initial pin access analysis.
[03/15 07:27:25  17784s] #Detail pin access analysis.
[03/15 07:27:25  17784s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 07:27:26  17785s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 07:27:26  17785s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 07:27:26  17785s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 07:27:26  17785s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 07:27:26  17785s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 07:27:26  17785s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 07:27:26  17785s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 07:27:26  17785s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 07:27:26  17785s] #Regenerating Ggrids automatically.
[03/15 07:27:26  17785s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 07:27:26  17785s] #Using automatically generated G-grids.
[03/15 07:27:27  17786s] #Done routing data preparation.
[03/15 07:27:27  17786s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 2256.54 (MB), peak = 2365.70 (MB)
[03/15 07:27:27  17786s] ### Time Record (Data Preparation) is uninstalled.
[03/15 07:27:27  17786s] ### Time Record (Special Wire Merging) is installed.
[03/15 07:27:27  17786s] #Merging special wires: starts on Tue Mar 15 07:27:27 2022 with memory = 2256.77 (MB), peak = 2365.70 (MB)
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:27  17786s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 07:27:27  17786s] #reading routing guides ......
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] #Finished routing data preparation on Tue Mar 15 07:27:27 2022
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] #Cpu time = 00:00:25
[03/15 07:27:27  17786s] #Elapsed time = 00:00:25
[03/15 07:27:27  17786s] #Increased memory = 30.84 (MB)
[03/15 07:27:27  17786s] #Total memory = 2256.86 (MB)
[03/15 07:27:27  17786s] #Peak memory = 2365.70 (MB)
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] ### Time Record (Global Routing) is installed.
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] #Start global routing on Tue Mar 15 07:27:27 2022
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] #Start global routing initialization on Tue Mar 15 07:27:27 2022
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] #Number of eco nets is 0
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] #Start global routing data preparation on Tue Mar 15 07:27:27 2022
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 15 07:27:27 2022 with memory = 2257.21 (MB), peak = 2365.70 (MB)
[03/15 07:27:27  17786s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:27  17786s] #Start routing resource analysis on Tue Mar 15 07:27:27 2022
[03/15 07:27:27  17786s] #
[03/15 07:27:27  17786s] ### init_is_bin_blocked starts on Tue Mar 15 07:27:27 2022 with memory = 2257.23 (MB), peak = 2365.70 (MB)
[03/15 07:27:27  17786s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:27  17786s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 15 07:27:27 2022 with memory = 2262.23 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### adjust_flow_cap starts on Tue Mar 15 07:27:28 2022 with memory = 2262.39 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### adjust_partial_route_blockage starts on Tue Mar 15 07:27:28 2022 with memory = 2262.39 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### set_via_blocked starts on Tue Mar 15 07:27:28 2022 with memory = 2262.39 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### copy_flow starts on Tue Mar 15 07:27:28 2022 with memory = 2262.39 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] #Routing resource analysis is done on Tue Mar 15 07:27:28 2022
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] ### report_flow_cap starts on Tue Mar 15 07:27:28 2022 with memory = 2262.40 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] #  Resource Analysis:
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 07:27:28  17787s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 07:27:28  17787s] #  --------------------------------------------------------------
[03/15 07:27:28  17787s] #  M1             H        3142          80       46440    67.88%
[03/15 07:27:28  17787s] #  M2             V        3151          84       46440     0.48%
[03/15 07:27:28  17787s] #  M3             H        3222           0       46440     0.07%
[03/15 07:27:28  17787s] #  M4             V        2925         310       46440     0.93%
[03/15 07:27:28  17787s] #  M5             H        3222           0       46440     0.00%
[03/15 07:27:28  17787s] #  M6             V        3235           0       46440     0.00%
[03/15 07:27:28  17787s] #  M7             H         806           0       46440     0.00%
[03/15 07:27:28  17787s] #  M8             V         809           0       46440     0.00%
[03/15 07:27:28  17787s] #  --------------------------------------------------------------
[03/15 07:27:28  17787s] #  Total                  20513       1.83%      371520     8.67%
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] #  111 nets (0.19%) with 1 preferred extra spacing.
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### analyze_m2_tracks starts on Tue Mar 15 07:27:28 2022 with memory = 2262.41 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### report_initial_resource starts on Tue Mar 15 07:27:28 2022 with memory = 2262.41 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### mark_pg_pins_accessibility starts on Tue Mar 15 07:27:28 2022 with memory = 2262.42 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### set_net_region starts on Tue Mar 15 07:27:28 2022 with memory = 2262.42 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] #Global routing data preparation is done on Tue Mar 15 07:27:28 2022
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2262.43 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] ### prepare_level starts on Tue Mar 15 07:27:28 2022 with memory = 2262.45 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] #Routing guide is on.
[03/15 07:27:28  17787s] ### init level 1 starts on Tue Mar 15 07:27:28 2022 with memory = 2262.45 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### Level 1 hgrid = 216 X 215
[03/15 07:27:28  17787s] ### prepare_level_flow starts on Tue Mar 15 07:27:28 2022 with memory = 2262.84 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] #Global routing initialization is done on Tue Mar 15 07:27:28 2022
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2262.84 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] #
[03/15 07:27:28  17787s] #start global routing iteration 1...
[03/15 07:27:28  17787s] ### init_flow_edge starts on Tue Mar 15 07:27:28 2022 with memory = 2262.90 (MB), peak = 2365.70 (MB)
[03/15 07:27:28  17787s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:28  17787s] ### routing at level 1 (topmost level) iter 0
[03/15 07:27:31  17790s] ### measure_qor starts on Tue Mar 15 07:27:31 2022 with memory = 2272.42 (MB), peak = 2365.70 (MB)
[03/15 07:27:31  17790s] ### measure_congestion starts on Tue Mar 15 07:27:31 2022 with memory = 2272.42 (MB), peak = 2365.70 (MB)
[03/15 07:27:31  17790s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:31  17790s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:31  17790s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2272.43 (MB), peak = 2365.70 (MB)
[03/15 07:27:31  17790s] #
[03/15 07:27:31  17790s] #start global routing iteration 2...
[03/15 07:27:31  17790s] ### routing at level 1 (topmost level) iter 1
[03/15 07:27:34  17793s] ### measure_qor starts on Tue Mar 15 07:27:34 2022 with memory = 2274.01 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### measure_congestion starts on Tue Mar 15 07:27:34 2022 with memory = 2274.01 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2274.01 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] ### route_end starts on Tue Mar 15 07:27:34 2022 with memory = 2274.02 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #Total number of trivial nets (e.g. < 2 pins) = 4041 (skipped).
[03/15 07:27:34  17793s] #Total number of selected nets for routing = 111.
[03/15 07:27:34  17793s] #Total number of unselected nets (but routable) for routing = 54567 (skipped).
[03/15 07:27:34  17793s] #Total number of nets in the design = 58719.
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #54567 skipped nets do not have any wires.
[03/15 07:27:34  17793s] #111 routable nets have only global wires.
[03/15 07:27:34  17793s] #111 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #Routed net constraints summary:
[03/15 07:27:34  17793s] #------------------------------------------------
[03/15 07:27:34  17793s] #        Rules   Pref Extra Space   Unconstrained  
[03/15 07:27:34  17793s] #------------------------------------------------
[03/15 07:27:34  17793s] #      Default                111               0  
[03/15 07:27:34  17793s] #------------------------------------------------
[03/15 07:27:34  17793s] #        Total                111               0  
[03/15 07:27:34  17793s] #------------------------------------------------
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #Routing constraints summary of the whole design:
[03/15 07:27:34  17793s] #-------------------------------------------------------------
[03/15 07:27:34  17793s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/15 07:27:34  17793s] #-------------------------------------------------------------
[03/15 07:27:34  17793s] #      Default                111         1482           53085  
[03/15 07:27:34  17793s] #-------------------------------------------------------------
[03/15 07:27:34  17793s] #        Total                111         1482           53085  
[03/15 07:27:34  17793s] #-------------------------------------------------------------
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] ### cal_base_flow starts on Tue Mar 15 07:27:34 2022 with memory = 2274.04 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### init_flow_edge starts on Tue Mar 15 07:27:34 2022 with memory = 2274.04 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### cal_flow starts on Tue Mar 15 07:27:34 2022 with memory = 2276.14 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### report_overcon starts on Tue Mar 15 07:27:34 2022 with memory = 2276.15 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #                 OverCon          
[03/15 07:27:34  17793s] #                  #Gcell    %Gcell
[03/15 07:27:34  17793s] #     Layer           (1)   OverCon  Flow/Cap
[03/15 07:27:34  17793s] #  ----------------------------------------------
[03/15 07:27:34  17793s] #  M1            0(0.00%)   (0.00%)     0.28  
[03/15 07:27:34  17793s] #  M2            0(0.00%)   (0.00%)     0.01  
[03/15 07:27:34  17793s] #  M3            0(0.00%)   (0.00%)     0.02  
[03/15 07:27:34  17793s] #  M4           10(0.02%)   (0.02%)     0.01  
[03/15 07:27:34  17793s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/15 07:27:34  17793s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/15 07:27:34  17793s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/15 07:27:34  17793s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/15 07:27:34  17793s] #  ----------------------------------------------
[03/15 07:27:34  17793s] #     Total     10(0.00%)   (0.00%)
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 07:27:34  17793s] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### cal_base_flow starts on Tue Mar 15 07:27:34 2022 with memory = 2276.16 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### init_flow_edge starts on Tue Mar 15 07:27:34 2022 with memory = 2276.16 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### cal_flow starts on Tue Mar 15 07:27:34 2022 with memory = 2276.16 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### export_cong_map starts on Tue Mar 15 07:27:34 2022 with memory = 2276.16 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### PDZT_Export::export_cong_map starts on Tue Mar 15 07:27:34 2022 with memory = 2277.03 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### import_cong_map starts on Tue Mar 15 07:27:34 2022 with memory = 2277.03 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### update starts on Tue Mar 15 07:27:34 2022 with memory = 2277.03 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] #Complete Global Routing.
[03/15 07:27:34  17793s] #Total number of nets with non-default rule or having extra spacing = 111
[03/15 07:27:34  17793s] #Total wire length = 35007 um.
[03/15 07:27:34  17793s] #Total half perimeter of net bounding box = 12833 um.
[03/15 07:27:34  17793s] #Total wire length on LAYER M1 = 0 um.
[03/15 07:27:34  17793s] #Total wire length on LAYER M2 = 7689 um.
[03/15 07:27:34  17793s] #Total wire length on LAYER M3 = 15057 um.
[03/15 07:27:34  17793s] #Total wire length on LAYER M4 = 10920 um.
[03/15 07:27:34  17793s] #Total wire length on LAYER M5 = 981 um.
[03/15 07:27:34  17793s] #Total wire length on LAYER M6 = 360 um.
[03/15 07:27:34  17793s] #Total wire length on LAYER M7 = 0 um.
[03/15 07:27:34  17793s] #Total wire length on LAYER M8 = 0 um.
[03/15 07:27:34  17793s] #Total number of vias = 20090
[03/15 07:27:34  17793s] #Up-Via Summary (total 20090):
[03/15 07:27:34  17793s] #           
[03/15 07:27:34  17793s] #-----------------------
[03/15 07:27:34  17793s] # M1               9324
[03/15 07:27:34  17793s] # M2               6671
[03/15 07:27:34  17793s] # M3               3654
[03/15 07:27:34  17793s] # M4                307
[03/15 07:27:34  17793s] # M5                134
[03/15 07:27:34  17793s] #-----------------------
[03/15 07:27:34  17793s] #                 20090 
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #Total number of involved priority nets 111
[03/15 07:27:34  17793s] #Maximum src to sink distance for priority net 301.8
[03/15 07:27:34  17793s] #Average of max src_to_sink distance for priority net 97.7
[03/15 07:27:34  17793s] #Average of ave src_to_sink distance for priority net 53.6
[03/15 07:27:34  17793s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### report_overcon starts on Tue Mar 15 07:27:34 2022 with memory = 2277.47 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### report_overcon starts on Tue Mar 15 07:27:34 2022 with memory = 2277.47 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17793s] #Max overcon = 1 tracks.
[03/15 07:27:34  17793s] #Total overcon = 0.00%.
[03/15 07:27:34  17793s] #Worst layer Gcell overcon rate = 0.02%.
[03/15 07:27:34  17793s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #Global routing statistics:
[03/15 07:27:34  17793s] #Cpu time = 00:00:07
[03/15 07:27:34  17793s] #Elapsed time = 00:00:07
[03/15 07:27:34  17793s] #Increased memory = 20.61 (MB)
[03/15 07:27:34  17793s] #Total memory = 2277.48 (MB)
[03/15 07:27:34  17793s] #Peak memory = 2365.70 (MB)
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #Finished global routing on Tue Mar 15 07:27:34 2022
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] #
[03/15 07:27:34  17793s] ### Time Record (Global Routing) is uninstalled.
[03/15 07:27:34  17793s] ### Time Record (Track Assignment) is installed.
[03/15 07:27:34  17794s] #reading routing guides ......
[03/15 07:27:34  17794s] ### Time Record (Track Assignment) is uninstalled.
[03/15 07:27:34  17794s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2268.77 (MB), peak = 2365.70 (MB)
[03/15 07:27:34  17794s] ### Time Record (Track Assignment) is installed.
[03/15 07:27:34  17794s] #Start Track Assignment.
[03/15 07:27:35  17794s] #Done with 4256 horizontal wires in 2 hboxes and 5302 vertical wires in 2 hboxes.
[03/15 07:27:36  17795s] #Done with 4185 horizontal wires in 2 hboxes and 5206 vertical wires in 2 hboxes.
[03/15 07:27:36  17795s] #Complete Track Assignment.
[03/15 07:27:36  17795s] #Total number of nets with non-default rule or having extra spacing = 111
[03/15 07:27:36  17795s] #Total wire length = 38239 um.
[03/15 07:27:36  17795s] #Total half perimeter of net bounding box = 12833 um.
[03/15 07:27:36  17795s] #Total wire length on LAYER M1 = 3171 um.
[03/15 07:27:36  17795s] #Total wire length on LAYER M2 = 7614 um.
[03/15 07:27:36  17795s] #Total wire length on LAYER M3 = 14742 um.
[03/15 07:27:36  17795s] #Total wire length on LAYER M4 = 11323 um.
[03/15 07:27:36  17795s] #Total wire length on LAYER M5 = 1009 um.
[03/15 07:27:36  17795s] #Total wire length on LAYER M6 = 379 um.
[03/15 07:27:36  17795s] #Total wire length on LAYER M7 = 0 um.
[03/15 07:27:36  17795s] #Total wire length on LAYER M8 = 0 um.
[03/15 07:27:36  17795s] #Total number of vias = 20090
[03/15 07:27:36  17795s] #Up-Via Summary (total 20090):
[03/15 07:27:36  17795s] #           
[03/15 07:27:36  17795s] #-----------------------
[03/15 07:27:36  17795s] # M1               9324
[03/15 07:27:36  17795s] # M2               6671
[03/15 07:27:36  17795s] # M3               3654
[03/15 07:27:36  17795s] # M4                307
[03/15 07:27:36  17795s] # M5                134
[03/15 07:27:36  17795s] #-----------------------
[03/15 07:27:36  17795s] #                 20090 
[03/15 07:27:36  17795s] #
[03/15 07:27:36  17795s] ### Time Record (Track Assignment) is uninstalled.
[03/15 07:27:36  17795s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2279.04 (MB), peak = 2365.70 (MB)
[03/15 07:27:36  17795s] #
[03/15 07:27:36  17795s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 07:27:36  17795s] #Cpu time = 00:00:34
[03/15 07:27:36  17795s] #Elapsed time = 00:00:34
[03/15 07:27:36  17795s] #Increased memory = 53.23 (MB)
[03/15 07:27:36  17795s] #Total memory = 2279.11 (MB)
[03/15 07:27:36  17795s] #Peak memory = 2365.70 (MB)
[03/15 07:27:36  17795s] ### Time Record (Detail Routing) is installed.
[03/15 07:27:36  17796s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 07:27:37  17796s] #
[03/15 07:27:37  17796s] #Start Detail Routing..
[03/15 07:27:37  17796s] #start initial detail routing ...
[03/15 07:27:37  17796s] ### Design has 2 dirty nets
[03/15 07:28:26  17846s] # ECO: 5.6% of the total area was rechecked for DRC, and 52.3% required routing.
[03/15 07:28:26  17846s] #   number of violations = 0
[03/15 07:28:26  17846s] #cpu time = 00:00:49, elapsed time = 00:00:49, memory = 2304.10 (MB), peak = 2365.70 (MB)
[03/15 07:28:26  17846s] #Complete Detail Routing.
[03/15 07:28:26  17846s] #Total number of nets with non-default rule or having extra spacing = 111
[03/15 07:28:26  17846s] #Total wire length = 37061 um.
[03/15 07:28:26  17846s] #Total half perimeter of net bounding box = 12833 um.
[03/15 07:28:26  17846s] #Total wire length on LAYER M1 = 1 um.
[03/15 07:28:26  17846s] #Total wire length on LAYER M2 = 622 um.
[03/15 07:28:26  17846s] #Total wire length on LAYER M3 = 17488 um.
[03/15 07:28:26  17846s] #Total wire length on LAYER M4 = 17766 um.
[03/15 07:28:26  17846s] #Total wire length on LAYER M5 = 907 um.
[03/15 07:28:26  17846s] #Total wire length on LAYER M6 = 276 um.
[03/15 07:28:26  17846s] #Total wire length on LAYER M7 = 0 um.
[03/15 07:28:26  17846s] #Total wire length on LAYER M8 = 0 um.
[03/15 07:28:26  17846s] #Total number of vias = 28646
[03/15 07:28:26  17846s] #Total number of multi-cut vias = 109 (  0.4%)
[03/15 07:28:26  17846s] #Total number of single cut vias = 28537 ( 99.6%)
[03/15 07:28:26  17846s] #Up-Via Summary (total 28646):
[03/15 07:28:26  17846s] #                   single-cut          multi-cut      Total
[03/15 07:28:26  17846s] #-----------------------------------------------------------
[03/15 07:28:26  17846s] # M1              9214 ( 98.8%)       109 (  1.2%)       9323
[03/15 07:28:26  17846s] # M2              9292 (100.0%)         0 (  0.0%)       9292
[03/15 07:28:26  17846s] # M3              9752 (100.0%)         0 (  0.0%)       9752
[03/15 07:28:26  17846s] # M4               220 (100.0%)         0 (  0.0%)        220
[03/15 07:28:26  17846s] # M5                59 (100.0%)         0 (  0.0%)         59
[03/15 07:28:26  17846s] #-----------------------------------------------------------
[03/15 07:28:26  17846s] #                28537 ( 99.6%)       109 (  0.4%)      28646 
[03/15 07:28:26  17846s] #
[03/15 07:28:26  17846s] #Total number of DRC violations = 0
[03/15 07:28:26  17846s] ### Time Record (Detail Routing) is uninstalled.
[03/15 07:28:26  17846s] #Cpu time = 00:00:51
[03/15 07:28:26  17846s] #Elapsed time = 00:00:51
[03/15 07:28:26  17846s] #Increased memory = -3.60 (MB)
[03/15 07:28:26  17846s] #Total memory = 2275.52 (MB)
[03/15 07:28:26  17846s] #Peak memory = 2365.70 (MB)
[03/15 07:28:27  17846s] #detailRoute Statistics:
[03/15 07:28:27  17846s] #Cpu time = 00:00:51
[03/15 07:28:27  17846s] #Elapsed time = 00:00:51
[03/15 07:28:27  17846s] #Increased memory = -3.60 (MB)
[03/15 07:28:27  17846s] #Total memory = 2275.52 (MB)
[03/15 07:28:27  17846s] #Peak memory = 2365.70 (MB)
[03/15 07:28:27  17846s] #Skip updating routing design signature in db-snapshot flow
[03/15 07:28:27  17846s] ### Time Record (DB Export) is installed.
[03/15 07:28:27  17846s] Extracting standard cell pins and blockage ...... 
[03/15 07:28:27  17846s] Pin and blockage extraction finished
[03/15 07:28:27  17846s] ### Time Record (DB Export) is uninstalled.
[03/15 07:28:27  17846s] ### Time Record (Post Callback) is installed.
[03/15 07:28:27  17846s] ### Time Record (Post Callback) is uninstalled.
[03/15 07:28:27  17846s] #
[03/15 07:28:27  17846s] #globalDetailRoute statistics:
[03/15 07:28:27  17846s] #Cpu time = 00:01:27
[03/15 07:28:27  17846s] #Elapsed time = 00:01:27
[03/15 07:28:27  17846s] #Increased memory = 75.58 (MB)
[03/15 07:28:27  17846s] #Total memory = 2269.25 (MB)
[03/15 07:28:27  17846s] #Peak memory = 2365.70 (MB)
[03/15 07:28:27  17846s] #Number of warnings = 1
[03/15 07:28:27  17846s] #Total number of warnings = 4
[03/15 07:28:27  17846s] #Number of fails = 0
[03/15 07:28:27  17846s] #Total number of fails = 0
[03/15 07:28:27  17846s] #Complete globalDetailRoute on Tue Mar 15 07:28:27 2022
[03/15 07:28:27  17846s] #
[03/15 07:28:27  17846s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 07:28:27  17846s] ### 
[03/15 07:28:27  17846s] ###   Scalability Statistics
[03/15 07:28:27  17846s] ### 
[03/15 07:28:27  17846s] ### --------------------------------+----------------+----------------+----------------+
[03/15 07:28:27  17846s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/15 07:28:27  17846s] ### --------------------------------+----------------+----------------+----------------+
[03/15 07:28:27  17846s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/15 07:28:27  17846s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/15 07:28:27  17846s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/15 07:28:27  17846s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/15 07:28:27  17846s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/15 07:28:27  17846s] ###   Cell Pin Access               |        00:00:23|        00:00:23|             1.0|
[03/15 07:28:27  17846s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/15 07:28:27  17846s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/15 07:28:27  17846s] ###   Global Routing                |        00:00:07|        00:00:07|             1.0|
[03/15 07:28:27  17846s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[03/15 07:28:27  17846s] ###   Detail Routing                |        00:00:51|        00:00:51|             1.0|
[03/15 07:28:27  17846s] ###   Entire Command                |        00:01:27|        00:01:27|             1.0|
[03/15 07:28:27  17846s] ### --------------------------------+----------------+----------------+----------------+
[03/15 07:28:27  17846s] ### 
[03/15 07:28:27  17847s] % End globalDetailRoute (date=03/15 07:28:27, total cpu=0:01:27, real=0:01:27, peak res=2304.3M, current mem=2268.6M)
[03/15 07:28:27  17847s]         NanoRoute done. (took cpu=0:01:27 real=0:01:27)
[03/15 07:28:27  17847s]       Clock detailed routing done.
[03/15 07:28:27  17847s] Checking guided vs. routed lengths for 111 nets...
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]       
[03/15 07:28:27  17847s]       Guided max path lengths
[03/15 07:28:27  17847s]       =======================
[03/15 07:28:27  17847s]       
[03/15 07:28:27  17847s]       ---------------------------------------
[03/15 07:28:27  17847s]       From (um)    To (um)    Number of paths
[03/15 07:28:27  17847s]       ---------------------------------------
[03/15 07:28:27  17847s]          0.000      50.000           1
[03/15 07:28:27  17847s]         50.000     100.000          86
[03/15 07:28:27  17847s]        100.000     150.000          12
[03/15 07:28:27  17847s]        150.000     200.000           4
[03/15 07:28:27  17847s]        200.000     250.000           4
[03/15 07:28:27  17847s]        250.000     300.000           3
[03/15 07:28:27  17847s]        300.000     350.000           1
[03/15 07:28:27  17847s]       ---------------------------------------
[03/15 07:28:27  17847s]       
[03/15 07:28:27  17847s]       Deviation of routing from guided max path lengths
[03/15 07:28:27  17847s]       =================================================
[03/15 07:28:27  17847s]       
[03/15 07:28:27  17847s]       -------------------------------------
[03/15 07:28:27  17847s]       From (%)    To (%)    Number of paths
[03/15 07:28:27  17847s]       -------------------------------------
[03/15 07:28:27  17847s]       below        0.000          80
[03/15 07:28:27  17847s]         0.000      2.000          14
[03/15 07:28:27  17847s]         2.000      4.000           8
[03/15 07:28:27  17847s]         4.000      6.000           2
[03/15 07:28:27  17847s]         6.000      8.000           3
[03/15 07:28:27  17847s]         8.000     10.000           3
[03/15 07:28:27  17847s]        10.000     12.000           0
[03/15 07:28:27  17847s]        12.000     14.000           0
[03/15 07:28:27  17847s]        14.000     16.000           1
[03/15 07:28:27  17847s]       -------------------------------------
[03/15 07:28:27  17847s]       
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Top 10 notable deviations of routed length from guided length
[03/15 07:28:27  17847s]     =============================================================
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net CTS_32 (101 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =    79.000um, total =   319.998um
[03/15 07:28:27  17847s]     Routed length:  max path =    82.000um, total =   403.540um
[03/15 07:28:27  17847s]     Deviation:      max path =     3.797%,  total =    26.107%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net mac_array_instance/CTS_3 (75 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =    87.200um, total =   249.900um
[03/15 07:28:27  17847s]     Routed length:  max path =    79.800um, total =   307.880um
[03/15 07:28:27  17847s]     Deviation:      max path =    -8.486%,  total =    23.202%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net mac_array_instance/col_idx_3__mac_col_inst/CTS_1 (81 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =   118.399um, total =   272.998um
[03/15 07:28:27  17847s]     Routed length:  max path =   110.200um, total =   335.870um
[03/15 07:28:27  17847s]     Deviation:      max path =    -6.925%,  total =    23.030%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net CTS_19 (101 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =    83.800um, total =   308.000um
[03/15 07:28:27  17847s]     Routed length:  max path =    80.600um, total =   375.865um
[03/15 07:28:27  17847s]     Deviation:      max path =    -3.819%,  total =    22.034%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net mac_array_instance/col_idx_1__mac_col_inst/CTS_2 (84 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =   132.600um, total =   275.600um
[03/15 07:28:27  17847s]     Routed length:  max path =   134.600um, total =   334.665um
[03/15 07:28:27  17847s]     Deviation:      max path =     1.508%,  total =    21.431%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net CTS_43 (101 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =    72.400um, total =   322.700um
[03/15 07:28:27  17847s]     Routed length:  max path =    72.200um, total =   391.775um
[03/15 07:28:27  17847s]     Deviation:      max path =    -0.276%,  total =    21.406%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net mac_array_instance/CTS_20 (75 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =   107.000um, total =   282.399um
[03/15 07:28:27  17847s]     Routed length:  max path =    86.400um, total =   342.520um
[03/15 07:28:27  17847s]     Deviation:      max path =   -19.252%,  total =    21.289%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net CTS_28 (101 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =    56.000um, total =   333.600um
[03/15 07:28:27  17847s]     Routed length:  max path =    60.000um, total =   404.345um
[03/15 07:28:27  17847s]     Deviation:      max path =     7.143%,  total =    21.207%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net mac_array_instance/CTS_11 (65 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =    91.600um, total =   266.600um
[03/15 07:28:27  17847s]     Routed length:  max path =    90.000um, total =   322.960um
[03/15 07:28:27  17847s]     Deviation:      max path =    -1.747%,  total =    21.140%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s]     Net CTS_35 (100 terminals)
[03/15 07:28:27  17847s]     Guided length:  max path =    63.600um, total =   346.400um
[03/15 07:28:27  17847s]     Routed length:  max path =    63.400um, total =   419.210um
[03/15 07:28:27  17847s]     Deviation:      max path =    -0.314%,  total =    21.019%
[03/15 07:28:27  17847s] 
[03/15 07:28:27  17847s] Set FIXED routing status on 111 net(s)
[03/15 07:28:27  17847s] Set FIXED placed status on 110 instance(s)
[03/15 07:28:27  17847s]       Route Remaining Unrouted Nets...
[03/15 07:28:27  17847s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/15 07:28:27  17847s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2617.1M
[03/15 07:28:27  17847s] All LLGs are deleted
[03/15 07:28:27  17847s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2617.1M
[03/15 07:28:27  17847s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.018, MEM:2612.7M
[03/15 07:28:27  17847s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.019, MEM:2612.7M
[03/15 07:28:27  17847s] ### Creating LA Mngr. totSessionCpu=4:57:27 mem=2612.7M
[03/15 07:28:27  17847s] LayerId::1 widthSet size::4
[03/15 07:28:27  17847s] LayerId::2 widthSet size::4
[03/15 07:28:27  17847s] LayerId::3 widthSet size::4
[03/15 07:28:27  17847s] LayerId::4 widthSet size::4
[03/15 07:28:27  17847s] LayerId::5 widthSet size::4
[03/15 07:28:27  17847s] LayerId::6 widthSet size::4
[03/15 07:28:27  17847s] LayerId::7 widthSet size::4
[03/15 07:28:27  17847s] LayerId::8 widthSet size::4
[03/15 07:28:27  17847s] Updating RC grid for preRoute extraction ...
[03/15 07:28:27  17847s] Initializing multi-corner capacitance tables ... 
[03/15 07:28:27  17847s] Initializing multi-corner resistance tables ...
[03/15 07:28:27  17847s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.832700 ; wcR: 0.636400 ; newSi: 0.101700 ; pMod: 82 ; 
[03/15 07:28:27  17847s] ### Creating LA Mngr, finished. totSessionCpu=4:57:27 mem=2612.7M
[03/15 07:28:27  17847s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2612.71 MB )
[03/15 07:28:27  17847s] (I)       Started Loading and Dumping File ( Curr Mem: 2612.71 MB )
[03/15 07:28:27  17847s] (I)       Reading DB...
[03/15 07:28:27  17847s] (I)       Read data from FE... (mem=2612.7M)
[03/15 07:28:27  17847s] (I)       Read nodes and places... (mem=2612.7M)
[03/15 07:28:28  17847s] (I)       Done Read nodes and places (cpu=0.080s, mem=2627.6M)
[03/15 07:28:28  17847s] (I)       Read nets... (mem=2627.6M)
[03/15 07:28:28  17847s] (I)       Done Read nets (cpu=0.210s, mem=2643.1M)
[03/15 07:28:28  17847s] (I)       Done Read data from FE (cpu=0.290s, mem=2643.1M)
[03/15 07:28:28  17847s] (I)       before initializing RouteDB syMemory usage = 2643.1 MB
[03/15 07:28:28  17847s] (I)       Honor MSV route constraint: false
[03/15 07:28:28  17847s] (I)       Maximum routing layer  : 127
[03/15 07:28:28  17847s] (I)       Minimum routing layer  : 2
[03/15 07:28:28  17847s] (I)       Supply scale factor H  : 1.00
[03/15 07:28:28  17847s] (I)       Supply scale factor V  : 1.00
[03/15 07:28:28  17847s] (I)       Tracks used by clock wire: 0
[03/15 07:28:28  17847s] (I)       Reverse direction      : 
[03/15 07:28:28  17847s] (I)       Honor partition pin guides: true
[03/15 07:28:28  17847s] (I)       Route selected nets only: false
[03/15 07:28:28  17847s] (I)       Route secondary PG pins: false
[03/15 07:28:28  17847s] (I)       Second PG max fanout   : 2147483647
[03/15 07:28:28  17847s] (I)       Apply function for special wires: true
[03/15 07:28:28  17847s] (I)       Layer by layer blockage reading: true
[03/15 07:28:28  17847s] (I)       Offset calculation fix : true
[03/15 07:28:28  17847s] (I)       Route stripe layer range: 
[03/15 07:28:28  17847s] (I)       Honor partition fences : 
[03/15 07:28:28  17847s] (I)       Honor partition pin    : 
[03/15 07:28:28  17847s] (I)       Honor partition fences with feedthrough: 
[03/15 07:28:28  17847s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 07:28:28  17847s] (I)       Use row-based GCell size
[03/15 07:28:28  17847s] (I)       Use row-based GCell align
[03/15 07:28:28  17847s] (I)       GCell unit size   : 3600
[03/15 07:28:28  17847s] (I)       GCell multiplier  : 1
[03/15 07:28:28  17847s] (I)       GCell row height  : 3600
[03/15 07:28:28  17847s] (I)       Actual row height : 3600
[03/15 07:28:28  17847s] (I)       GCell align ref   : 20000 20000
[03/15 07:28:28  17847s] [NR-eGR] Track table information for default rule: 
[03/15 07:28:28  17847s] [NR-eGR] M1 has no routable track
[03/15 07:28:28  17847s] [NR-eGR] M2 has single uniform track structure
[03/15 07:28:28  17847s] [NR-eGR] M3 has single uniform track structure
[03/15 07:28:28  17847s] [NR-eGR] M4 has single uniform track structure
[03/15 07:28:28  17847s] [NR-eGR] M5 has single uniform track structure
[03/15 07:28:28  17847s] [NR-eGR] M6 has single uniform track structure
[03/15 07:28:28  17847s] [NR-eGR] M7 has single uniform track structure
[03/15 07:28:28  17847s] [NR-eGR] M8 has single uniform track structure
[03/15 07:28:28  17847s] (I)       ===========================================================================
[03/15 07:28:28  17847s] (I)       == Report All Rule Vias ==
[03/15 07:28:28  17847s] (I)       ===========================================================================
[03/15 07:28:28  17847s] (I)        Via Rule : (Default)
[03/15 07:28:28  17847s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 07:28:28  17847s] (I)       ---------------------------------------------------------------------------
[03/15 07:28:28  17847s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 07:28:28  17847s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 07:28:28  17847s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 07:28:28  17847s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 07:28:28  17847s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 07:28:28  17847s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 07:28:28  17847s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 07:28:28  17847s] (I)        8    0 : ---                         0 : ---                      
[03/15 07:28:28  17847s] (I)       ===========================================================================
[03/15 07:28:28  17847s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2643.09 MB )
[03/15 07:28:28  17847s] [NR-eGR] Read 232 PG shapes
[03/15 07:28:28  17847s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.09 MB )
[03/15 07:28:28  17847s] [NR-eGR] #Routing Blockages  : 0
[03/15 07:28:28  17847s] [NR-eGR] #Instance Blockages : 0
[03/15 07:28:28  17847s] [NR-eGR] #PG Blockages       : 232
[03/15 07:28:28  17847s] [NR-eGR] #Bump Blockages     : 0
[03/15 07:28:28  17847s] [NR-eGR] #Boundary Blockages : 0
[03/15 07:28:28  17847s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 07:28:28  17847s] [NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 28036
[03/15 07:28:28  17847s] (I)       readDataFromPlaceDB
[03/15 07:28:28  17847s] (I)       Read net information..
[03/15 07:28:28  17847s] [NR-eGR] Read numTotalNets=54678  numIgnoredNets=111
[03/15 07:28:28  17847s] (I)       Read testcase time = 0.020 seconds
[03/15 07:28:28  17847s] 
[03/15 07:28:28  17847s] (I)       early_global_route_priority property id does not exist.
[03/15 07:28:28  17847s] (I)       Start initializing grid graph
[03/15 07:28:28  17847s] (I)       End initializing grid graph
[03/15 07:28:28  17847s] (I)       Model blockages into capacity
[03/15 07:28:28  17847s] (I)       Read Num Blocks=232  Num Prerouted Wires=28036  Num CS=0
[03/15 07:28:28  17847s] (I)       Started Modeling ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Started Modeling Layer 1 ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Started Modeling Layer 2 ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 9869
[03/15 07:28:28  17847s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Started Modeling Layer 3 ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 15150
[03/15 07:28:28  17847s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Started Modeling Layer 4 ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 2825
[03/15 07:28:28  17847s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Started Modeling Layer 5 ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 170
[03/15 07:28:28  17847s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Started Modeling Layer 6 ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 22
[03/15 07:28:28  17847s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Started Modeling Layer 7 ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 07:28:28  17847s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Started Modeling Layer 8 ( Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 07:28:28  17847s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2655.16 MB )
[03/15 07:28:28  17847s] (I)       -- layer congestion ratio --
[03/15 07:28:28  17847s] (I)       Layer 1 : 0.100000
[03/15 07:28:28  17847s] (I)       Layer 2 : 0.700000
[03/15 07:28:28  17847s] (I)       Layer 3 : 0.700000
[03/15 07:28:28  17847s] (I)       Layer 4 : 0.700000
[03/15 07:28:28  17847s] (I)       Layer 5 : 0.700000
[03/15 07:28:28  17847s] (I)       Layer 6 : 0.700000
[03/15 07:28:28  17847s] (I)       Layer 7 : 0.700000
[03/15 07:28:28  17847s] (I)       Layer 8 : 0.700000
[03/15 07:28:28  17847s] (I)       ----------------------------
[03/15 07:28:28  17847s] (I)       Number of ignored nets = 111
[03/15 07:28:28  17847s] (I)       Number of fixed nets = 111.  Ignored: Yes
[03/15 07:28:28  17847s] (I)       Number of clock nets = 111.  Ignored: No
[03/15 07:28:28  17847s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 07:28:28  17847s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 07:28:28  17847s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 07:28:28  17847s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 07:28:28  17847s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 07:28:28  17847s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 07:28:28  17847s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 07:28:28  17847s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2655.2 MB
[03/15 07:28:28  17847s] (I)       Ndr track 0 does not exist
[03/15 07:28:28  17847s] (I)       Ndr track 0 does not exist
[03/15 07:28:28  17847s] (I)       Layer1  viaCost=300.00
[03/15 07:28:28  17847s] (I)       Layer2  viaCost=100.00
[03/15 07:28:28  17847s] (I)       Layer3  viaCost=100.00
[03/15 07:28:28  17847s] (I)       Layer4  viaCost=100.00
[03/15 07:28:28  17847s] (I)       Layer5  viaCost=100.00
[03/15 07:28:28  17847s] (I)       Layer6  viaCost=200.00
[03/15 07:28:28  17847s] (I)       Layer7  viaCost=100.00
[03/15 07:28:28  17847s] (I)       ---------------------Grid Graph Info--------------------
[03/15 07:28:28  17847s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 07:28:28  17847s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 07:28:28  17847s] (I)       Site width          :   400  (dbu)
[03/15 07:28:28  17847s] (I)       Row height          :  3600  (dbu)
[03/15 07:28:28  17847s] (I)       GCell row height    :  3600  (dbu)
[03/15 07:28:28  17847s] (I)       GCell width         :  3600  (dbu)
[03/15 07:28:28  17847s] (I)       GCell height        :  3600  (dbu)
[03/15 07:28:28  17847s] (I)       Grid                :   359   358     8
[03/15 07:28:28  17847s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 07:28:28  17847s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 07:28:28  17847s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 07:28:28  17847s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 07:28:28  17847s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 07:28:28  17847s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 07:28:28  17847s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 07:28:28  17847s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 07:28:28  17847s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 07:28:28  17847s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 07:28:28  17847s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 07:28:28  17847s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 07:28:28  17847s] (I)       --------------------------------------------------------
[03/15 07:28:28  17847s] 
[03/15 07:28:28  17847s] [NR-eGR] ============ Routing rule table ============
[03/15 07:28:28  17847s] [NR-eGR] Rule id: 0  Nets: 0 
[03/15 07:28:28  17847s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 07:28:28  17847s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 07:28:28  17847s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 07:28:28  17847s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:28:28  17847s] [NR-eGR] Rule id: 1  Nets: 54567 
[03/15 07:28:28  17847s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 07:28:28  17847s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 07:28:28  17847s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:28:28  17847s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 07:28:28  17847s] [NR-eGR] ========================================
[03/15 07:28:28  17847s] [NR-eGR] 
[03/15 07:28:28  17847s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 07:28:28  17847s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/15 07:28:28  17847s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/15 07:28:28  17847s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/15 07:28:28  17847s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 07:28:28  17847s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 07:28:28  17847s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 07:28:28  17847s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 07:28:28  17847s] (I)       After initializing earlyGlobalRoute syMemory usage = 2660.3 MB
[03/15 07:28:28  17847s] (I)       Finished Loading and Dumping File ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Started Global Routing ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       ============= Initialization =============
[03/15 07:28:28  17847s] (I)       totalPins=174654  totalGlobalPin=164087 (93.95%)
[03/15 07:28:28  17847s] (I)       Started Build MST ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Generate topology with single threads
[03/15 07:28:28  17847s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       total 2D Cap : 578618 = (289354 H, 289264 V)
[03/15 07:28:28  17847s] [NR-eGR] Layer group 1: route 1482 net(s) in layer range [7, 8]
[03/15 07:28:28  17847s] (I)       ============  Phase 1a Route ============
[03/15 07:28:28  17847s] (I)       Started Phase 1a ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 07:28:28  17847s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Usage: 56683 = (34247 H, 22436 V) = (11.84% H, 7.76% V) = (6.164e+04um H, 4.038e+04um V)
[03/15 07:28:28  17847s] (I)       
[03/15 07:28:28  17847s] (I)       ============  Phase 1b Route ============
[03/15 07:28:28  17847s] (I)       Started Phase 1b ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Usage: 56695 = (34257 H, 22438 V) = (11.84% H, 7.76% V) = (6.166e+04um H, 4.039e+04um V)
[03/15 07:28:28  17847s] (I)       
[03/15 07:28:28  17847s] (I)       earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.06% V. EstWL: 1.020510e+05um
[03/15 07:28:28  17847s] (I)       ============  Phase 1c Route ============
[03/15 07:28:28  17847s] (I)       Started Phase 1c ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Level2 Grid: 72 x 72
[03/15 07:28:28  17847s] (I)       Started Two Level Routing ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Usage: 56695 = (34257 H, 22438 V) = (11.84% H, 7.76% V) = (6.166e+04um H, 4.039e+04um V)
[03/15 07:28:28  17847s] (I)       
[03/15 07:28:28  17847s] (I)       ============  Phase 1d Route ============
[03/15 07:28:28  17847s] (I)       Started Phase 1d ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Usage: 56706 = (34261 H, 22445 V) = (11.84% H, 7.76% V) = (6.167e+04um H, 4.040e+04um V)
[03/15 07:28:28  17847s] (I)       
[03/15 07:28:28  17847s] (I)       ============  Phase 1e Route ============
[03/15 07:28:28  17847s] (I)       Started Phase 1e ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Usage: 56706 = (34261 H, 22445 V) = (11.84% H, 7.76% V) = (6.167e+04um H, 4.040e+04um V)
[03/15 07:28:28  17847s] (I)       
[03/15 07:28:28  17847s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 1.020708e+05um
[03/15 07:28:28  17847s] [NR-eGR] 
[03/15 07:28:28  17847s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Running layer assignment with 1 threads
[03/15 07:28:28  17847s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Started Build MST ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       Generate topology with single threads
[03/15 07:28:28  17847s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17847s] (I)       total 2D Cap : 6222911 = (2601263 H, 3621648 V)
[03/15 07:28:28  17847s] [NR-eGR] Layer group 2: route 53085 net(s) in layer range [2, 8]
[03/15 07:28:28  17847s] (I)       ============  Phase 1a Route ============
[03/15 07:28:28  17847s] (I)       Started Phase 1a ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17848s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17848s] (I)       Usage: 593522 = (315077 H, 278445 V) = (12.11% H, 7.69% V) = (5.671e+05um H, 5.012e+05um V)
[03/15 07:28:28  17848s] (I)       
[03/15 07:28:28  17848s] (I)       ============  Phase 1b Route ============
[03/15 07:28:28  17848s] (I)       Usage: 593522 = (315077 H, 278445 V) = (12.11% H, 7.69% V) = (5.671e+05um H, 5.012e+05um V)
[03/15 07:28:28  17848s] (I)       
[03/15 07:28:28  17848s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.068340e+06um
[03/15 07:28:28  17848s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/15 07:28:28  17848s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 07:28:28  17848s] (I)       ============  Phase 1c Route ============
[03/15 07:28:28  17848s] (I)       Usage: 593522 = (315077 H, 278445 V) = (12.11% H, 7.69% V) = (5.671e+05um H, 5.012e+05um V)
[03/15 07:28:28  17848s] (I)       
[03/15 07:28:28  17848s] (I)       ============  Phase 1d Route ============
[03/15 07:28:28  17848s] (I)       Usage: 593522 = (315077 H, 278445 V) = (12.11% H, 7.69% V) = (5.671e+05um H, 5.012e+05um V)
[03/15 07:28:28  17848s] (I)       
[03/15 07:28:28  17848s] (I)       ============  Phase 1e Route ============
[03/15 07:28:28  17848s] (I)       Started Phase 1e ( Curr Mem: 2660.31 MB )
[03/15 07:28:28  17848s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17848s] (I)       Usage: 593522 = (315077 H, 278445 V) = (12.11% H, 7.69% V) = (5.671e+05um H, 5.012e+05um V)
[03/15 07:28:28  17848s] (I)       
[03/15 07:28:28  17848s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.068340e+06um
[03/15 07:28:28  17848s] [NR-eGR] 
[03/15 07:28:28  17848s] (I)       Current Phase 1l[Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:28  17848s] (I)       Running layer assignment with 1 threads
[03/15 07:28:29  17848s] (I)       Finished Phase 1l ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:29  17848s] (I)       ============  Phase 1l Route ============
[03/15 07:28:29  17848s] (I)       
[03/15 07:28:29  17848s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 07:28:29  17848s] [NR-eGR]                        OverCon            
[03/15 07:28:29  17848s] [NR-eGR]                         #Gcell     %Gcell
[03/15 07:28:29  17848s] [NR-eGR]       Layer                (2)    OverCon 
[03/15 07:28:29  17848s] [NR-eGR] ----------------------------------------------
[03/15 07:28:29  17848s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 07:28:29  17848s] [NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[03/15 07:28:29  17848s] [NR-eGR]      M3  (3)         2( 0.00%)   ( 0.00%) 
[03/15 07:28:29  17848s] [NR-eGR]      M4  (4)        70( 0.06%)   ( 0.06%) 
[03/15 07:28:29  17848s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 07:28:29  17848s] [NR-eGR]      M6  (6)        17( 0.01%)   ( 0.01%) 
[03/15 07:28:29  17848s] [NR-eGR]      M7  (7)       382( 0.30%)   ( 0.30%) 
[03/15 07:28:29  17848s] [NR-eGR]      M8  (8)        68( 0.05%)   ( 0.05%) 
[03/15 07:28:29  17848s] [NR-eGR] ----------------------------------------------
[03/15 07:28:29  17848s] [NR-eGR] Total              542( 0.06%)   ( 0.06%) 
[03/15 07:28:29  17848s] [NR-eGR] 
[03/15 07:28:29  17848s] (I)       Finished Global Routing ( CPU: 0.72 sec, Real: 0.71 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:29  17848s] (I)       total 2D Cap : 6223044 = (2601327 H, 3621717 V)
[03/15 07:28:29  17848s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 07:28:29  17848s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 07:28:29  17848s] (I)       ============= track Assignment ============
[03/15 07:28:29  17848s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2660.31 MB )
[03/15 07:28:29  17848s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:29  17848s] (I)       Started Greedy Track Assignment ( Curr Mem: 2660.31 MB )
[03/15 07:28:29  17848s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 07:28:29  17848s] (I)       Running track assignment with 1 threads
[03/15 07:28:29  17848s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:29  17848s] (I)       Run Multi-thread track assignment
[03/15 07:28:29  17849s] (I)       Finished Greedy Track Assignment ( CPU: 0.63 sec, Real: 0.62 sec, Curr Mem: 2660.31 MB )
[03/15 07:28:30  17849s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:28:30  17849s] [NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 183677
[03/15 07:28:30  17849s] [NR-eGR]     M2  (2V) length: 3.376473e+05um, number of vias: 249146
[03/15 07:28:30  17849s] [NR-eGR]     M3  (3H) length: 3.975838e+05um, number of vias: 31285
[03/15 07:28:30  17849s] [NR-eGR]     M4  (4V) length: 1.481248e+05um, number of vias: 12924
[03/15 07:28:30  17849s] [NR-eGR]     M5  (5H) length: 1.338353e+05um, number of vias: 8567
[03/15 07:28:30  17849s] [NR-eGR]     M6  (6V) length: 1.584866e+04um, number of vias: 7986
[03/15 07:28:30  17849s] [NR-eGR]     M7  (7H) length: 6.307400e+04um, number of vias: 9472
[03/15 07:28:30  17849s] [NR-eGR]     M8  (8V) length: 4.081493e+04um, number of vias: 0
[03/15 07:28:30  17849s] [NR-eGR] Total length: 1.136929e+06um, number of vias: 503057
[03/15 07:28:30  17849s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:28:30  17849s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/15 07:28:30  17849s] [NR-eGR] --------------------------------------------------------------------------
[03/15 07:28:30  17849s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.34 sec, Real: 2.34 sec, Curr Mem: 2628.31 MB )
[03/15 07:28:30  17849s]       Route Remaining Unrouted Nets done. (took cpu=0:00:02.7 real=0:00:02.7)
[03/15 07:28:30  17849s]     Routing using NR in eGR->NR Step done.
[03/15 07:28:30  17849s] Net route status summary:
[03/15 07:28:30  17849s]   Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=111, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:28:30  17849s]   Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:28:30  17849s] 
[03/15 07:28:30  17849s] CCOPT: Done with clock implementation routing.
[03/15 07:28:30  17849s] 
[03/15 07:28:30  17849s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:32 real=0:01:32)
[03/15 07:28:30  17849s]   Clock implementation routing done.
[03/15 07:28:30  17849s]   Leaving CCOpt scope - extractRC...
[03/15 07:28:30  17849s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/15 07:28:30  17849s] Extraction called for design 'core' of instances=50871 and nets=58719 using extraction engine 'preRoute' .
[03/15 07:28:30  17849s] PreRoute RC Extraction called for design core.
[03/15 07:28:30  17849s] RC Extraction called in multi-corner(2) mode.
[03/15 07:28:30  17849s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 07:28:30  17849s] RCMode: PreRoute
[03/15 07:28:30  17849s]       RC Corner Indexes            0       1   
[03/15 07:28:30  17849s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 07:28:30  17849s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 07:28:30  17849s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 07:28:30  17849s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 07:28:30  17849s] Shrink Factor                : 1.00000
[03/15 07:28:30  17849s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 07:28:30  17849s] Using capacitance table file ...
[03/15 07:28:30  17849s] LayerId::1 widthSet size::4
[03/15 07:28:30  17849s] LayerId::2 widthSet size::4
[03/15 07:28:30  17849s] LayerId::3 widthSet size::4
[03/15 07:28:30  17849s] LayerId::4 widthSet size::4
[03/15 07:28:30  17849s] LayerId::5 widthSet size::4
[03/15 07:28:30  17849s] LayerId::6 widthSet size::4
[03/15 07:28:30  17849s] LayerId::7 widthSet size::4
[03/15 07:28:30  17849s] LayerId::8 widthSet size::4
[03/15 07:28:30  17849s] Updating RC grid for preRoute extraction ...
[03/15 07:28:30  17849s] Initializing multi-corner capacitance tables ... 
[03/15 07:28:30  17850s] Initializing multi-corner resistance tables ...
[03/15 07:28:30  17850s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298758 ; uaWl: 0.903283 ; uaWlH: 0.252521 ; aWlH: 0.095480 ; Pmax: 0.831900 ; wcR: 0.636400 ; newSi: 0.101700 ; pMod: 82 ; 
[03/15 07:28:31  17850s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2616.312M)
[03/15 07:28:31  17850s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 07:28:31  17850s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.8)
[03/15 07:28:31  17850s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 07:28:31  17850s] End AAE Lib Interpolated Model. (MEM=2616.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:28:31  17850s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:28:31  17851s]   Clock DAG stats after routing clock trees:
[03/15 07:28:31  17851s]     cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:28:31  17851s]     cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:28:31  17851s]     cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:28:31  17851s]     sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:28:31  17851s]     wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
[03/15 07:28:31  17851s]     wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
[03/15 07:28:31  17851s]     hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
[03/15 07:28:31  17851s]   Clock DAG net violations after routing clock trees: none
[03/15 07:28:31  17851s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/15 07:28:31  17851s]     Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:28:31  17851s]     Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
[03/15 07:28:31  17851s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/15 07:28:31  17851s]      Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:28:31  17851s]   Primary reporting skew groups after routing clock trees:
[03/15 07:28:31  17851s]     skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:31  17851s]         min path sink: kmem_instance/memory2_reg_72_/CP
[03/15 07:28:31  17851s]         max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:28:31  17851s]   Skew group summary after routing clock trees:
[03/15 07:28:31  17851s]     skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:31  17851s]   CCOpt::Phase::Routing done. (took cpu=0:01:34 real=0:01:34)
[03/15 07:28:31  17851s]   CCOpt::Phase::PostConditioning...
[03/15 07:28:31  17851s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[03/15 07:28:32  17851s] OPERPROF: Starting DPlace-Init at level 1, MEM:2664.0M
[03/15 07:28:32  17851s] z: 2, totalTracks: 1
[03/15 07:28:32  17851s] z: 4, totalTracks: 1
[03/15 07:28:32  17851s] z: 6, totalTracks: 1
[03/15 07:28:32  17851s] z: 8, totalTracks: 1
[03/15 07:28:32  17851s] #spOpts: N=65 mergeVia=F 
[03/15 07:28:32  17851s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2664.0M
[03/15 07:28:32  17851s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2664.0M
[03/15 07:28:32  17851s] Core basic site is core
[03/15 07:28:32  17851s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 07:28:32  17851s] SiteArray: use 4,620,288 bytes
[03/15 07:28:32  17851s] SiteArray: current memory after site array memory allocation 2668.4M
[03/15 07:28:32  17851s] SiteArray: FP blocked sites are writable
[03/15 07:28:32  17851s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 07:28:32  17851s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2668.4M
[03/15 07:28:32  17851s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 07:28:32  17851s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2668.4M
[03/15 07:28:32  17851s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.106, MEM:2668.4M
[03/15 07:28:32  17851s] OPERPROF:     Starting CMU at level 3, MEM:2668.4M
[03/15 07:28:32  17851s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2668.4M
[03/15 07:28:32  17851s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.152, MEM:2668.4M
[03/15 07:28:32  17851s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2668.4MB).
[03/15 07:28:32  17851s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.229, MEM:2668.4M
[03/15 07:28:32  17851s]   Removing CTS place status from clock tree and sinks.
[03/15 07:28:32  17851s]   Removed CTS place status from 110 clock cells (out of 112 ) and 0 clock sinks (out of 0 ).
[03/15 07:28:32  17851s]   Switching to inst based legalization.
[03/15 07:28:32  17851s]   PostConditioning...
[03/15 07:28:32  17851s]     PostConditioning active optimizations:
[03/15 07:28:32  17851s]      - DRV fixing with cell sizing and buffering
[03/15 07:28:32  17851s]      - Skew fixing with cell sizing
[03/15 07:28:32  17851s]     
[03/15 07:28:32  17851s]     Currently running CTS, using active skew data
[03/15 07:28:32  17851s]     Reset bufferability constraints...
[03/15 07:28:32  17851s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/15 07:28:32  17851s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:28:32  17851s]     Upsizing to fix DRVs...
[03/15 07:28:32  17851s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:28:32  17851s]     CCOpt-PostConditioning: considered: 111, tested: 111, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/15 07:28:32  17851s]     
[03/15 07:28:32  17851s]     PRO Statistics: Fix DRVs (initial upsizing):
[03/15 07:28:32  17851s]     ============================================
[03/15 07:28:32  17851s]     
[03/15 07:28:32  17851s]     Cell changes by Net Type:
[03/15 07:28:32  17851s]     
[03/15 07:28:32  17851s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:32  17851s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/15 07:28:32  17851s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:32  17851s]     top                0            0           0            0                    0                0
[03/15 07:28:32  17851s]     trunk              0            0           0            0                    0                0
[03/15 07:28:32  17851s]     leaf               0            0           0            0                    0                0
[03/15 07:28:32  17851s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:32  17851s]     Total              0            0           0            0                    0                0
[03/15 07:28:32  17851s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:32  17851s]     
[03/15 07:28:32  17851s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/15 07:28:32  17851s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/15 07:28:32  17851s]     
[03/15 07:28:32  17851s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[03/15 07:28:32  17851s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:28:32  17851s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:28:32  17851s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:28:32  17851s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:28:32  17851s]       wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
[03/15 07:28:32  17851s]       wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
[03/15 07:28:32  17851s]       hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
[03/15 07:28:32  17851s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[03/15 07:28:32  17851s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[03/15 07:28:32  17851s]       Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:28:32  17851s]       Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
[03/15 07:28:32  17851s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[03/15 07:28:32  17851s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:28:32  17851s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[03/15 07:28:32  17851s]       skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:32  17851s]           min path sink: kmem_instance/memory2_reg_72_/CP
[03/15 07:28:32  17851s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:28:32  17852s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[03/15 07:28:32  17852s]       skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:32  17852s]     Upsizing to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 07:28:32  17852s]     Recomputing CTS skew targets...
[03/15 07:28:32  17852s]     Resolving skew group constraints...
[03/15 07:28:33  17852s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/15 07:28:33  17852s]     Resolving skew group constraints done.
[03/15 07:28:33  17852s]     Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/15 07:28:33  17852s]     Fixing DRVs...
[03/15 07:28:33  17852s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:28:33  17852s]     CCOpt-PostConditioning: considered: 111, tested: 111, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/15 07:28:33  17852s]     
[03/15 07:28:33  17852s]     PRO Statistics: Fix DRVs (cell sizing):
[03/15 07:28:33  17852s]     =======================================
[03/15 07:28:33  17852s]     
[03/15 07:28:33  17852s]     Cell changes by Net Type:
[03/15 07:28:33  17852s]     
[03/15 07:28:33  17852s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:33  17852s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/15 07:28:33  17852s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:33  17852s]     top                0            0           0            0                    0                0
[03/15 07:28:33  17852s]     trunk              0            0           0            0                    0                0
[03/15 07:28:33  17852s]     leaf               0            0           0            0                    0                0
[03/15 07:28:33  17852s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:33  17852s]     Total              0            0           0            0                    0                0
[03/15 07:28:33  17852s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:33  17852s]     
[03/15 07:28:33  17852s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/15 07:28:33  17852s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/15 07:28:33  17852s]     
[03/15 07:28:33  17852s]     Clock DAG stats PostConditioning after DRV fixing:
[03/15 07:28:33  17852s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:28:33  17852s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:28:33  17852s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:28:33  17852s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:28:33  17852s]       wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
[03/15 07:28:33  17852s]       wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
[03/15 07:28:33  17852s]       hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
[03/15 07:28:33  17852s]     Clock DAG net violations PostConditioning after DRV fixing: none
[03/15 07:28:33  17852s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[03/15 07:28:33  17852s]       Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:28:33  17852s]       Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
[03/15 07:28:33  17852s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[03/15 07:28:33  17852s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:28:33  17853s]     Primary reporting skew groups PostConditioning after DRV fixing:
[03/15 07:28:33  17853s]       skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:33  17853s]           min path sink: kmem_instance/memory2_reg_72_/CP
[03/15 07:28:33  17853s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:28:33  17853s]     Skew group summary PostConditioning after DRV fixing:
[03/15 07:28:33  17853s]       skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:33  17853s]     Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:28:33  17853s]     Buffering to fix DRVs...
[03/15 07:28:33  17853s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/15 07:28:33  17853s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/15 07:28:33  17853s]     Inserted 0 buffers and inverters.
[03/15 07:28:33  17853s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/15 07:28:33  17853s]     CCOpt-PostConditioning: nets considered: 111, nets tested: 111, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/15 07:28:33  17853s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/15 07:28:33  17853s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:28:33  17853s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:28:33  17853s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:28:33  17853s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:28:33  17853s]       wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
[03/15 07:28:33  17853s]       wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
[03/15 07:28:33  17853s]       hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
[03/15 07:28:33  17853s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/15 07:28:33  17853s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/15 07:28:33  17853s]       Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:28:33  17853s]       Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
[03/15 07:28:33  17853s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/15 07:28:33  17853s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:28:33  17853s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/15 07:28:33  17853s]       skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:33  17853s]           min path sink: kmem_instance/memory2_reg_72_/CP
[03/15 07:28:33  17853s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:28:33  17853s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/15 07:28:33  17853s]       skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:33  17853s]     Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     Slew Diagnostics: After DRV fixing
[03/15 07:28:33  17853s]     ==================================
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     Global Causes:
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     -----
[03/15 07:28:33  17853s]     Cause
[03/15 07:28:33  17853s]     -----
[03/15 07:28:33  17853s]       (empty table)
[03/15 07:28:33  17853s]     -----
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     Top 5 overslews:
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     ---------------------------------
[03/15 07:28:33  17853s]     Overslew    Causes    Driving Pin
[03/15 07:28:33  17853s]     ---------------------------------
[03/15 07:28:33  17853s]       (empty table)
[03/15 07:28:33  17853s]     ---------------------------------
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     -------------------
[03/15 07:28:33  17853s]     Cause    Occurences
[03/15 07:28:33  17853s]     -------------------
[03/15 07:28:33  17853s]       (empty table)
[03/15 07:28:33  17853s]     -------------------
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     Violation diagnostics counts from the 0 nodes that have violations:
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     -------------------
[03/15 07:28:33  17853s]     Cause    Occurences
[03/15 07:28:33  17853s]     -------------------
[03/15 07:28:33  17853s]       (empty table)
[03/15 07:28:33  17853s]     -------------------
[03/15 07:28:33  17853s]     
[03/15 07:28:33  17853s]     Fixing Skew by cell sizing...
[03/15 07:28:34  17853s]     Path optimization required 0 stage delay updates 
[03/15 07:28:34  17853s]     Resized 0 clock insts to decrease delay.
[03/15 07:28:34  17853s]     Fixing short paths with downsize only
[03/15 07:28:34  17853s]     Path optimization required 0 stage delay updates 
[03/15 07:28:34  17853s]     Resized 0 clock insts to increase delay.
[03/15 07:28:34  17853s]     
[03/15 07:28:34  17853s]     PRO Statistics: Fix Skew (cell sizing):
[03/15 07:28:34  17853s]     =======================================
[03/15 07:28:34  17853s]     
[03/15 07:28:34  17853s]     Cell changes by Net Type:
[03/15 07:28:34  17853s]     
[03/15 07:28:34  17853s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:34  17853s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/15 07:28:34  17853s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:34  17853s]     top                0            0           0            0                    0                0
[03/15 07:28:34  17853s]     trunk              0            0           0            0                    0                0
[03/15 07:28:34  17853s]     leaf               0            0           0            0                    0                0
[03/15 07:28:34  17853s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:34  17853s]     Total              0            0           0            0                    0                0
[03/15 07:28:34  17853s]     -------------------------------------------------------------------------------------------------
[03/15 07:28:34  17853s]     
[03/15 07:28:34  17853s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/15 07:28:34  17853s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/15 07:28:34  17853s]     
[03/15 07:28:34  17853s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[03/15 07:28:34  17853s]       cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:28:34  17853s]       cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:28:34  17853s]       cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:28:34  17853s]       sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:28:34  17853s]       wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
[03/15 07:28:34  17853s]       wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
[03/15 07:28:34  17853s]       hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
[03/15 07:28:34  17853s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[03/15 07:28:34  17853s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[03/15 07:28:34  17853s]       Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:28:34  17853s]       Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
[03/15 07:28:34  17853s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[03/15 07:28:34  17853s]        Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:28:34  17853s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[03/15 07:28:34  17853s]       skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:34  17853s]           min path sink: kmem_instance/memory2_reg_72_/CP
[03/15 07:28:34  17853s]           max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:28:34  17853s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[03/15 07:28:34  17853s]       skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:34  17853s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:28:34  17853s]     Reconnecting optimized routes...
[03/15 07:28:34  17853s]     Reset timing graph...
[03/15 07:28:34  17853s] Ignoring AAE DB Resetting ...
[03/15 07:28:34  17853s]     Reset timing graph done.
[03/15 07:28:34  17853s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 07:28:34  17853s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/15 07:28:34  17853s]     Set dirty flag on 0 insts, 0 nets
[03/15 07:28:34  17853s]   PostConditioning done.
[03/15 07:28:34  17853s] Net route status summary:
[03/15 07:28:34  17853s]   Clock:       111 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=111, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:28:34  17853s]   Non-clock: 58608 (unrouted=4041, trialRouted=54567, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4041, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 07:28:34  17853s]   Update timing and DAG stats after post-conditioning...
[03/15 07:28:34  17853s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 07:28:34  17853s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 07:28:34  17853s] End AAE Lib Interpolated Model. (MEM=2658.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:28:34  17854s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 07:28:34  17854s]   Clock DAG stats after post-conditioning:
[03/15 07:28:34  17854s]     cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:28:34  17854s]     cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:28:34  17854s]     cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:28:34  17854s]     sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:28:34  17854s]     wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
[03/15 07:28:34  17854s]     wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
[03/15 07:28:34  17854s]     hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
[03/15 07:28:34  17854s]   Clock DAG net violations after post-conditioning: none
[03/15 07:28:34  17854s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/15 07:28:34  17854s]     Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:28:34  17854s]     Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
[03/15 07:28:34  17854s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/15 07:28:34  17854s]      Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:28:35  17854s]   Primary reporting skew groups after post-conditioning:
[03/15 07:28:35  17854s]     skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:35  17854s]         min path sink: kmem_instance/memory2_reg_72_/CP
[03/15 07:28:35  17854s]         max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:28:35  17854s]   Skew group summary after post-conditioning:
[03/15 07:28:35  17854s]     skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:35  17854s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.3 real=0:00:03.3)
[03/15 07:28:35  17854s]   Setting CTS place status to fixed for clock tree and sinks.
[03/15 07:28:35  17854s]   numClockCells = 112, numClockCellsFixed = 112, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/15 07:28:35  17854s]   Post-balance tidy up or trial balance steps...
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Clock DAG stats at end of CTS:
[03/15 07:28:35  17854s]   ==============================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   --------------------------------------------------------------
[03/15 07:28:35  17854s]   Cell type                     Count    Area        Capacitance
[03/15 07:28:35  17854s]   --------------------------------------------------------------
[03/15 07:28:35  17854s]   Buffers                        110     1081.440       0.591
[03/15 07:28:35  17854s]   Inverters                        0        0.000       0.000
[03/15 07:28:35  17854s]   Integrated Clock Gates           0        0.000       0.000
[03/15 07:28:35  17854s]   Non-Integrated Clock Gates       0        0.000       0.000
[03/15 07:28:35  17854s]   Clock Logic                      0        0.000       0.000
[03/15 07:28:35  17854s]   All                            110     1081.440       0.591
[03/15 07:28:35  17854s]   --------------------------------------------------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Clock DAG wire lengths at end of CTS:
[03/15 07:28:35  17854s]   =====================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   --------------------
[03/15 07:28:35  17854s]   Type     Wire Length
[03/15 07:28:35  17854s]   --------------------
[03/15 07:28:35  17854s]   Top           0.000
[03/15 07:28:35  17854s]   Trunk      3690.200
[03/15 07:28:35  17854s]   Leaf      33370.400
[03/15 07:28:35  17854s]   Total     37060.600
[03/15 07:28:35  17854s]   --------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Clock DAG hp wire lengths at end of CTS:
[03/15 07:28:35  17854s]   ========================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   -----------------------
[03/15 07:28:35  17854s]   Type     hp Wire Length
[03/15 07:28:35  17854s]   -----------------------
[03/15 07:28:35  17854s]   Top            0.000
[03/15 07:28:35  17854s]   Trunk       2773.400
[03/15 07:28:35  17854s]   Leaf        9675.700
[03/15 07:28:35  17854s]   Total      12449.100
[03/15 07:28:35  17854s]   -----------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Clock DAG capacitances at end of CTS:
[03/15 07:28:35  17854s]   =====================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   ---------------------------------
[03/15 07:28:35  17854s]   Type     Gate     Wire     Total
[03/15 07:28:35  17854s]   ---------------------------------
[03/15 07:28:35  17854s]   Top      0.000    0.000     0.000
[03/15 07:28:35  17854s]   Trunk    0.591    0.577     1.167
[03/15 07:28:35  17854s]   Leaf     8.870    5.878    14.748
[03/15 07:28:35  17854s]   Total    9.461    6.454    15.916
[03/15 07:28:35  17854s]   ---------------------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Clock DAG sink capacitances at end of CTS:
[03/15 07:28:35  17854s]   ==========================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   --------------------------------------------------------
[03/15 07:28:35  17854s]   Count    Total    Average    Std. Dev.    Min      Max
[03/15 07:28:35  17854s]   --------------------------------------------------------
[03/15 07:28:35  17854s]   9104     8.870     0.001       0.000      0.001    0.001
[03/15 07:28:35  17854s]   --------------------------------------------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Clock DAG net violations at end of CTS:
[03/15 07:28:35  17854s]   =======================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   None
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/15 07:28:35  17854s]   ====================================================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[03/15 07:28:35  17854s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   Trunk       0.105      13       0.072       0.021      0.012    0.089    {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}           -
[03/15 07:28:35  17854s]   Leaf        0.105      98       0.094       0.004      0.083    0.104    {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}         -
[03/15 07:28:35  17854s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Clock DAG library cell distribution at end of CTS:
[03/15 07:28:35  17854s]   ==================================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   ---------------------------------------
[03/15 07:28:35  17854s]   Name      Type      Inst     Inst Area 
[03/15 07:28:35  17854s]                       Count    (um^2)
[03/15 07:28:35  17854s]   ---------------------------------------
[03/15 07:28:35  17854s]   CKBD16    buffer     102      1028.160
[03/15 07:28:35  17854s]   CKBD12    buffer       6        47.520
[03/15 07:28:35  17854s]   CKBD4     buffer       1         3.240
[03/15 07:28:35  17854s]   CKBD3     buffer       1         2.520
[03/15 07:28:35  17854s]   ---------------------------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Primary reporting skew groups summary at end of CTS:
[03/15 07:28:35  17854s]   ====================================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/15 07:28:35  17854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   WC:setup.late    clk/CON       0.409     0.456     0.046       0.057         0.035           0.013           0.427        0.011     100% {0.409, 0.456}
[03/15 07:28:35  17854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   Skew group summary at end of CTS:
[03/15 07:28:35  17854s]   =================================
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/15 07:28:35  17854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   WC:setup.late    clk/CON       0.409     0.456     0.046       0.057         0.035           0.013           0.427        0.011     100% {0.409, 0.456}
[03/15 07:28:35  17854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 07:28:35  17854s]   
[03/15 07:28:35  17855s]   
[03/15 07:28:35  17855s]   Found a total of 0 clock tree pins with a slew violation.
[03/15 07:28:35  17855s]   
[03/15 07:28:35  17855s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 07:28:35  17855s] Synthesizing clock trees done.
[03/15 07:28:35  17855s] Tidy Up And Update Timing...
[03/15 07:28:35  17855s] External - Set all clocks to propagated mode...
[03/15 07:28:35  17855s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/15 07:28:35  17855s]  * CCOpt property update_io_latency is false
[03/15 07:28:35  17855s] 
[03/15 07:28:35  17855s] Setting all clocks to propagated mode.
[03/15 07:28:37  17856s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:01.8)
[03/15 07:28:37  17857s] Clock DAG stats after update timingGraph:
[03/15 07:28:37  17857s]   cell counts      : b=110, i=0, icg=0, nicg=0, l=0, total=110
[03/15 07:28:37  17857s]   cell areas       : b=1081.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1081.440um^2
[03/15 07:28:37  17857s]   cell capacitance : b=0.591pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.591pF
[03/15 07:28:37  17857s]   sink capacitance : count=9104, total=8.870pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 07:28:37  17857s]   wire capacitance : top=0.000pF, trunk=0.577pF, leaf=5.878pF, total=6.454pF
[03/15 07:28:37  17857s]   wire lengths     : top=0.000um, trunk=3690.200um, leaf=33370.400um, total=37060.600um
[03/15 07:28:37  17857s]   hp wire lengths  : top=0.000um, trunk=2773.400um, leaf=9675.700um, total=12449.100um
[03/15 07:28:37  17857s] Clock DAG net violations after update timingGraph: none
[03/15 07:28:37  17857s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/15 07:28:37  17857s]   Trunk : target=0.105ns count=13 avg=0.072ns sd=0.021ns min=0.012ns max=0.089ns {2 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 07:28:37  17857s]   Leaf  : target=0.105ns count=98 avg=0.094ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 70 <= 0.094ns, 18 <= 0.100ns, 9 <= 0.105ns}
[03/15 07:28:37  17857s] Clock DAG library cell distribution after update timingGraph {count}:
[03/15 07:28:37  17857s]    Bufs: CKBD16: 102 CKBD12: 6 CKBD4: 1 CKBD3: 1 
[03/15 07:28:37  17857s] Primary reporting skew groups after update timingGraph:
[03/15 07:28:37  17857s]   skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:37  17857s]       min path sink: kmem_instance/memory2_reg_72_/CP
[03/15 07:28:37  17857s]       max path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 07:28:37  17857s] Skew group summary after update timingGraph:
[03/15 07:28:37  17857s]   skew_group clk/CON: insertion delay [min=0.409, max=0.456, avg=0.427, sd=0.011], skew [0.046 vs 0.057], 100% {0.409, 0.456} (wid=0.048 ws=0.035) (gid=0.435 gs=0.042)
[03/15 07:28:37  17857s] Logging CTS constraint violations...
[03/15 07:28:37  17857s]   No violations found.
[03/15 07:28:37  17857s] Logging CTS constraint violations done.
[03/15 07:28:37  17857s] Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:02.2)
[03/15 07:28:37  17857s] Runtime done. (took cpu=0:02:46 real=0:02:46)
[03/15 07:28:37  17857s] Runtime Report Coverage % = 92.9
[03/15 07:28:37  17857s] Runtime Summary
[03/15 07:28:37  17857s] ===============
[03/15 07:28:37  17857s] Clock Runtime:  (27%) Core CTS          43.11 (Init 7.09, Construction 10.21, Implementation 17.28, eGRPC 3.12, PostConditioning 3.28, Other 2.14)
[03/15 07:28:37  17857s] Clock Runtime:  (65%) CTS services     101.22 (RefinePlace 6.50, EarlyGlobalClock 4.97, NanoRoute 87.32, ExtractRC 2.43, TimingAnalysis 0.00)
[03/15 07:28:37  17857s] Clock Runtime:   (6%) Other CTS          9.93 (Init 2.98, CongRepair/EGR-DP 5.16, TimingUpdate 1.79, Other 0.00)
[03/15 07:28:37  17857s] Clock Runtime: (100%) Total            154.27
[03/15 07:28:37  17857s] 
[03/15 07:28:37  17857s] 
[03/15 07:28:37  17857s] Runtime Summary:
[03/15 07:28:37  17857s] ================
[03/15 07:28:37  17857s] 
[03/15 07:28:37  17857s] -------------------------------------------------------------------------------------------------------------------
[03/15 07:28:37  17857s] wall    % time  children  called  name
[03/15 07:28:37  17857s] -------------------------------------------------------------------------------------------------------------------
[03/15 07:28:37  17857s] 166.01  100.00   166.01     0       
[03/15 07:28:37  17857s] 166.01  100.00   154.27     1     Runtime
[03/15 07:28:37  17857s]   2.60    1.57     2.60     1     CCOpt::Phase::Initialization
[03/15 07:28:37  17857s]   2.60    1.57     2.57     1       Check Prerequisites
[03/15 07:28:37  17857s]   0.45    0.27     0.00     1         Leaving CCOpt scope - CheckPlace
[03/15 07:28:37  17857s]   2.13    1.28     0.00     1         Validating CTS configuration
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1           Checking module port directions
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[03/15 07:28:37  17857s]   6.87    4.14     4.89     1     CCOpt::Phase::PreparingToBalance
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing activity data
[03/15 07:28:37  17857s]   2.53    1.53     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/15 07:28:37  17857s]   0.37    0.23     0.00     1       Legalization setup
[03/15 07:28:37  17857s]   1.98    1.19     0.00     1       Validating CTS configuration
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1         Checking module port directions
[03/15 07:28:37  17857s]   0.60    0.36     0.00     1     Preparing To Balance
[03/15 07:28:37  17857s]  18.71   11.27    18.71     1     CCOpt::Phase::Construction
[03/15 07:28:37  17857s]  15.55    9.37    15.50     1       Stage::Clustering
[03/15 07:28:37  17857s]   9.20    5.54     8.79     1         Clustering
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1           Initialize for clustering
[03/15 07:28:37  17857s]   4.76    2.87     0.24     1           Bottom-up phase
[03/15 07:28:37  17857s]   0.24    0.14     0.00     1             Clock tree timing engine global stage delay update for WC:setup.late
[03/15 07:28:37  17857s]   4.03    2.43     3.39     1           Legalizing clock trees
[03/15 07:28:37  17857s]   3.07    1.85     0.00     1             Leaving CCOpt scope - ClockRefiner
[03/15 07:28:37  17857s]   0.32    0.19     0.00     1             Clock tree timing engine global stage delay update for WC:setup.late
[03/15 07:28:37  17857s]   6.30    3.79     5.75     1         CongRepair After Initial Clustering
[03/15 07:28:37  17857s]   4.61    2.78     3.89     1           Leaving CCOpt scope - Early Global Route
[03/15 07:28:37  17857s]   1.41    0.85     0.00     1             Early Global Route - eGR->NR step
[03/15 07:28:37  17857s]   2.48    1.50     0.00     1             Congestion Repair
[03/15 07:28:37  17857s]   0.82    0.49     0.00     1           Leaving CCOpt scope - extractRC
[03/15 07:28:37  17857s]   0.32    0.20     0.00     1           Clock tree timing engine global stage delay update for WC:setup.late
[03/15 07:28:37  17857s]   0.56    0.34     0.56     1       Stage::DRV Fixing
[03/15 07:28:37  17857s]   0.24    0.15     0.00     1         Fixing clock tree slew time and max cap violations
[03/15 07:28:37  17857s]   0.31    0.19     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[03/15 07:28:37  17857s]   2.60    1.57     2.57     1       Stage::Insertion Delay Reduction
[03/15 07:28:37  17857s]   0.45    0.27     0.00     1         Removing unnecessary root buffering
[03/15 07:28:37  17857s]   0.09    0.05     0.00     1         Removing unconstrained drivers
[03/15 07:28:37  17857s]   0.12    0.07     0.00     1         Reducing insertion delay 1
[03/15 07:28:37  17857s]   0.45    0.27     0.00     1         Removing longest path buffering
[03/15 07:28:37  17857s]   1.45    0.88     0.00     1         Reducing insertion delay 2
[03/15 07:28:37  17857s]  17.81   10.73    17.80     1     CCOpt::Phase::Implementation
[03/15 07:28:37  17857s]   2.19    1.32     2.16     1       Stage::Reducing Power
[03/15 07:28:37  17857s]   0.22    0.13     0.00     1         Improving clock tree routing
[03/15 07:28:37  17857s]   1.67    1.01     0.01     1         Reducing clock tree power 1
[03/15 07:28:37  17857s]   0.01    0.00     0.00     1           Legalizing clock trees
[03/15 07:28:37  17857s]   0.27    0.16     0.00     1         Reducing clock tree power 2
[03/15 07:28:37  17857s]   4.88    2.94     4.62     1       Stage::Balancing
[03/15 07:28:37  17857s]   3.01    1.82     2.92     1         Approximately balancing fragments step
[03/15 07:28:37  17857s]   1.05    0.63     0.00     1           Resolve constraints - Approximately balancing fragments
[03/15 07:28:37  17857s]   0.34    0.20     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/15 07:28:37  17857s]   0.19    0.11     0.00     1           Moving gates to improve sub-tree skew
[03/15 07:28:37  17857s]   1.18    0.71     0.00     1           Approximately balancing fragments bottom up
[03/15 07:28:37  17857s]   0.16    0.10     0.00     1           Approximately balancing fragments, wire and cell delays
[03/15 07:28:37  17857s]   0.34    0.21     0.00     1         Improving fragments clock skew
[03/15 07:28:37  17857s]   0.86    0.52     0.76     1         Approximately balancing step
[03/15 07:28:37  17857s]   0.59    0.36     0.00     1           Resolve constraints - Approximately balancing
[03/15 07:28:37  17857s]   0.17    0.10     0.00     1           Approximately balancing, wire and cell delays
[03/15 07:28:37  17857s]   0.12    0.07     0.00     1         Fixing clock tree overload
[03/15 07:28:37  17857s]   0.28    0.17     0.00     1         Approximately balancing paths
[03/15 07:28:37  17857s]   9.86    5.94     9.83     1       Stage::Polishing
[03/15 07:28:37  17857s]   0.60    0.36     0.31     1         Merging balancing drivers for power
[03/15 07:28:37  17857s]   0.31    0.19     0.00     1           Clock tree timing engine global stage delay update for WC:setup.late
[03/15 07:28:37  17857s]   0.33    0.20     0.00     1         Improving clock skew
[03/15 07:28:37  17857s]   1.71    1.03     0.01     1         Reducing clock tree power 3
[03/15 07:28:37  17857s]   0.01    0.00     0.00     1           Legalizing clock trees
[03/15 07:28:37  17857s]   0.31    0.18     0.00     1         Improving insertion delay
[03/15 07:28:37  17857s]   6.88    4.15     6.18     1         Wire Opt OverFix
[03/15 07:28:37  17857s]   5.89    3.55     5.49     1           Wire Reduction extra effort
[03/15 07:28:37  17857s]   0.13    0.08     0.00     1             Artificially removing short and long paths
[03/15 07:28:37  17857s]   0.12    0.08     0.00     1             Global shorten wires A0
[03/15 07:28:37  17857s]   4.06    2.45     0.00     2             Move For Wirelength - core
[03/15 07:28:37  17857s]   0.11    0.07     0.00     1             Global shorten wires A1
[03/15 07:28:37  17857s]   0.89    0.53     0.00     1             Global shorten wires B
[03/15 07:28:37  17857s]   0.18    0.11     0.00     1             Move For Wirelength - branch
[03/15 07:28:37  17857s]   0.29    0.18     0.29     1           Optimizing orientation
[03/15 07:28:37  17857s]   0.29    0.18     0.00     1             FlipOpt
[03/15 07:28:37  17857s]   0.87    0.52     0.53     1       Stage::Updating netlist
[03/15 07:28:37  17857s]   0.53    0.32     0.00     1         Leaving CCOpt scope - ClockRefiner
[03/15 07:28:37  17857s]   8.23    4.96     7.05     1     CCOpt::Phase::eGRPC
[03/15 07:28:37  17857s]   1.67    1.01     1.43     1       Leaving CCOpt scope - Routing Tools
[03/15 07:28:37  17857s]   1.43    0.86     0.00     1         Early Global Route - eGR->NR step
[03/15 07:28:37  17857s]   0.79    0.48     0.00     1       Leaving CCOpt scope - extractRC
[03/15 07:28:37  17857s]   0.30    0.18     0.30     1       Reset bufferability constraints
[03/15 07:28:37  17857s]   0.30    0.18     0.00     1         Clock tree timing engine global stage delay update for WC:setup.late
[03/15 07:28:37  17857s]   0.35    0.21     0.08     1       Moving buffers
[03/15 07:28:37  17857s]   0.08    0.05     0.00     1         Violation analysis
[03/15 07:28:37  17857s]   0.60    0.36     0.05     1       Initial Pass of Downsizing Clock Tree Cells
[03/15 07:28:37  17857s]   0.05    0.03     0.00     1         Artificially removing long paths
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1         Reverting Artificially removing long paths
[03/15 07:28:37  17857s]   0.32    0.19     0.00     1       Fixing DRVs
[03/15 07:28:37  17857s]   0.08    0.05     0.00     1       Reconnecting optimized routes
[03/15 07:28:37  17857s]   0.05    0.03     0.00     1       Violation analysis
[03/15 07:28:37  17857s]   2.89    1.74     0.00     1       Leaving CCOpt scope - ClockRefiner
[03/15 07:28:37  17857s]  93.56   56.36    93.05     1     CCOpt::Phase::Routing
[03/15 07:28:37  17857s]  91.88   55.35    91.42     1       Leaving CCOpt scope - Routing Tools
[03/15 07:28:37  17857s]   1.42    0.85     0.00     1         Early Global Route - eGR->NR step
[03/15 07:28:37  17857s]  87.32   52.60     0.00     1         NanoRoute
[03/15 07:28:37  17857s]   2.67    1.61     0.00     1         Route Remaining Unrouted Nets
[03/15 07:28:37  17857s]   0.82    0.49     0.00     1       Leaving CCOpt scope - extractRC
[03/15 07:28:37  17857s]   0.35    0.21     0.00     1       Clock tree timing engine global stage delay update for WC:setup.late
[03/15 07:28:37  17857s]   3.28    1.98     2.51     1     CCOpt::Phase::PostConditioning
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1       Reset bufferability constraints
[03/15 07:28:37  17857s]   0.35    0.21     0.00     1       Upsizing to fix DRVs
[03/15 07:28:37  17857s]   0.81    0.49     0.00     1       Recomputing CTS skew targets
[03/15 07:28:37  17857s]   0.28    0.17     0.00     1       Fixing DRVs
[03/15 07:28:37  17857s]   0.29    0.17     0.00     1       Buffering to fix DRVs
[03/15 07:28:37  17857s]   0.34    0.21     0.00     1       Fixing Skew by cell sizing
[03/15 07:28:37  17857s]   0.09    0.05     0.00     1       Reconnecting optimized routes
[03/15 07:28:37  17857s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[03/15 07:28:37  17857s]   0.34    0.21     0.00     1       Clock tree timing engine global stage delay update for WC:setup.late
[03/15 07:28:37  17857s]   0.36    0.22     0.00     1     Post-balance tidy up or trial balance steps
[03/15 07:28:37  17857s]   2.25    1.35     1.79     1     Tidy Up And Update Timing
[03/15 07:28:37  17857s]   1.79    1.08     0.00     1       External - Set all clocks to propagated mode
[03/15 07:28:37  17857s] -------------------------------------------------------------------------------------------------------------------
[03/15 07:28:37  17857s] 
[03/15 07:28:37  17857s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 07:28:37  17857s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2680.0M
[03/15 07:28:38  17857s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.130, REAL:0.128, MEM:2680.0M
[03/15 07:28:38  17857s] Synthesizing clock trees with CCOpt done.
[03/15 07:28:38  17857s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2253.6M, totSessionCpu=4:57:37 **
[03/15 07:28:38  17857s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 07:28:40  17859s] Need call spDPlaceInit before registerPrioInstLoc.
[03/15 07:28:40  17859s] GigaOpt running with 1 threads.
[03/15 07:28:40  17859s] Info: 1 threads available for lower-level modules during optimization.
[03/15 07:28:40  17859s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.0M
[03/15 07:28:40  17859s] z: 2, totalTracks: 1
[03/15 07:28:40  17859s] z: 4, totalTracks: 1
[03/15 07:28:40  17859s] z: 6, totalTracks: 1
[03/15 07:28:40  17859s] z: 8, totalTracks: 1
[03/15 07:28:40  17859s] #spOpts: N=65 mergeVia=F 
[03/15 07:28:40  17859s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.0M
[03/15 07:28:40  17859s] OPERPROF:     Starting CMU at level 3, MEM:2622.0M
[03/15 07:28:40  17859s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:2622.0M
[03/15 07:28:40  17859s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:2622.0M
[03/15 07:28:40  17859s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2622.0MB).
[03/15 07:28:40  17859s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.184, MEM:2622.0M
[03/15 07:28:40  17859s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/15 07:28:40  17859s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/15 07:28:40  17859s] 	Cell FILL1_LL, site bcore.
[03/15 07:28:40  17859s] 	Cell FILL_NW_HH, site bcore.
[03/15 07:28:40  17859s] 	Cell FILL_NW_LL, site bcore.
[03/15 07:28:40  17859s] 	Cell LVLLHCD1, site bcore.
[03/15 07:28:40  17859s] 	Cell LVLLHCD2, site bcore.
[03/15 07:28:40  17859s] 	Cell LVLLHCD4, site bcore.
[03/15 07:28:40  17859s] 	Cell LVLLHCD8, site bcore.
[03/15 07:28:40  17859s] 	Cell LVLLHD1, site bcore.
[03/15 07:28:40  17859s] 	Cell LVLLHD2, site bcore.
[03/15 07:28:40  17859s] 	Cell LVLLHD4, site bcore.
[03/15 07:28:40  17859s] 	Cell LVLLHD8, site bcore.
[03/15 07:28:40  17859s] .
[03/15 07:28:40  17859s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2622.0M
[03/15 07:28:40  17859s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.125, MEM:2622.0M
[03/15 07:28:40  17859s] 
[03/15 07:28:40  17859s] Creating Lib Analyzer ...
[03/15 07:28:40  17860s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 07:28:40  17860s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 07:28:40  17860s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 07:28:40  17860s] 
[03/15 07:28:41  17861s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:57:41 mem=2630.0M
[03/15 07:28:41  17861s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:57:41 mem=2630.0M
[03/15 07:28:41  17861s] Creating Lib Analyzer, finished. 
[03/15 07:28:42  17861s] Effort level <high> specified for reg2reg path_group
[03/15 07:28:44  17864s] Processing average sequential pin duty cycle 
[03/15 07:28:47  17867s] **optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 2260.0M, totSessionCpu=4:57:47 **
[03/15 07:28:47  17867s] *** optDesign -postCTS ***
[03/15 07:28:47  17867s] DRC Margin: user margin 0.0; extra margin 0.2
[03/15 07:28:47  17867s] Hold Target Slack: user slack 0
[03/15 07:28:47  17867s] Setup Target Slack: user slack 0; extra slack 0.0
[03/15 07:28:47  17867s] setUsefulSkewMode -ecoRoute false
[03/15 07:28:47  17867s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 07:28:47  17867s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2632.0M
[03/15 07:28:48  17867s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.103, MEM:2632.0M
[03/15 07:28:48  17867s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2632.0M
[03/15 07:28:48  17867s] All LLGs are deleted
[03/15 07:28:48  17867s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2632.0M
[03/15 07:28:48  17867s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2627.6M
[03/15 07:28:48  17867s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2627.6M
[03/15 07:28:48  17867s] Start to check current routing status for nets...
[03/15 07:28:48  17867s] All nets are already routed correctly.
[03/15 07:28:48  17867s] End to check current routing status for nets (mem=2627.6M)
[03/15 07:28:50  17869s] Compute RC Scale Done ...
[03/15 07:28:50  17869s] ** Profile ** Start :  cpu=0:00:00.0, mem=2758.9M
[03/15 07:28:50  17869s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2758.9M
[03/15 07:28:50  17869s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2758.9M
[03/15 07:28:50  17869s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2763.3M
[03/15 07:28:50  17869s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:2763.3M
[03/15 07:28:50  17869s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.105, MEM:2763.3M
[03/15 07:28:50  17869s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.124, MEM:2763.3M
[03/15 07:28:50  17870s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2763.3M
[03/15 07:28:50  17870s] Starting delay calculation for Setup views
[03/15 07:28:50  17870s] #################################################################################
[03/15 07:28:50  17870s] # Design Stage: PreRoute
[03/15 07:28:50  17870s] # Design Name: core
[03/15 07:28:50  17870s] # Design Mode: 65nm
[03/15 07:28:50  17870s] # Analysis Mode: MMMC Non-OCV 
[03/15 07:28:50  17870s] # Parasitics Mode: No SPEF/RCDB
[03/15 07:28:50  17870s] # Signoff Settings: SI Off 
[03/15 07:28:50  17870s] #################################################################################
[03/15 07:28:51  17871s] Calculate delays in BcWc mode...
[03/15 07:28:51  17871s] Topological Sorting (REAL = 0:00:00.0, MEM = 2763.3M, InitMEM = 2763.3M)
[03/15 07:28:51  17871s] Start delay calculation (fullDC) (1 T). (MEM=2763.26)
[03/15 07:28:52  17871s] End AAE Lib Interpolated Model. (MEM=2774.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:29:02  17881s] Total number of fetched objects 54700
[03/15 07:29:02  17881s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 07:29:02  17881s] End delay calculation. (MEM=2774.77 CPU=0:00:08.5 REAL=0:00:09.0)
[03/15 07:29:02  17881s] End delay calculation (fullDC). (MEM=2774.77 CPU=0:00:10.7 REAL=0:00:11.0)
[03/15 07:29:02  17881s] *** CDM Built up (cpu=0:00:11.7  real=0:00:12.0  mem= 2774.8M) ***
[03/15 07:29:03  17883s] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=4:58:03 mem=2774.8M)
[03/15 07:29:04  17883s] ** Profile ** Overall slacks :  cpu=0:00:13.6, mem=2774.8M
[03/15 07:29:05  17885s] ** Profile ** DRVs :  cpu=0:00:01.5, mem=2774.8M
[03/15 07:29:05  17885s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.936  | -0.936  | -0.500  |
|           TNS (ns):| -1775.9 | -1702.7 | -73.237 |
|    Violating Paths:|  2606   |  2446   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.665%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2774.8M
[03/15 07:29:05  17885s] **optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 2350.0M, totSessionCpu=4:58:05 **
[03/15 07:29:05  17885s] ** INFO : this run is activating low effort ccoptDesign flow
[03/15 07:29:05  17885s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 07:29:05  17885s] ### Creating PhyDesignMc. totSessionCpu=4:58:05 mem=2710.8M
[03/15 07:29:05  17885s] OPERPROF: Starting DPlace-Init at level 1, MEM:2710.8M
[03/15 07:29:05  17885s] z: 2, totalTracks: 1
[03/15 07:29:05  17885s] z: 4, totalTracks: 1
[03/15 07:29:05  17885s] z: 6, totalTracks: 1
[03/15 07:29:05  17885s] z: 8, totalTracks: 1
[03/15 07:29:05  17885s] #spOpts: N=65 mergeVia=F 
[03/15 07:29:05  17885s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2710.8M
[03/15 07:29:05  17885s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2710.8M
[03/15 07:29:05  17885s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2710.8MB).
[03/15 07:29:05  17885s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.187, MEM:2710.8M
[03/15 07:29:05  17885s] TotalInstCnt at PhyDesignMc Initialization: 50,871
[03/15 07:29:05  17885s] ### Creating PhyDesignMc, finished. totSessionCpu=4:58:05 mem=2710.8M
[03/15 07:29:05  17885s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2710.8M
[03/15 07:29:06  17885s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.127, MEM:2710.8M
[03/15 07:29:06  17885s] TotalInstCnt at PhyDesignMc Destruction: 50,871
[03/15 07:29:06  17885s] 
[03/15 07:29:06  17885s] Power view               = WC_VIEW
[03/15 07:29:06  17885s] Number of VT partitions  = 2
[03/15 07:29:06  17885s] Standard cells in design = 811
[03/15 07:29:06  17885s] Instances in design      = 50871
[03/15 07:29:06  17885s] 
[03/15 07:29:06  17885s] Instance distribution across the VT partitions:
[03/15 07:29:06  17885s] 
[03/15 07:29:06  17885s]  LVT : inst = 27210 (53.5%), cells = 335 (41.31%)
[03/15 07:29:06  17885s]    Lib tcbn65gpluswc        : inst = 27210 (53.5%)
[03/15 07:29:06  17885s] 
[03/15 07:29:06  17885s]  HVT : inst = 23661 (46.5%), cells = 461 (56.84%)
[03/15 07:29:06  17885s]    Lib tcbn65gpluswc        : inst = 23661 (46.5%)
[03/15 07:29:06  17885s] 
[03/15 07:29:06  17885s] Reporting took 0 sec
[03/15 07:29:06  17885s] #optDebug: fT-E <X 2 0 0 1>
[03/15 07:29:07  17886s] *** Starting optimizing excluded clock nets MEM= 2710.8M) ***
[03/15 07:29:07  17886s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2710.8M) ***
[03/15 07:29:07  17886s] *** Starting optimizing excluded clock nets MEM= 2710.8M) ***
[03/15 07:29:07  17886s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2710.8M) ***
[03/15 07:29:07  17887s] Info: Done creating the CCOpt slew target map.
[03/15 07:29:07  17887s] Begin: GigaOpt high fanout net optimization
[03/15 07:29:07  17887s] GigaOpt HFN: use maxLocalDensity 1.2
[03/15 07:29:07  17887s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/15 07:29:07  17887s] Info: 111 nets with fixed/cover wires excluded.
[03/15 07:29:07  17887s] Info: 111 clock nets excluded from IPO operation.
[03/15 07:29:07  17887s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:58:07.2/8:51:13.4 (0.6), mem = 2710.8M
[03/15 07:29:07  17887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.14
[03/15 07:29:08  17887s] (I,S,L,T): WC_VIEW: 151.621, 68.8229, 2.53484, 222.979
[03/15 07:29:08  17887s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 07:29:08  17887s] ### Creating PhyDesignMc. totSessionCpu=4:58:08 mem=2718.8M
[03/15 07:29:08  17887s] OPERPROF: Starting DPlace-Init at level 1, MEM:2718.8M
[03/15 07:29:08  17887s] z: 2, totalTracks: 1
[03/15 07:29:08  17887s] z: 4, totalTracks: 1
[03/15 07:29:08  17887s] z: 6, totalTracks: 1
[03/15 07:29:08  17887s] z: 8, totalTracks: 1
[03/15 07:29:08  17887s] #spOpts: N=65 mergeVia=F 
[03/15 07:29:08  17887s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2718.8M
[03/15 07:29:08  17888s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:2718.8M
[03/15 07:29:08  17888s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2718.8MB).
[03/15 07:29:08  17888s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.179, MEM:2718.8M
[03/15 07:29:08  17888s] TotalInstCnt at PhyDesignMc Initialization: 50,871
[03/15 07:29:08  17888s] ### Creating PhyDesignMc, finished. totSessionCpu=4:58:08 mem=2718.8M
[03/15 07:29:08  17888s] ### Creating RouteCongInterface, started
[03/15 07:29:08  17888s] ### Creating LA Mngr. totSessionCpu=4:58:08 mem=2718.8M
[03/15 07:29:08  17888s] ### Creating LA Mngr, finished. totSessionCpu=4:58:08 mem=2718.8M
[03/15 07:29:09  17888s] 
[03/15 07:29:09  17888s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/15 07:29:09  17888s] 
[03/15 07:29:09  17888s] #optDebug: {0, 1.200}
[03/15 07:29:09  17888s] ### Creating RouteCongInterface, finished
[03/15 07:29:09  17888s] ### Creating LA Mngr. totSessionCpu=4:58:09 mem=2718.8M
[03/15 07:29:09  17888s] ### Creating LA Mngr, finished. totSessionCpu=4:58:09 mem=2718.8M
[03/15 07:29:14  17893s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 07:29:14  17893s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2718.8M
[03/15 07:29:14  17893s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.129, MEM:2718.8M
[03/15 07:29:14  17893s] TotalInstCnt at PhyDesignMc Destruction: 50,871
[03/15 07:29:14  17894s] (I,S,L,T): WC_VIEW: 151.621, 68.8229, 2.53484, 222.979
[03/15 07:29:14  17894s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.14
[03/15 07:29:14  17894s] *** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 4:58:14.2/8:51:20.4 (0.6), mem = 2718.8M
[03/15 07:29:14  17894s] 
[03/15 07:29:14  17894s] =============================================================================================
[03/15 07:29:14  17894s]  Step TAT Report for DrvOpt #4
[03/15 07:29:14  17894s] =============================================================================================
[03/15 07:29:14  17894s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 07:29:14  17894s] ---------------------------------------------------------------------------------------------
[03/15 07:29:14  17894s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 07:29:14  17894s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   7.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 07:29:14  17894s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 07:29:14  17894s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 07:29:14  17894s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[03/15 07:29:14  17894s] [ MISC                   ]          0:00:06.5  (  90.2 % )     0:00:06.5 /  0:00:06.5    1.0
[03/15 07:29:14  17894s] ---------------------------------------------------------------------------------------------
[03/15 07:29:14  17894s]  DrvOpt #4 TOTAL                    0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.2    1.0
[03/15 07:29:14  17894s] ---------------------------------------------------------------------------------------------
[03/15 07:29:14  17894s] 
[03/15 07:29:14  17894s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/15 07:29:14  17894s] End: GigaOpt high fanout net optimization
[03/15 07:29:14  17894s] skipped the cell partition in DRV
[03/15 07:29:16  17896s] *** Timing NOT met, worst failing slack is -0.936
[03/15 07:29:16  17896s] *** Check timing (0:00:00.0)
[03/15 07:29:16  17896s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 07:29:16  17896s] optDesignOneStep: Power Flow
[03/15 07:29:16  17896s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 07:29:16  17896s] Deleting Lib Analyzer.
[03/15 07:29:16  17896s] Begin: GigaOpt Optimization in TNS mode
[03/15 07:29:16  17896s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/15 07:29:16  17896s] Info: 111 nets with fixed/cover wires excluded.
[03/15 07:29:16  17896s] Info: 111 clock nets excluded from IPO operation.
[03/15 07:29:16  17896s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:58:16.4/8:51:22.5 (0.6), mem = 2718.8M
[03/15 07:29:16  17896s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.15
[03/15 07:29:17  17897s] (I,S,L,T): WC_VIEW: 151.621, 68.8229, 2.53484, 222.979
[03/15 07:29:17  17897s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 07:29:17  17897s] ### Creating PhyDesignMc. totSessionCpu=4:58:17 mem=2718.8M
[03/15 07:29:17  17897s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 07:29:17  17897s] OPERPROF: Starting DPlace-Init at level 1, MEM:2718.8M
[03/15 07:29:17  17897s] z: 2, totalTracks: 1
[03/15 07:29:17  17897s] z: 4, totalTracks: 1
[03/15 07:29:17  17897s] z: 6, totalTracks: 1
[03/15 07:29:17  17897s] z: 8, totalTracks: 1
[03/15 07:29:17  17897s] #spOpts: N=65 mergeVia=F 
[03/15 07:29:17  17897s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2718.8M
[03/15 07:29:17  17897s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:2718.8M
[03/15 07:29:17  17897s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2718.8MB).
[03/15 07:29:17  17897s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.190, MEM:2718.8M
[03/15 07:29:18  17897s] TotalInstCnt at PhyDesignMc Initialization: 50,871
[03/15 07:29:18  17897s] ### Creating PhyDesignMc, finished. totSessionCpu=4:58:18 mem=2718.8M
[03/15 07:29:18  17897s] ### Creating RouteCongInterface, started
[03/15 07:29:18  17897s] 
[03/15 07:29:18  17897s] Creating Lib Analyzer ...
[03/15 07:29:18  17897s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 07:29:18  17897s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 07:29:18  17897s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 07:29:18  17897s] 
[03/15 07:29:19  17898s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:58:19 mem=2718.8M
[03/15 07:29:19  17898s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:58:19 mem=2718.8M
[03/15 07:29:19  17898s] Creating Lib Analyzer, finished. 
[03/15 07:29:19  17898s] 
[03/15 07:29:19  17898s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 07:29:19  17898s] 
[03/15 07:29:19  17898s] #optDebug: {0, 1.200}
[03/15 07:29:19  17898s] ### Creating RouteCongInterface, finished
[03/15 07:29:19  17898s] ### Creating LA Mngr. totSessionCpu=4:58:19 mem=2718.8M
[03/15 07:29:19  17898s] ### Creating LA Mngr, finished. totSessionCpu=4:58:19 mem=2718.8M
[03/15 07:29:24  17904s] *info: 111 clock nets excluded
[03/15 07:29:24  17904s] *info: 2 special nets excluded.
[03/15 07:29:25  17904s] *info: 203 no-driver nets excluded.
[03/15 07:29:25  17904s] *info: 111 nets with fixed/cover wires excluded.
[03/15 07:29:27  17906s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.4
[03/15 07:29:27  17906s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 07:29:27  17907s] ** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -1775.889 Density 63.66
[03/15 07:29:27  17907s] Optimizer TNS Opt
[03/15 07:29:27  17907s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.500|  -73.237|
|reg2reg   |-0.936|-1702.652|
|HEPG      |-0.936|-1702.652|
|All Paths |-0.936|-1775.889|
+----------+------+---------+

[03/15 07:29:27  17907s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.936ns TNS -1702.651ns; HEPG WNS -0.936ns TNS -1702.651ns; all paths WNS -0.936ns TNS -1775.888ns; Real time 0:03:36
[03/15 07:29:27  17907s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2737.9M
[03/15 07:29:27  17907s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:2737.9M
[03/15 07:29:27  17907s] Active Path Group: reg2reg  
[03/15 07:29:28  17907s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:29:28  17907s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 07:29:28  17907s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:29:28  17907s] |  -0.936|   -0.936|-1702.652|-1775.889|    63.66%|   0:00:01.0| 2753.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:28  17908s] |  -0.928|   -0.928|-1699.501|-1772.738|    63.67%|   0:00:00.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:28  17908s] |  -0.920|   -0.920|-1697.117|-1770.355|    63.67%|   0:00:00.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:30  17910s] |  -0.911|   -0.911|-1690.984|-1764.222|    63.68%|   0:00:02.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:31  17911s] |  -0.906|   -0.906|-1673.293|-1746.530|    63.68%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:32  17912s] |  -0.906|   -0.906|-1670.503|-1743.741|    63.69%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:33  17912s] |  -0.896|   -0.896|-1669.220|-1742.458|    63.69%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:35  17914s] |  -0.892|   -0.892|-1660.816|-1734.054|    63.70%|   0:00:02.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:36  17916s] |  -0.886|   -0.886|-1655.014|-1728.252|    63.71%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:39  17919s] |  -0.886|   -0.886|-1651.380|-1724.618|    63.71%|   0:00:03.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:40  17920s] |  -0.877|   -0.877|-1644.375|-1717.613|    63.75%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:44  17923s] |  -0.871|   -0.871|-1638.965|-1712.202|    63.76%|   0:00:04.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:29:49  17929s] |  -0.871|   -0.871|-1636.272|-1709.510|    63.76%|   0:00:05.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:50  17929s] |  -0.871|   -0.871|-1635.382|-1708.619|    63.76%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 07:29:52  17931s] |  -0.868|   -0.868|-1626.394|-1699.631|    63.81%|   0:00:02.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:29:54  17933s] |  -0.868|   -0.868|-1621.349|-1694.586|    63.82%|   0:00:02.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:29:55  17935s] |  -0.865|   -0.865|-1617.598|-1690.835|    63.85%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:29:58  17937s] |  -0.865|   -0.865|-1615.896|-1689.134|    63.85%|   0:00:03.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:29:59  17939s] |  -0.864|   -0.864|-1613.630|-1686.868|    63.89%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:29:59  17939s] |  -0.864|   -0.864|-1613.552|-1686.789|    63.89%|   0:00:00.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:30:00  17940s] |  -0.864|   -0.864|-1613.204|-1686.441|    63.90%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:30:01  17941s] |  -0.864|   -0.864|-1612.703|-1685.941|    63.93%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:30:02  17941s] |  -0.864|   -0.864|-1612.701|-1685.938|    63.93%|   0:00:01.0| 2792.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:30:06  17946s] |  -0.865|   -0.865|-1607.642|-1680.880|    63.96%|   0:00:04.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
[03/15 07:30:06  17946s] |  -0.865|   -0.865|-1607.289|-1680.526|    63.96%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
[03/15 07:30:08  17948s] |  -0.865|   -0.865|-1603.460|-1676.698|    64.00%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
[03/15 07:30:10  17950s] |  -0.865|   -0.865|-1602.319|-1675.557|    64.02%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
[03/15 07:30:13  17953s] |  -0.865|   -0.865|-1599.276|-1672.514|    64.04%|   0:00:03.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/15 07:30:15  17955s] |  -0.865|   -0.865|-1597.364|-1670.601|    64.08%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/15 07:30:16  17955s] |  -0.865|   -0.865|-1597.275|-1670.512|    64.08%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/15 07:30:17  17956s] |  -0.865|   -0.865|-1597.252|-1670.489|    64.08%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/15 07:30:21  17961s] |  -0.865|   -0.865|-1596.743|-1669.980|    64.09%|   0:00:04.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 07:30:23  17962s] |  -0.865|   -0.865|-1595.094|-1668.332|    64.13%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 07:30:23  17962s] |  -0.865|   -0.865|-1594.949|-1668.186|    64.13%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 07:30:24  17964s] |  -0.865|   -0.865|-1594.936|-1668.174|    64.13%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 07:30:25  17964s] |  -0.865|   -0.865|-1594.178|-1667.415|    64.14%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 07:30:25  17964s] |  -0.865|   -0.865|-1594.157|-1667.395|    64.14%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 07:30:25  17965s] |  -0.865|   -0.865|-1593.911|-1667.149|    64.14%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 07:30:26  17965s] |  -0.865|   -0.865|-1593.400|-1666.637|    64.14%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 07:30:28  17968s] |  -0.865|   -0.865|-1592.383|-1665.620|    64.15%|   0:00:02.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
[03/15 07:30:29  17969s] |  -0.865|   -0.865|-1591.842|-1665.080|    64.16%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
[03/15 07:30:30  17969s] |  -0.865|   -0.865|-1591.707|-1664.944|    64.16%|   0:00:01.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
[03/15 07:30:30  17970s] |  -0.865|   -0.865|-1591.679|-1664.917|    64.16%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
[03/15 07:30:33  17972s] |  -0.865|   -0.865|-1591.152|-1664.390|    64.16%|   0:00:03.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
[03/15 07:30:33  17973s] |  -0.865|   -0.865|-1591.029|-1664.266|    64.16%|   0:00:00.0| 2796.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
[03/15 07:30:34  17973s] |  -0.865|   -0.865|-1590.927|-1664.164|    64.16%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
[03/15 07:30:34  17973s] |  -0.865|   -0.865|-1590.847|-1664.084|    64.16%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
[03/15 07:30:36  17975s] |  -0.865|   -0.865|-1590.431|-1663.669|    64.16%|   0:00:02.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
[03/15 07:30:36  17976s] |  -0.865|   -0.865|-1590.118|-1663.356|    64.17%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
[03/15 07:30:37  17977s] |  -0.865|   -0.865|-1589.814|-1663.052|    64.17%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
[03/15 07:30:37  17977s] |  -0.865|   -0.865|-1589.617|-1662.854|    64.17%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
[03/15 07:30:38  17977s] |  -0.865|   -0.865|-1589.585|-1662.822|    64.18%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
[03/15 07:30:39  17979s] |  -0.865|   -0.865|-1589.422|-1662.659|    64.18%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
[03/15 07:30:40  17979s] |  -0.865|   -0.865|-1588.151|-1661.389|    64.20%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
[03/15 07:30:40  17980s] |  -0.865|   -0.865|-1586.790|-1660.028|    64.20%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
[03/15 07:30:41  17981s] |  -0.865|   -0.865|-1586.540|-1659.778|    64.20%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
[03/15 07:30:42  17982s] |  -0.865|   -0.865|-1586.368|-1659.605|    64.22%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
[03/15 07:30:43  17982s] |  -0.865|   -0.865|-1586.315|-1659.553|    64.22%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
[03/15 07:30:44  17983s] |  -0.865|   -0.865|-1584.349|-1657.587|    64.22%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
[03/15 07:30:44  17984s] |  -0.865|   -0.865|-1584.345|-1657.583|    64.23%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
[03/15 07:30:45  17984s] |  -0.865|   -0.865|-1584.296|-1657.534|    64.23%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
[03/15 07:30:45  17984s] |  -0.865|   -0.865|-1584.271|-1657.509|    64.23%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
[03/15 07:30:45  17985s] |  -0.865|   -0.865|-1584.269|-1657.506|    64.23%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
[03/15 07:30:47  17986s] |  -0.865|   -0.865|-1583.911|-1657.149|    64.24%|   0:00:02.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
[03/15 07:30:47  17987s] |  -0.865|   -0.865|-1583.201|-1656.439|    64.25%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
[03/15 07:30:47  17987s] |  -0.865|   -0.865|-1583.187|-1656.425|    64.25%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
[03/15 07:30:48  17987s] |  -0.865|   -0.865|-1583.182|-1656.420|    64.25%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
[03/15 07:30:48  17987s] |  -0.865|   -0.865|-1582.832|-1656.069|    64.26%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
[03/15 07:30:48  17987s] |  -0.865|   -0.865|-1582.799|-1656.037|    64.26%|   0:00:00.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
[03/15 07:30:49  17988s] |  -0.865|   -0.865|-1582.683|-1655.921|    64.26%|   0:00:01.0| 2798.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
[03/15 07:30:50  17989s] |  -0.865|   -0.865|-1582.408|-1655.645|    64.26%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_10_/D  |
[03/15 07:30:50  17989s] |  -0.865|   -0.865|-1582.035|-1655.273|    64.27%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_10_/D  |
[03/15 07:30:50  17990s] |  -0.865|   -0.865|-1581.942|-1655.179|    64.27%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_10_/D  |
[03/15 07:30:51  17991s] |  -0.865|   -0.865|-1581.824|-1655.062|    64.27%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
[03/15 07:30:51  17991s] |  -0.865|   -0.865|-1581.623|-1654.860|    64.28%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
[03/15 07:30:52  17991s] |  -0.865|   -0.865|-1581.561|-1654.798|    64.28%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
[03/15 07:30:52  17991s] |  -0.865|   -0.865|-1581.393|-1654.630|    64.28%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
[03/15 07:30:52  17992s] |  -0.865|   -0.865|-1580.891|-1654.129|    64.28%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_11_/D  |
[03/15 07:30:53  17992s] |  -0.865|   -0.865|-1580.859|-1654.096|    64.29%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_11_/D  |
[03/15 07:30:53  17993s] |  -0.865|   -0.865|-1580.853|-1654.090|    64.29%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_11_/D  |
[03/15 07:30:54  17994s] |  -0.865|   -0.865|-1580.576|-1653.814|    64.29%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_9_/D   |
[03/15 07:30:54  17994s] |  -0.865|   -0.865|-1580.441|-1653.678|    64.29%|   0:00:00.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_9_/D   |
[03/15 07:30:55  17995s] |  -0.865|   -0.865|-1579.921|-1653.159|    64.29%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/15 07:30:56  17995s] |  -0.865|   -0.865|-1579.378|-1652.616|    64.30%|   0:00:01.0| 2799.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/15 07:30:58  17998s] |  -0.865|   -0.865|-1579.192|-1652.430|    64.32%|   0:00:02.0| 2800.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_8_/D   |
[03/15 07:30:58  17998s] |  -0.865|   -0.865|-1579.176|-1652.414|    64.32%|   0:00:00.0| 2800.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_8_/D   |
[03/15 07:30:59  17999s] |  -0.865|   -0.865|-1579.108|-1652.345|    64.32%|   0:00:01.0| 2800.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D    |
[03/15 07:30:59  17999s] |  -0.865|   -0.865|-1579.056|-1652.293|    64.32%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D    |
[03/15 07:31:00  17999s] |  -0.865|   -0.865|-1579.053|-1652.290|    64.32%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D    |
[03/15 07:31:00  18000s] |  -0.865|   -0.865|-1578.909|-1652.146|    64.32%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D    |
[03/15 07:31:00  18000s] |  -0.865|   -0.865|-1578.757|-1651.994|    64.32%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D    |
[03/15 07:31:00  18000s] |  -0.865|   -0.865|-1578.666|-1651.903|    64.32%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D    |
[03/15 07:31:01  18001s] |  -0.865|   -0.865|-1578.590|-1651.828|    64.32%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
[03/15 07:31:01  18001s] |  -0.865|   -0.865|-1578.495|-1651.733|    64.33%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
[03/15 07:31:03  18002s] |  -0.865|   -0.865|-1578.478|-1651.716|    64.33%|   0:00:02.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 07:31:03  18002s] |  -0.865|   -0.865|-1578.458|-1651.695|    64.33%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 07:31:03  18003s] |  -0.865|   -0.865|-1578.455|-1651.692|    64.33%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 07:31:04  18004s] |  -0.865|   -0.865|-1578.438|-1651.676|    64.34%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/15 07:31:05  18004s] |  -0.865|   -0.865|-1578.438|-1651.676|    64.33%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
[03/15 07:31:05  18004s] |  -0.865|   -0.865|-1578.421|-1651.659|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
[03/15 07:31:05  18005s] |  -0.865|   -0.865|-1578.313|-1651.550|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
[03/15 07:31:06  18005s] |  -0.865|   -0.865|-1578.313|-1651.550|    64.34%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
[03/15 07:31:06  18006s] |  -0.865|   -0.865|-1577.584|-1650.822|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D    |
[03/15 07:31:06  18006s] |  -0.865|   -0.865|-1577.408|-1650.645|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D    |
[03/15 07:31:06  18006s] |  -0.865|   -0.865|-1577.375|-1650.613|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D    |
[03/15 07:31:06  18006s] |  -0.865|   -0.865|-1577.367|-1650.604|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/15 07:31:06  18006s] |  -0.865|   -0.865|-1577.364|-1650.602|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/15 07:31:07  18007s] |  -0.865|   -0.865|-1577.279|-1650.516|    64.34%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_/D   |
[03/15 07:31:07  18007s] |  -0.865|   -0.865|-1577.275|-1650.512|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_/D   |
[03/15 07:31:07  18007s] |  -0.865|   -0.865|-1577.195|-1650.432|    64.34%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_/D   |
[03/15 07:31:08  18007s] |  -0.865|   -0.865|-1576.581|-1649.818|    64.34%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/15 07:31:08  18008s] |  -0.865|   -0.865|-1576.504|-1649.742|    64.35%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/15 07:31:08  18008s] |  -0.865|   -0.865|-1576.501|-1649.739|    64.35%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/15 07:31:08  18008s] |  -0.865|   -0.865|-1576.469|-1649.707|    64.35%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/15 07:31:09  18008s] |  -0.865|   -0.865|-1576.164|-1649.402|    64.35%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_6_/D    |
[03/15 07:31:09  18009s] |  -0.865|   -0.865|-1575.822|-1649.059|    64.35%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
[03/15 07:31:10  18009s] |  -0.865|   -0.865|-1575.723|-1648.961|    64.36%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
[03/15 07:31:10  18010s] |  -0.865|   -0.865|-1575.589|-1648.826|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/15 07:31:10  18010s] |  -0.865|   -0.865|-1575.499|-1648.737|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/15 07:31:11  18010s] |  -0.865|   -0.865|-1575.480|-1648.717|    64.36%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/15 07:31:11  18010s] |  -0.865|   -0.865|-1575.444|-1648.681|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/15 07:31:11  18011s] |  -0.865|   -0.865|-1575.439|-1648.677|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/15 07:31:11  18011s] |  -0.865|   -0.865|-1575.384|-1648.622|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
[03/15 07:31:12  18011s] |  -0.865|   -0.865|-1575.342|-1648.579|    64.36%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
[03/15 07:31:12  18011s] |  -0.865|   -0.865|-1573.690|-1646.927|    64.36%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
[03/15 07:31:13  18013s] |  -0.865|   -0.865|-1573.310|-1646.548|    64.37%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
[03/15 07:31:13  18013s] |  -0.865|   -0.865|-1573.053|-1646.290|    64.37%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
[03/15 07:31:14  18013s] |  -0.865|   -0.865|-1572.234|-1645.471|    64.37%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
[03/15 07:31:14  18013s] |  -0.865|   -0.865|-1572.230|-1645.467|    64.37%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_5_/D   |
[03/15 07:31:14  18014s] |  -0.865|   -0.865|-1572.179|-1645.417|    64.37%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_5_/D   |
[03/15 07:31:15  18014s] |  -0.865|   -0.865|-1571.976|-1645.214|    64.38%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
[03/15 07:31:15  18014s] |  -0.865|   -0.865|-1571.885|-1645.122|    64.38%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_5_/D    |
[03/15 07:31:15  18015s] |  -0.865|   -0.865|-1571.874|-1645.111|    64.38%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
[03/15 07:31:15  18015s] |  -0.865|   -0.865|-1571.867|-1645.105|    64.38%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
[03/15 07:31:16  18016s] |  -0.865|   -0.865|-1571.755|-1644.992|    64.39%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 07:31:16  18016s] |  -0.865|   -0.865|-1571.676|-1644.914|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 07:31:16  18016s] |  -0.865|   -0.865|-1571.631|-1644.869|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 07:31:16  18016s] |  -0.865|   -0.865|-1571.532|-1644.770|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 07:31:17  18017s] |  -0.865|   -0.865|-1571.290|-1644.528|    64.39%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/15 07:31:17  18017s] |  -0.865|   -0.865|-1571.182|-1644.419|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/15 07:31:17  18017s] |  -0.865|   -0.865|-1571.177|-1644.414|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/15 07:31:18  18017s] |  -0.865|   -0.865|-1571.113|-1644.351|    64.39%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/15 07:31:18  18017s] |  -0.865|   -0.865|-1571.035|-1644.272|    64.39%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/15 07:31:18  18018s] |  -0.865|   -0.865|-1570.931|-1644.169|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/15 07:31:19  18019s] |  -0.865|   -0.865|-1570.925|-1644.162|    64.40%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
[03/15 07:31:19  18019s] |  -0.865|   -0.865|-1570.620|-1643.857|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
[03/15 07:31:19  18019s] |  -0.865|   -0.865|-1569.992|-1643.230|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
[03/15 07:31:20  18019s] |  -0.865|   -0.865|-1569.915|-1643.152|    64.40%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
[03/15 07:31:20  18020s] |  -0.865|   -0.865|-1569.912|-1643.149|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/15 07:31:20  18020s] |  -0.865|   -0.865|-1569.775|-1643.012|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
[03/15 07:31:21  18020s] |  -0.865|   -0.865|-1569.622|-1642.860|    64.40%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_/D   |
[03/15 07:31:21  18020s] |  -0.865|   -0.865|-1569.552|-1642.790|    64.40%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_/D   |
[03/15 07:31:21  18021s] |  -0.865|   -0.865|-1567.014|-1640.252|    64.41%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_3_/D   |
[03/15 07:31:22  18022s] |  -0.865|   -0.865|-1566.703|-1639.940|    64.41%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_3_/D   |
[03/15 07:31:22  18022s] |  -0.865|   -0.865|-1566.449|-1639.686|    64.41%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_3_/D   |
[03/15 07:31:23  18022s] |  -0.865|   -0.865|-1566.435|-1639.672|    64.41%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D    |
[03/15 07:31:23  18022s] |  -0.865|   -0.865|-1566.416|-1639.654|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D    |
[03/15 07:31:23  18023s] |  -0.865|   -0.865|-1566.338|-1639.575|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D    |
[03/15 07:31:23  18023s] |  -0.865|   -0.865|-1565.058|-1638.296|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_3_/D   |
[03/15 07:31:23  18023s] |  -0.865|   -0.865|-1564.935|-1638.172|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_3_/D   |
[03/15 07:31:24  18023s] |  -0.865|   -0.865|-1564.923|-1638.160|    64.42%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_3_/D   |
[03/15 07:31:24  18023s] |  -0.865|   -0.865|-1564.789|-1638.027|    64.42%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/15 07:31:24  18024s] |  -0.865|   -0.865|-1564.735|-1637.972|    64.43%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/15 07:31:24  18024s] |  -0.865|   -0.865|-1564.720|-1637.958|    64.43%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/15 07:31:24  18024s] |  -0.865|   -0.865|-1564.551|-1637.789|    64.43%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
[03/15 07:31:25  18024s] |  -0.865|   -0.865|-1564.511|-1637.748|    64.43%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
[03/15 07:31:25  18024s] |  -0.865|   -0.865|-1564.345|-1637.582|    64.43%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
[03/15 07:31:25  18025s] |  -0.865|   -0.865|-1564.301|-1637.539|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_3_/D   |
[03/15 07:31:25  18025s] |  -0.865|   -0.865|-1564.270|-1637.507|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_3_/D   |
[03/15 07:31:26  18026s] |  -0.865|   -0.865|-1564.257|-1637.495|    64.44%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/15 07:31:26  18026s] |  -0.865|   -0.865|-1564.234|-1637.471|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/15 07:31:27  18026s] |  -0.865|   -0.865|-1563.960|-1637.198|    64.44%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
[03/15 07:31:27  18027s] |  -0.865|   -0.865|-1563.770|-1637.007|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
[03/15 07:31:27  18027s] |  -0.865|   -0.865|-1563.706|-1636.943|    64.44%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
[03/15 07:31:28  18028s] |  -0.865|   -0.865|-1563.096|-1636.334|    64.45%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
[03/15 07:31:28  18028s] |  -0.865|   -0.865|-1563.042|-1636.280|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
[03/15 07:31:28  18028s] |  -0.865|   -0.865|-1562.902|-1636.139|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
[03/15 07:31:29  18029s] |  -0.865|   -0.865|-1562.846|-1636.084|    64.46%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
[03/15 07:31:29  18029s] |  -0.865|   -0.865|-1562.791|-1636.028|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
[03/15 07:31:29  18029s] |  -0.865|   -0.865|-1562.771|-1636.009|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
[03/15 07:31:29  18029s] |  -0.865|   -0.865|-1562.756|-1635.994|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
[03/15 07:31:29  18029s] |  -0.865|   -0.865|-1562.714|-1635.951|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
[03/15 07:31:30  18029s] |  -0.865|   -0.865|-1562.696|-1635.933|    64.46%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
[03/15 07:31:30  18029s] |  -0.865|   -0.865|-1562.677|-1635.914|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
[03/15 07:31:30  18030s] |  -0.865|   -0.865|-1562.662|-1635.900|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
[03/15 07:31:30  18030s] |  -0.865|   -0.865|-1562.644|-1635.881|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
[03/15 07:31:30  18030s] |  -0.865|   -0.865|-1562.580|-1635.817|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/15 07:31:30  18030s] |  -0.865|   -0.865|-1562.508|-1635.746|    64.46%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/15 07:31:31  18030s] |  -0.865|   -0.865|-1562.497|-1635.735|    64.46%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/15 07:31:31  18030s] |  -0.865|   -0.865|-1562.414|-1635.652|    64.47%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/15 07:31:31  18031s] |  -0.865|   -0.865|-1562.195|-1635.432|    64.47%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_2_/D   |
[03/15 07:31:31  18031s] |  -0.865|   -0.865|-1561.981|-1635.218|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_2_/D   |
[03/15 07:31:31  18031s] |  -0.865|   -0.865|-1561.887|-1635.125|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_2_/D   |
[03/15 07:31:31  18031s] |  -0.865|   -0.865|-1561.872|-1635.110|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_2_/D   |
[03/15 07:31:32  18032s] |  -0.865|   -0.865|-1561.807|-1635.044|    64.48%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_2_/D   |
[03/15 07:31:32  18032s] |  -0.865|   -0.865|-1561.792|-1635.030|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/15 07:31:32  18032s] |  -0.865|   -0.865|-1561.756|-1634.994|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/15 07:31:32  18032s] |  -0.865|   -0.865|-1561.741|-1634.979|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/15 07:31:33  18032s] |  -0.865|   -0.865|-1561.731|-1634.969|    64.48%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/15 07:31:33  18032s] |  -0.865|   -0.865|-1561.717|-1634.954|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/15 07:31:33  18033s] |  -0.865|   -0.865|-1561.291|-1634.528|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_1_/D   |
[03/15 07:31:33  18033s] |  -0.865|   -0.865|-1559.929|-1633.167|    64.48%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D   |
[03/15 07:31:34  18033s] |  -0.865|   -0.865|-1559.421|-1632.658|    64.49%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D   |
[03/15 07:31:34  18034s] |  -0.865|   -0.865|-1558.958|-1632.195|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D   |
[03/15 07:31:34  18034s] |  -0.865|   -0.865|-1558.918|-1632.156|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D   |
[03/15 07:31:34  18034s] |  -0.865|   -0.865|-1558.719|-1631.957|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/15 07:31:34  18034s] |  -0.865|   -0.865|-1558.488|-1631.725|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D    |
[03/15 07:31:35  18034s] |  -0.865|   -0.865|-1558.380|-1631.618|    64.49%|   0:00:01.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_1_/D   |
[03/15 07:31:35  18035s] |  -0.865|   -0.865|-1558.323|-1631.560|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
[03/15 07:31:35  18035s] |  -0.865|   -0.865|-1558.156|-1631.394|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D    |
[03/15 07:31:35  18035s] |  -0.865|   -0.865|-1558.156|-1631.394|    64.49%|   0:00:00.0| 2801.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:31:35  18035s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:31:35  18035s] 
[03/15 07:31:35  18035s] *** Finish Core Optimize Step (cpu=0:02:08 real=0:02:08 mem=2801.1M) ***
[03/15 07:31:35  18035s] 
[03/15 07:31:35  18035s] *** Finished Optimize Step Cumulative (cpu=0:02:08 real=0:02:08 mem=2801.1M) ***
[03/15 07:31:35  18035s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.500|  -73.238|
|reg2reg   |-0.865|-1558.156|
|HEPG      |-0.865|-1558.156|
|All Paths |-0.865|-1631.394|
+----------+------+---------+

[03/15 07:31:35  18035s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.865ns TNS -1558.152ns; HEPG WNS -0.865ns TNS -1558.152ns; all paths WNS -0.865ns TNS -1631.390ns; Real time 0:05:44
[03/15 07:31:35  18035s] ** GigaOpt Optimizer WNS Slack -0.865 TNS Slack -1631.394 Density 64.49
[03/15 07:31:35  18035s] Placement Snapshot: Density distribution:
[03/15 07:31:35  18035s] [1.00 -  +++]: 264 (21.55%)
[03/15 07:31:35  18035s] [0.95 - 1.00]: 14 (1.14%)
[03/15 07:31:35  18035s] [0.90 - 0.95]: 5 (0.41%)
[03/15 07:31:35  18035s] [0.85 - 0.90]: 7 (0.57%)
[03/15 07:31:35  18035s] [0.80 - 0.85]: 4 (0.33%)
[03/15 07:31:35  18035s] [0.75 - 0.80]: 3 (0.24%)
[03/15 07:31:35  18035s] [0.70 - 0.75]: 5 (0.41%)
[03/15 07:31:35  18035s] [0.65 - 0.70]: 4 (0.33%)
[03/15 07:31:35  18035s] [0.60 - 0.65]: 7 (0.57%)
[03/15 07:31:35  18035s] [0.55 - 0.60]: 9 (0.73%)
[03/15 07:31:35  18035s] [0.50 - 0.55]: 7 (0.57%)
[03/15 07:31:35  18035s] [0.45 - 0.50]: 9 (0.73%)
[03/15 07:31:35  18035s] [0.40 - 0.45]: 11 (0.90%)
[03/15 07:31:35  18035s] [0.35 - 0.40]: 43 (3.51%)
[03/15 07:31:35  18035s] [0.30 - 0.35]: 65 (5.31%)
[03/15 07:31:35  18035s] [0.25 - 0.30]: 114 (9.31%)
[03/15 07:31:35  18035s] [0.20 - 0.25]: 100 (8.16%)
[03/15 07:31:35  18035s] [0.15 - 0.20]: 196 (16.00%)
[03/15 07:31:35  18035s] [0.10 - 0.15]: 228 (18.61%)
[03/15 07:31:35  18035s] [0.05 - 0.10]: 119 (9.71%)
[03/15 07:31:35  18035s] [0.00 - 0.05]: 11 (0.90%)
[03/15 07:31:35  18035s] Begin: Area Reclaim Optimization
[03/15 07:31:35  18035s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:00:35.7/8:53:41.6 (0.6), mem = 2801.1M
[03/15 07:31:36  18036s] (I,S,L,T): WC_VIEW: 153.03, 70.028, 2.57832, 225.636
[03/15 07:31:36  18036s] Usable buffer cells for single buffer setup transform:
[03/15 07:31:36  18036s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 07:31:36  18036s] Number of usable buffer cells above: 18
[03/15 07:31:37  18037s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2801.1M
[03/15 07:31:37  18037s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2801.1M
[03/15 07:31:38  18037s] Reclaim Optimization WNS Slack -0.865  TNS Slack -1631.394 Density 64.49
[03/15 07:31:38  18037s] +----------+---------+--------+---------+------------+--------+
[03/15 07:31:38  18037s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 07:31:38  18037s] +----------+---------+--------+---------+------------+--------+
[03/15 07:31:38  18037s] |    64.49%|        -|  -0.865|-1631.394|   0:00:00.0| 2801.1M|
[03/15 07:31:38  18037s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 07:31:43  18043s] |    64.40%|      167|  -0.865|-1631.516|   0:00:05.0| 2802.1M|
[03/15 07:32:12  18072s] |    63.66%|     2846|  -0.861|-1637.497|   0:00:29.0| 2806.5M|
[03/15 07:32:13  18073s] |    63.66%|        7|  -0.861|-1637.497|   0:00:01.0| 2808.7M|
[03/15 07:32:14  18073s] |    63.66%|        0|  -0.861|-1637.497|   0:00:01.0| 2808.7M|
[03/15 07:32:14  18073s] +----------+---------+--------+---------+------------+--------+
[03/15 07:32:14  18073s] Reclaim Optimization End WNS Slack -0.861  TNS Slack -1637.497 Density 63.66
[03/15 07:32:14  18073s] 
[03/15 07:32:14  18073s] ** Summary: Restruct = 0 Buffer Deletion = 108 Declone = 72 Resize = 2045 **
[03/15 07:32:14  18073s] --------------------------------------------------------------
[03/15 07:32:14  18073s] |                                   | Total     | Sequential |
[03/15 07:32:14  18073s] --------------------------------------------------------------
[03/15 07:32:14  18073s] | Num insts resized                 |    2038  |       0    |
[03/15 07:32:14  18073s] | Num insts undone                  |     808  |       0    |
[03/15 07:32:14  18073s] | Num insts Downsized               |    2038  |       0    |
[03/15 07:32:14  18073s] | Num insts Samesized               |       0  |       0    |
[03/15 07:32:14  18073s] | Num insts Upsized                 |       0  |       0    |
[03/15 07:32:14  18073s] | Num multiple commits+uncommits    |       7  |       -    |
[03/15 07:32:14  18073s] --------------------------------------------------------------
[03/15 07:32:14  18073s] **** Begin NDR-Layer Usage Statistics ****
[03/15 07:32:14  18073s] Layer 3 has 111 constrained nets 
[03/15 07:32:14  18073s] Layer 7 has 1323 constrained nets 
[03/15 07:32:14  18073s] **** End NDR-Layer Usage Statistics ****
[03/15 07:32:14  18073s] End: Core Area Reclaim Optimization (cpu = 0:00:38.3) (real = 0:00:39.0) **
[03/15 07:32:14  18074s] (I,S,L,T): WC_VIEW: 151.901, 69.1459, 2.52941, 223.576
[03/15 07:32:14  18074s] *** AreaOpt [finish] : cpu/real = 0:00:38.7/0:00:38.6 (1.0), totSession cpu/real = 5:01:14.3/8:54:20.2 (0.6), mem = 2808.7M
[03/15 07:32:14  18074s] 
[03/15 07:32:14  18074s] =============================================================================================
[03/15 07:32:14  18074s]  Step TAT Report for AreaOpt #8
[03/15 07:32:14  18074s] =============================================================================================
[03/15 07:32:14  18074s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 07:32:14  18074s] ---------------------------------------------------------------------------------------------
[03/15 07:32:14  18074s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 07:32:14  18074s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 07:32:14  18074s] [ OptSingleIteration     ]      4   0:00:00.8  (   2.2 % )     0:00:35.2 /  0:00:35.2    1.0
[03/15 07:32:14  18074s] [ OptGetWeight           ]    219   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.1
[03/15 07:32:14  18074s] [ OptEval                ]    219   0:00:17.8  (  46.2 % )     0:00:17.8 /  0:00:17.8    1.0
[03/15 07:32:14  18074s] [ OptCommit              ]    219   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 07:32:14  18074s] [ IncrTimingUpdate       ]    123   0:00:08.1  (  21.1 % )     0:00:08.1 /  0:00:08.2    1.0
[03/15 07:32:14  18074s] [ PostCommitDelayUpdate  ]    262   0:00:01.8  (   4.7 % )     0:00:07.6 /  0:00:07.7    1.0
[03/15 07:32:14  18074s] [ IncrDelayCalc          ]    467   0:00:05.8  (  15.1 % )     0:00:05.8 /  0:00:06.0    1.0
[03/15 07:32:14  18074s] [ MISC                   ]          0:00:03.0  (   7.9 % )     0:00:03.0 /  0:00:03.0    1.0
[03/15 07:32:14  18074s] ---------------------------------------------------------------------------------------------
[03/15 07:32:14  18074s]  AreaOpt #8 TOTAL                   0:00:38.6  ( 100.0 % )     0:00:38.6 /  0:00:38.7    1.0
[03/15 07:32:14  18074s] ---------------------------------------------------------------------------------------------
[03/15 07:32:14  18074s] 
[03/15 07:32:14  18074s] End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2802.71M, totSessionCpu=5:01:14).
[03/15 07:32:14  18074s] Placement Snapshot: Density distribution:
[03/15 07:32:14  18074s] [1.00 -  +++]: 264 (21.55%)
[03/15 07:32:14  18074s] [0.95 - 1.00]: 14 (1.14%)
[03/15 07:32:14  18074s] [0.90 - 0.95]: 5 (0.41%)
[03/15 07:32:14  18074s] [0.85 - 0.90]: 7 (0.57%)
[03/15 07:32:14  18074s] [0.80 - 0.85]: 5 (0.41%)
[03/15 07:32:14  18074s] [0.75 - 0.80]: 2 (0.16%)
[03/15 07:32:14  18074s] [0.70 - 0.75]: 6 (0.49%)
[03/15 07:32:14  18074s] [0.65 - 0.70]: 4 (0.33%)
[03/15 07:32:14  18074s] [0.60 - 0.65]: 7 (0.57%)
[03/15 07:32:14  18074s] [0.55 - 0.60]: 12 (0.98%)
[03/15 07:32:14  18074s] [0.50 - 0.55]: 4 (0.33%)
[03/15 07:32:14  18074s] [0.45 - 0.50]: 9 (0.73%)
[03/15 07:32:14  18074s] [0.40 - 0.45]: 11 (0.90%)
[03/15 07:32:14  18074s] [0.35 - 0.40]: 49 (4.00%)
[03/15 07:32:14  18074s] [0.30 - 0.35]: 63 (5.14%)
[03/15 07:32:14  18074s] [0.25 - 0.30]: 123 (10.04%)
[03/15 07:32:14  18074s] [0.20 - 0.25]: 115 (9.39%)
[03/15 07:32:14  18074s] [0.15 - 0.20]: 226 (18.45%)
[03/15 07:32:14  18074s] [0.10 - 0.15]: 225 (18.37%)
[03/15 07:32:14  18074s] [0.05 - 0.10]: 67 (5.47%)
[03/15 07:32:14  18074s] [0.00 - 0.05]: 7 (0.57%)
[03/15 07:32:14  18074s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.8
[03/15 07:32:14  18074s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2802.7M
[03/15 07:32:14  18074s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.136, MEM:2802.7M
[03/15 07:32:14  18074s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2802.7M
[03/15 07:32:14  18074s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2802.7M
[03/15 07:32:14  18074s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2802.7M
[03/15 07:32:15  18074s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.122, MEM:2802.7M
[03/15 07:32:15  18074s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.208, MEM:2802.7M
[03/15 07:32:15  18074s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.209, MEM:2802.7M
[03/15 07:32:15  18074s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.19
[03/15 07:32:15  18074s] OPERPROF: Starting RefinePlace at level 1, MEM:2802.7M
[03/15 07:32:15  18074s] *** Starting refinePlace (5:01:15 mem=2802.7M) ***
[03/15 07:32:15  18074s] Total net bbox length = 9.884e+05 (5.234e+05 4.650e+05) (ext = 4.236e+04)
[03/15 07:32:15  18075s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:32:15  18075s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2802.7M
[03/15 07:32:15  18075s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2802.7M
[03/15 07:32:15  18075s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2802.7M
[03/15 07:32:15  18075s] default core: bins with density > 0.750 = 62.04 % ( 760 / 1225 )
[03/15 07:32:15  18075s] Density distribution unevenness ratio = 24.502%
[03/15 07:32:15  18075s] RPlace IncrNP: Rollback Lev = -3
[03/15 07:32:15  18075s] RPlace: Density =1.041111, incremental np is triggered.
[03/15 07:32:15  18075s] OPERPROF:     Starting spMPad at level 3, MEM:2802.7M
[03/15 07:32:15  18075s] OPERPROF:       Starting spContextMPad at level 4, MEM:2802.7M
[03/15 07:32:15  18075s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2802.7M
[03/15 07:32:15  18075s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.010, MEM:2802.7M
[03/15 07:32:15  18075s] nrCritNet: 1.99% ( 1104 / 55343 ) cutoffSlk: -837.1ps stdDelay: 14.5ps
[03/15 07:32:15  18075s] OPERPROF:     Starting npMain at level 3, MEM:2802.7M
[03/15 07:32:15  18075s] incrNP th 1.000, 0.100
[03/15 07:32:16  18076s] limitMaxMove -1, priorityInstMaxMove 3
[03/15 07:32:16  18076s] SP #FI/SF FL/PI 110/33630 16240/1591
[03/15 07:32:16  18076s] OPERPROF:       Starting npPlace at level 4, MEM:2818.8M
[03/15 07:32:16  18076s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 07:32:16  18076s] No instances found in the vector
[03/15 07:32:16  18076s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2838.8M, DRC: 0)
[03/15 07:32:16  18076s] 0 (out of 0) MH cells were successfully legalized.
[03/15 07:32:19  18078s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 07:32:19  18078s] No instances found in the vector
[03/15 07:32:19  18078s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2851.8M, DRC: 0)
[03/15 07:32:19  18078s] 0 (out of 0) MH cells were successfully legalized.
[03/15 07:32:22  18082s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 07:32:22  18082s] No instances found in the vector
[03/15 07:32:22  18082s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2852.8M, DRC: 0)
[03/15 07:32:22  18082s] 0 (out of 0) MH cells were successfully legalized.
[03/15 07:32:26  18086s] OPERPROF:       Finished npPlace at level 4, CPU:10.090, REAL:10.080, MEM:2855.8M
[03/15 07:32:26  18086s] OPERPROF:     Finished npMain at level 3, CPU:10.900, REAL:10.880, MEM:2855.8M
[03/15 07:32:26  18086s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2855.8M
[03/15 07:32:26  18086s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2855.8M
[03/15 07:32:26  18086s] default core: bins with density > 0.750 = 62.37 % ( 764 / 1225 )
[03/15 07:32:26  18086s] Density distribution unevenness ratio = 24.451%
[03/15 07:32:26  18086s] RPlace postIncrNP: Density = 1.041111 -> 0.990000.
[03/15 07:32:26  18086s] RPlace postIncrNP Info: Density distribution changes:
[03/15 07:32:26  18086s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 07:32:26  18086s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 07:32:26  18086s] [1.00 - 1.05] :	 7 (0.57%) -> 0 (0.00%)
[03/15 07:32:26  18086s] [0.95 - 1.00] :	 67 (5.47%) -> 58 (4.73%)
[03/15 07:32:26  18086s] [0.90 - 0.95] :	 210 (17.14%) -> 223 (18.20%)
[03/15 07:32:26  18086s] [0.85 - 0.90] :	 227 (18.53%) -> 231 (18.86%)
[03/15 07:32:26  18086s] [0.80 - 0.85] :	 121 (9.88%) -> 128 (10.45%)
[03/15 07:32:26  18086s] [CPU] RefinePlace/IncrNP (cpu=0:00:11.3, real=0:00:11.0, mem=2855.8MB) @(5:01:15 - 5:01:26).
[03/15 07:32:26  18086s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:11.330, REAL:11.307, MEM:2855.8M
[03/15 07:32:26  18086s] Move report: incrNP moves 17171 insts, mean move: 2.43 um, max move: 37.60 um
[03/15 07:32:26  18086s] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20305_0): (363.20, 53.20) --> (391.80, 44.20)
[03/15 07:32:26  18086s] Move report: Timing Driven Placement moves 17171 insts, mean move: 2.43 um, max move: 37.60 um
[03/15 07:32:26  18086s] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20305_0): (363.20, 53.20) --> (391.80, 44.20)
[03/15 07:32:26  18086s] 	Runtime: CPU: 0:00:11.3 REAL: 0:00:11.0 MEM: 2855.8MB
[03/15 07:32:26  18086s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2855.8M
[03/15 07:32:26  18086s] Starting refinePlace ...
[03/15 07:32:26  18086s] ** Cut row section cpu time 0:00:00.0.
[03/15 07:32:26  18086s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 07:32:27  18087s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=2855.8MB) @(5:01:26 - 5:01:28).
[03/15 07:32:27  18087s] Move report: preRPlace moves 12524 insts, mean move: 0.61 um, max move: 6.40 um
[03/15 07:32:27  18087s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2423): (471.40, 253.00) --> (468.60, 249.40)
[03/15 07:32:27  18087s] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/15 07:32:28  18087s] wireLenOptFixPriorityInst 9104 inst fixed
[03/15 07:32:28  18088s] 
[03/15 07:32:28  18088s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 07:32:28  18088s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:32:28  18088s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=2855.8MB) @(5:01:28 - 5:01:29).
[03/15 07:32:28  18088s] Move report: Detail placement moves 12524 insts, mean move: 0.61 um, max move: 6.40 um
[03/15 07:32:28  18088s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2423): (471.40, 253.00) --> (468.60, 249.40)
[03/15 07:32:28  18088s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2855.8MB
[03/15 07:32:28  18088s] Statistics of distance of Instance movement in refine placement:
[03/15 07:32:28  18088s]   maximum (X+Y) =        37.60 um
[03/15 07:32:28  18088s]   inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20305_0) with max move: (363.2, 53.2) -> (391.8, 44.2)
[03/15 07:32:28  18088s]   mean    (X+Y) =         2.11 um
[03/15 07:32:28  18088s] Total instances flipped for legalization: 210
[03/15 07:32:28  18088s] Summary Report:
[03/15 07:32:28  18088s] Instances move: 21786 (out of 51461 movable)
[03/15 07:32:28  18088s] Instances flipped: 210
[03/15 07:32:28  18088s] Mean displacement: 2.11 um
[03/15 07:32:28  18088s] Max displacement: 37.60 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20305_0) (363.2, 53.2) -> (391.8, 44.2)
[03/15 07:32:28  18088s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 07:32:28  18088s] Total instances moved : 21786
[03/15 07:32:28  18088s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.370, REAL:2.363, MEM:2855.8M
[03/15 07:32:28  18088s] Total net bbox length = 9.996e+05 (5.350e+05 4.646e+05) (ext = 4.231e+04)
[03/15 07:32:28  18088s] Runtime: CPU: 0:00:13.8 REAL: 0:00:13.0 MEM: 2855.8MB
[03/15 07:32:28  18088s] [CPU] RefinePlace/total (cpu=0:00:13.8, real=0:00:13.0, mem=2855.8MB) @(5:01:15 - 5:01:29).
[03/15 07:32:28  18088s] *** Finished refinePlace (5:01:29 mem=2855.8M) ***
[03/15 07:32:28  18088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.19
[03/15 07:32:28  18088s] OPERPROF: Finished RefinePlace at level 1, CPU:13.850, REAL:13.831, MEM:2855.8M
[03/15 07:32:29  18089s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2855.8M
[03/15 07:32:29  18089s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.134, MEM:2855.8M
[03/15 07:32:29  18089s] Finished re-routing un-routed nets (0:00:00.0 2855.8M)
[03/15 07:32:29  18089s] 
[03/15 07:32:29  18089s] OPERPROF: Starting DPlace-Init at level 1, MEM:2855.8M
[03/15 07:32:29  18089s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2855.8M
[03/15 07:32:29  18089s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:2855.8M
[03/15 07:32:29  18089s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.200, MEM:2855.8M
[03/15 07:32:30  18089s] 
[03/15 07:32:30  18089s] Density : 0.6366
[03/15 07:32:30  18089s] Max route overflow : 0.0000
[03/15 07:32:30  18089s] 
[03/15 07:32:30  18089s] 
[03/15 07:32:30  18089s] *** Finish Physical Update (cpu=0:00:15.6 real=0:00:16.0 mem=2855.8M) ***
[03/15 07:32:30  18089s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.8
[03/15 07:32:30  18090s] ** GigaOpt Optimizer WNS Slack -0.860 TNS Slack -1637.279 Density 63.66
[03/15 07:32:30  18090s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.500|  -73.238|
|reg2reg   |-0.860|-1564.041|
|HEPG      |-0.860|-1564.041|
|All Paths |-0.860|-1637.279|
+----------+------+---------+

[03/15 07:32:30  18090s] **** Begin NDR-Layer Usage Statistics ****
[03/15 07:32:30  18090s] Layer 3 has 111 constrained nets 
[03/15 07:32:30  18090s] Layer 7 has 1323 constrained nets 
[03/15 07:32:30  18090s] **** End NDR-Layer Usage Statistics ****
[03/15 07:32:30  18090s] 
[03/15 07:32:30  18090s] *** Finish post-CTS Setup Fixing (cpu=0:03:04 real=0:03:03 mem=2855.8M) ***
[03/15 07:32:30  18090s] 
[03/15 07:32:30  18090s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.4
[03/15 07:32:30  18090s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2820.7M
[03/15 07:32:30  18090s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.127, MEM:2820.7M
[03/15 07:32:30  18090s] TotalInstCnt at PhyDesignMc Destruction: 51,571
[03/15 07:32:31  18091s] (I,S,L,T): WC_VIEW: 151.901, 69.136, 2.52941, 223.567
[03/15 07:32:31  18091s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.15
[03/15 07:32:31  18091s] *** SetupOpt [finish] : cpu/real = 0:03:14.7/0:03:14.4 (1.0), totSession cpu/real = 5:01:31.1/8:54:37.0 (0.6), mem = 2820.7M
[03/15 07:32:31  18091s] 
[03/15 07:32:31  18091s] =============================================================================================
[03/15 07:32:31  18091s]  Step TAT Report for TnsOpt #3
[03/15 07:32:31  18091s] =============================================================================================
[03/15 07:32:31  18091s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 07:32:31  18091s] ---------------------------------------------------------------------------------------------
[03/15 07:32:31  18091s] [ AreaOpt                ]      1   0:00:03.0  (   1.6 % )     0:00:38.6 /  0:00:38.7    1.0
[03/15 07:32:31  18091s] [ RefinePlace            ]      1   0:00:15.5  (   8.0 % )     0:00:15.5 /  0:00:15.6    1.0
[03/15 07:32:31  18091s] [ SlackTraversorInit     ]      3   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 07:32:31  18091s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 07:32:31  18091s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 07:32:31  18091s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 07:32:31  18091s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 07:32:31  18091s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 07:32:31  18091s] [ TransformInit          ]      1   0:00:07.7  (   3.9 % )     0:00:07.7 /  0:00:07.7    1.0
[03/15 07:32:31  18091s] [ OptSingleIteration     ]    499   0:00:01.9  (   1.0 % )     0:02:34.9 /  0:02:35.2    1.0
[03/15 07:32:31  18091s] [ OptGetWeight           ]    714   0:00:03.9  (   2.0 % )     0:00:03.9 /  0:00:03.9    1.0
[03/15 07:32:31  18091s] [ OptEval                ]    714   0:01:44.9  (  54.0 % )     0:01:44.9 /  0:01:45.2    1.0
[03/15 07:32:31  18091s] [ OptCommit              ]    714   0:00:01.9  (   1.0 % )     0:00:01.9 /  0:00:01.9    1.0
[03/15 07:32:31  18091s] [ IncrTimingUpdate       ]    442   0:00:15.7  (   8.1 % )     0:00:15.7 /  0:00:15.6    1.0
[03/15 07:32:31  18091s] [ PostCommitDelayUpdate  ]    758   0:00:03.0  (   1.5 % )     0:00:12.4 /  0:00:12.5    1.0
[03/15 07:32:31  18091s] [ IncrDelayCalc          ]   1593   0:00:09.4  (   4.8 % )     0:00:09.4 /  0:00:09.5    1.0
[03/15 07:32:31  18091s] [ SetupOptGetWorkingSet  ]   1364   0:00:06.9  (   3.5 % )     0:00:06.9 /  0:00:06.9    1.0
[03/15 07:32:31  18091s] [ SetupOptGetActiveNode  ]   1364   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 07:32:31  18091s] [ SetupOptSlackGraph     ]    495   0:00:07.3  (   3.7 % )     0:00:07.3 /  0:00:07.3    1.0
[03/15 07:32:31  18091s] [ MISC                   ]          0:00:10.1  (   5.2 % )     0:00:10.1 /  0:00:10.2    1.0
[03/15 07:32:31  18091s] ---------------------------------------------------------------------------------------------
[03/15 07:32:31  18091s]  TnsOpt #3 TOTAL                    0:03:14.4  ( 100.0 % )     0:03:14.4 /  0:03:14.7    1.0
[03/15 07:32:31  18091s] ---------------------------------------------------------------------------------------------
[03/15 07:32:31  18091s] 
[03/15 07:32:31  18091s] End: GigaOpt Optimization in TNS mode
[03/15 07:32:31  18091s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 07:32:31  18091s] optDesignOneStep: Power Flow
[03/15 07:32:31  18091s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 07:32:31  18091s] Deleting Lib Analyzer.
[03/15 07:32:31  18091s] Begin: GigaOpt Optimization in WNS mode
[03/15 07:32:31  18091s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/15 07:32:31  18091s] Info: 111 nets with fixed/cover wires excluded.
[03/15 07:32:31  18091s] Info: 111 clock nets excluded from IPO operation.
[03/15 07:32:31  18091s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:01:31.5/8:54:37.3 (0.6), mem = 2732.7M
[03/15 07:32:31  18091s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.16
[03/15 07:32:32  18092s] (I,S,L,T): WC_VIEW: 151.901, 69.136, 2.52941, 223.567
[03/15 07:32:32  18092s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 07:32:32  18092s] ### Creating PhyDesignMc. totSessionCpu=5:01:32 mem=2732.7M
[03/15 07:32:32  18092s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 07:32:32  18092s] OPERPROF: Starting DPlace-Init at level 1, MEM:2732.7M
[03/15 07:32:32  18092s] z: 2, totalTracks: 1
[03/15 07:32:32  18092s] z: 4, totalTracks: 1
[03/15 07:32:32  18092s] z: 6, totalTracks: 1
[03/15 07:32:32  18092s] z: 8, totalTracks: 1
[03/15 07:32:32  18092s] #spOpts: N=65 mergeVia=F 
[03/15 07:32:32  18092s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2732.7M
[03/15 07:32:32  18092s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:2732.7M
[03/15 07:32:32  18092s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2732.7MB).
[03/15 07:32:32  18092s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.190, MEM:2732.7M
[03/15 07:32:32  18092s] TotalInstCnt at PhyDesignMc Initialization: 51,571
[03/15 07:32:32  18092s] ### Creating PhyDesignMc, finished. totSessionCpu=5:01:33 mem=2732.7M
[03/15 07:32:32  18092s] ### Creating RouteCongInterface, started
[03/15 07:32:32  18092s] 
[03/15 07:32:32  18092s] Creating Lib Analyzer ...
[03/15 07:32:32  18092s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 07:32:32  18092s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 07:32:32  18092s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 07:32:32  18092s] 
[03/15 07:32:33  18093s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:01:34 mem=2734.7M
[03/15 07:32:33  18093s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:01:34 mem=2734.7M
[03/15 07:32:33  18093s] Creating Lib Analyzer, finished. 
[03/15 07:32:33  18093s] 
[03/15 07:32:33  18093s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 07:32:33  18093s] 
[03/15 07:32:33  18093s] #optDebug: {0, 1.200}
[03/15 07:32:33  18093s] ### Creating RouteCongInterface, finished
[03/15 07:32:33  18093s] ### Creating LA Mngr. totSessionCpu=5:01:34 mem=2734.7M
[03/15 07:32:33  18093s] ### Creating LA Mngr, finished. totSessionCpu=5:01:34 mem=2734.7M
[03/15 07:32:39  18099s] *info: 111 clock nets excluded
[03/15 07:32:39  18099s] *info: 2 special nets excluded.
[03/15 07:32:39  18099s] *info: 203 no-driver nets excluded.
[03/15 07:32:39  18099s] *info: 111 nets with fixed/cover wires excluded.
[03/15 07:32:41  18101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.5
[03/15 07:32:41  18101s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/15 07:32:41  18101s] ** GigaOpt Optimizer WNS Slack -0.860 TNS Slack -1637.279 Density 63.66
[03/15 07:32:41  18101s] Optimizer WNS Pass 0
[03/15 07:32:41  18101s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.500|  -73.238|
|reg2reg   |-0.860|-1564.041|
|HEPG      |-0.860|-1564.041|
|All Paths |-0.860|-1637.279|
+----------+------+---------+

[03/15 07:32:41  18101s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.860ns TNS -1564.038ns; HEPG WNS -0.860ns TNS -1564.038ns; all paths WNS -0.860ns TNS -1637.276ns; Real time 0:06:50
[03/15 07:32:41  18101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2753.8M
[03/15 07:32:41  18101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2753.8M
[03/15 07:32:42  18101s] Active Path Group: reg2reg  
[03/15 07:32:42  18102s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:32:42  18102s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 07:32:42  18102s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:32:42  18102s] |  -0.860|   -0.860|-1564.041|-1637.279|    63.66%|   0:00:00.0| 2769.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/D  |
[03/15 07:32:53  18113s] |  -0.851|   -0.851|-1563.291|-1636.528|    63.66%|   0:00:11.0| 2808.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/D  |
[03/15 07:33:28  18148s] |  -0.852|   -0.852|-1562.100|-1635.338|    63.67%|   0:00:35.0| 2811.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
[03/15 07:33:28  18148s] |  -0.847|   -0.847|-1559.740|-1632.977|    63.67%|   0:00:00.0| 2811.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 07:33:57  18177s] |  -0.842|   -0.842|-1558.682|-1631.919|    63.67%|   0:00:29.0| 2811.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
[03/15 07:35:00  18240s] |  -0.842|   -0.842|-1557.606|-1630.844|    63.67%|   0:01:03.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/D  |
[03/15 07:35:12  18252s] |  -0.842|   -0.842|-1557.091|-1630.329|    63.67%|   0:00:12.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:35:15  18255s] |  -0.842|   -0.842|-1556.897|-1630.135|    63.67%|   0:00:03.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/D  |
[03/15 07:35:16  18256s] |  -0.841|   -0.841|-1555.756|-1628.993|    63.69%|   0:00:01.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
[03/15 07:35:36  18276s] |  -0.841|   -0.841|-1555.574|-1628.812|    63.69%|   0:00:20.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
[03/15 07:35:37  18277s] |  -0.841|   -0.841|-1555.328|-1628.566|    63.69%|   0:00:01.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
[03/15 07:35:37  18277s] |  -0.838|   -0.838|-1555.010|-1628.248|    63.69%|   0:00:00.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
[03/15 07:36:53  18353s] |  -0.838|   -0.838|-1554.260|-1627.498|    63.69%|   0:01:16.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
[03/15 07:37:02  18362s] |  -0.838|   -0.838|-1554.234|-1627.472|    63.69%|   0:00:09.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
[03/15 07:37:03  18364s] |  -0.835|   -0.835|-1553.034|-1626.272|    63.71%|   0:00:01.0| 2812.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 07:38:19  18439s] |  -0.832|   -0.832|-1551.764|-1625.002|    63.71%|   0:01:16.0| 2814.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:39:43  18524s] |  -0.832|   -0.832|-1550.458|-1623.696|    63.71%|   0:01:24.0| 2829.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 07:39:53  18533s] |  -0.829|   -0.829|-1550.093|-1623.331|    63.74%|   0:00:10.0| 2830.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 07:41:59  18660s] |  -0.829|   -0.829|-1548.371|-1621.609|    63.74%|   0:02:06.0| 2840.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/15 07:42:15  18676s] |  -0.829|   -0.829|-1548.100|-1621.337|    63.75%|   0:00:16.0| 2838.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/15 07:42:20  18680s] |  -0.828|   -0.828|-1547.542|-1620.780|    63.80%|   0:00:05.0| 2838.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 07:42:48  18708s] |  -0.828|   -0.828|-1547.071|-1620.309|    63.80%|   0:00:28.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 07:42:48  18709s] |  -0.828|   -0.828|-1547.060|-1620.298|    63.80%|   0:00:00.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 07:42:49  18710s] |  -0.825|   -0.825|-1545.645|-1618.883|    63.81%|   0:00:01.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/15 07:42:56  18717s] |  -0.825|   -0.825|-1544.611|-1617.849|    63.80%|   0:00:07.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/15 07:42:57  18717s] |  -0.825|   -0.825|-1544.605|-1617.842|    63.81%|   0:00:01.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/15 07:43:00  18720s] |  -0.822|   -0.822|-1544.288|-1617.526|    63.82%|   0:00:03.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 07:43:08  18729s] |  -0.822|   -0.822|-1542.800|-1616.037|    63.82%|   0:00:08.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 07:43:11  18731s] |  -0.821|   -0.821|-1548.092|-1621.330|    63.88%|   0:00:03.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 07:43:14  18734s] |  -0.821|   -0.821|-1547.978|-1621.215|    63.88%|   0:00:03.0| 2843.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 07:43:16  18737s] |  -0.819|   -0.819|-1548.810|-1622.048|    63.90%|   0:00:02.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
[03/15 07:43:20  18741s] |  -0.819|   -0.819|-1548.137|-1621.375|    63.90%|   0:00:04.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
[03/15 07:43:21  18741s] |  -0.819|   -0.819|-1548.111|-1621.349|    63.90%|   0:00:01.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
[03/15 07:43:22  18743s] |  -0.818|   -0.818|-1546.598|-1619.836|    63.92%|   0:00:01.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:43:24  18745s] |  -0.818|   -0.818|-1546.462|-1619.700|    63.92%|   0:00:02.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:43:25  18746s] |  -0.817|   -0.817|-1546.269|-1619.506|    63.93%|   0:00:01.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
[03/15 07:43:28  18748s] |  -0.817|   -0.817|-1545.669|-1618.906|    63.94%|   0:00:03.0| 2847.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
[03/15 07:43:29  18750s] |  -0.816|   -0.816|-1546.819|-1620.057|    63.96%|   0:00:01.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:43:33  18753s] |  -0.816|   -0.816|-1546.805|-1620.043|    63.96%|   0:00:04.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:43:33  18754s] |  -0.816|   -0.816|-1546.767|-1620.005|    63.96%|   0:00:00.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:43:34  18755s] |  -0.814|   -0.814|-1547.111|-1620.349|    64.00%|   0:00:01.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
[03/15 07:43:39  18760s] |  -0.814|   -0.814|-1544.769|-1618.007|    64.00%|   0:00:05.0| 2848.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
[03/15 07:43:46  18766s] |  -0.813|   -0.813|-1547.322|-1620.559|    64.05%|   0:00:07.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_17_/D  |
[03/15 07:43:50  18771s] |  -0.813|   -0.813|-1546.302|-1619.540|    64.05%|   0:00:04.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_17_/D  |
[03/15 07:43:59  18780s] |  -0.812|   -0.812|-1545.466|-1618.704|    64.08%|   0:00:09.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
[03/15 07:44:02  18783s] |  -0.812|   -0.812|-1545.189|-1618.426|    64.08%|   0:00:03.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
[03/15 07:44:15  18796s] |  -0.811|   -0.811|-1544.636|-1617.874|    64.12%|   0:00:13.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
[03/15 07:44:18  18799s] |  -0.811|   -0.811|-1544.514|-1617.752|    64.12%|   0:00:03.0| 2850.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
[03/15 07:44:31  18812s] |  -0.811|   -0.811|-1543.316|-1616.553|    64.15%|   0:00:13.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
[03/15 07:44:34  18814s] |  -0.809|   -0.809|-1542.934|-1616.172|    64.15%|   0:00:03.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:44:42  18823s] |  -0.809|   -0.809|-1540.908|-1614.145|    64.15%|   0:00:08.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:44:43  18824s] |  -0.809|   -0.809|-1540.825|-1614.063|    64.15%|   0:00:01.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:44:54  18835s] |  -0.808|   -0.808|-1540.127|-1613.365|    64.19%|   0:00:11.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/15 07:44:56  18837s] |  -0.808|   -0.808|-1539.539|-1612.777|    64.19%|   0:00:02.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/15 07:45:05  18846s] |  -0.807|   -0.807|-1538.168|-1611.406|    64.21%|   0:00:09.0| 2855.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:45:09  18850s] |  -0.807|   -0.807|-1537.337|-1610.575|    64.22%|   0:00:04.0| 2856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:45:21  18862s] |  -0.806|   -0.806|-1535.984|-1609.222|    64.25%|   0:00:12.0| 2856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 07:45:24  18865s] |  -0.806|   -0.806|-1535.959|-1609.197|    64.26%|   0:00:03.0| 2856.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 07:45:46  18887s] |  -0.805|   -0.805|-1534.611|-1607.849|    64.29%|   0:00:22.0| 2861.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
[03/15 07:45:57  18898s] |  -0.805|   -0.805|-1534.114|-1607.352|    64.32%|   0:00:11.0| 2861.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:45:58  18899s] |  -0.804|   -0.804|-1533.301|-1606.539|    64.32%|   0:00:01.0| 2861.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:46:00  18901s] |  -0.804|   -0.804|-1533.194|-1606.432|    64.32%|   0:00:02.0| 2861.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:46:09  18910s] |  -0.803|   -0.803|-1531.786|-1605.023|    64.35%|   0:00:09.0| 2865.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:46:13  18914s] |  -0.803|   -0.803|-1531.454|-1604.692|    64.35%|   0:00:04.0| 2865.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:46:24  18925s] |  -0.802|   -0.802|-1532.934|-1606.172|    64.38%|   0:00:11.0| 2865.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:46:29  18930s] |  -0.802|   -0.802|-1532.840|-1606.077|    64.38%|   0:00:05.0| 2866.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:46:30  18931s] |  -0.802|   -0.802|-1532.832|-1606.069|    64.38%|   0:00:01.0| 2866.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 07:47:01  18962s] |  -0.802|   -0.802|-1532.994|-1606.232|    64.41%|   0:00:31.0| 2866.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:47:05  18966s] |  -0.802|   -0.802|-1532.844|-1606.082|    64.41%|   0:00:04.0| 2867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:47:16  18977s] |  -0.801|   -0.801|-1532.688|-1605.926|    64.44%|   0:00:11.0| 2867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D  |
[03/15 07:47:29  18990s] |  -0.800|   -0.800|-1532.017|-1605.255|    64.47%|   0:00:13.0| 2867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
[03/15 07:48:01  19022s] |  -0.800|   -0.800|-1531.320|-1604.557|    64.47%|   0:00:32.0| 2872.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
[03/15 07:48:04  19025s] |  -0.800|   -0.800|-1531.137|-1604.375|    64.47%|   0:00:03.0| 2875.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
[03/15 07:48:05  19027s] |  -0.799|   -0.799|-1530.975|-1604.213|    64.49%|   0:00:01.0| 2875.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:49:04  19085s] |  -0.798|   -0.798|-1530.001|-1603.239|    64.49%|   0:00:59.0| 2876.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:50:07  19148s] |  -0.800|   -0.800|-1528.646|-1601.884|    64.48%|   0:01:03.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:50:11  19153s] |  -0.798|   -0.798|-1528.399|-1601.636|    64.48%|   0:00:04.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/15 07:50:15  19157s] |  -0.797|   -0.797|-1528.000|-1601.238|    64.48%|   0:00:04.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:50:22  19163s] |  -0.797|   -0.797|-1527.533|-1600.770|    64.49%|   0:00:07.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:50:24  19165s] |  -0.797|   -0.797|-1527.089|-1600.327|    64.54%|   0:00:02.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
[03/15 07:50:39  19181s] |  -0.797|   -0.797|-1527.030|-1600.268|    64.56%|   0:00:15.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
[03/15 07:50:41  19182s] |  -0.796|   -0.796|-1526.889|-1600.127|    64.56%|   0:00:02.0| 2881.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D   |
[03/15 07:51:00  19201s] |  -0.796|   -0.796|-1526.205|-1599.443|    64.56%|   0:00:19.0| 2883.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_16_/D  |
[03/15 07:51:04  19205s] |  -0.796|   -0.796|-1526.098|-1599.336|    64.56%|   0:00:04.0| 2883.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:51:08  19209s] |  -0.796|   -0.796|-1526.029|-1599.267|    64.56%|   0:00:04.0| 2883.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:51:09  19210s] |  -0.796|   -0.796|-1525.517|-1598.755|    64.59%|   0:00:01.0| 2883.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:51:15  19217s] |  -0.797|   -0.797|-1525.341|-1598.578|    64.64%|   0:00:06.0| 2884.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:51:21  19223s] |  -0.796|   -0.796|-1524.929|-1598.167|    64.65%|   0:00:06.0| 2892.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:51:23  19224s] |  -0.796|   -0.796|-1524.911|-1598.149|    64.66%|   0:00:02.0| 2892.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
[03/15 07:51:23  19224s] Starting generalSmallTnsOpt
[03/15 07:51:23  19224s] Ending generalSmallTnsOpt End
[03/15 07:51:23  19224s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:51:23  19224s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 07:51:23  19224s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 07:51:23  19224s] *** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[03/15 07:51:23  19224s] #################################################################################
[03/15 07:51:23  19224s] # Design Stage: PreRoute
[03/15 07:51:23  19224s] # Design Name: core
[03/15 07:51:23  19224s] # Design Mode: 65nm
[03/15 07:51:23  19224s] # Analysis Mode: MMMC Non-OCV 
[03/15 07:51:23  19224s] # Parasitics Mode: No SPEF/RCDB
[03/15 07:51:23  19224s] # Signoff Settings: SI Off 
[03/15 07:51:23  19224s] #################################################################################
[03/15 07:51:23  19224s] AAE_INFO: 1 threads acquired from CTE.
[03/15 07:51:23  19224s] Calculate delays in BcWc mode...
[03/15 07:51:23  19224s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/15 07:51:23  19224s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/15 07:51:23  19224s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 07:51:23  19224s] End AAE Lib Interpolated Model. (MEM=0.0351562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 07:51:23  19224s] Total number of fetched objects 56161
[03/15 07:51:23  19224s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 07:51:23  19224s] End delay calculation. (MEM=0 CPU=0:00:08.3 REAL=0:00:09.0)
[03/15 07:51:23  19224s] End delay calculation (fullDC). (MEM=0 CPU=0:00:10.8 REAL=0:00:11.0)
[03/15 07:51:23  19224s] *** CDM Built up (cpu=0:00:13.3  real=0:00:14.0  mem= 0.0M) ***
[03/15 07:51:23  19224s] Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
[03/15 07:51:23  19224s] *** QThread Job [finish] : cpu/real = 0:00:15.7/0:00:15.7 (1.0), mem = 0.0M
[03/15 07:51:39  19239s]  
_______________________________________________________________________
[03/15 07:51:47  19248s] skewClock has sized CTS_ccl_a_buf_00358 (BUFFD16)
[03/15 07:51:47  19248s] skewClock has sized mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_a_buf_00289 (BUFFD16)
[03/15 07:51:47  19248s] skewClock has inserted FE_USKC3752_CTS_53 (CKBD3)
[03/15 07:51:47  19248s] skewClock has inserted FE_USKC3753_CTS_54 (BUFFD12)
[03/15 07:51:47  19248s] skewClock has inserted FE_USKC3754_CTS_47 (BUFFD12)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3755_CTS_1 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted FE_USKC3756_CTS_53 (CKBD3)
[03/15 07:51:47  19248s] skewClock has inserted FE_USKC3757_CTS_50 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3758_CTS_8 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC3759_CTS_1 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted FE_USKC3760_CTS_47 (BUFFD12)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3761_CTS_1 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3762_CTS_16 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted FE_USKC3763_CTS_50 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3764_CTS_9 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC3765_CTS_48 (BUFFD1)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3766_CTS_3 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3767_CTS_5 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3768_CTS_13 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3769_CTS_11 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC3770_CTS_1 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3771_CTS_1 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3772_CTS_9 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3773_CTS_12 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3774_CTS_8 (BUFFD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3775_CTS_15 (BUFFD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3776_CTS_1 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3777_CTS_1 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3778_CTS_4 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3779_CTS_2 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3780_CTS_7 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3781_CTS_6 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3782_CTS_10 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3783_CTS_4 (CKBD16)
[03/15 07:51:47  19248s] skewClock has inserted ofifo_inst/FE_USKC3784_CTS_3 (CKBD16)
[03/15 07:51:47  19248s] skewClock sized 2 and inserted 33 insts
[03/15 07:51:49  19250s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:51:49  19250s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 07:51:49  19250s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:51:50  19251s] |  -0.632|   -0.734|-1170.831|-1277.087|    64.66%|   0:00:27.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/15 07:52:06  19267s] |  -0.630|   -0.734|-1169.451|-1275.707|    64.65%|   0:00:16.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_/D  |
[03/15 07:52:07  19268s] |  -0.624|   -0.734|-1168.911|-1275.167|    64.65%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:52:08  19269s] |  -0.623|   -0.734|-1168.475|-1274.731|    64.65%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:52:12  19273s] |  -0.623|   -0.734|-1168.462|-1274.718|    64.65%|   0:00:04.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:52:12  19273s] |  -0.618|   -0.734|-1167.168|-1273.425|    64.66%|   0:00:00.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_10_/D   |
[03/15 07:52:16  19277s] |  -0.615|   -0.734|-1166.755|-1273.012|    64.66%|   0:00:04.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 07:52:36  19297s] |  -0.615|   -0.734|-1166.570|-1272.827|    64.66%|   0:00:20.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:52:37  19298s] |  -0.615|   -0.734|-1166.419|-1272.675|    64.66%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:52:37  19298s] |  -0.613|   -0.734|-1165.413|-1271.669|    64.67%|   0:00:00.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 07:52:41  19302s] |  -0.610|   -0.734|-1164.831|-1271.087|    64.68%|   0:00:04.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:52:43  19304s] |  -0.609|   -0.734|-1164.115|-1270.371|    64.69%|   0:00:02.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 07:52:49  19310s] |  -0.608|   -0.734|-1163.204|-1269.460|    64.69%|   0:00:06.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
[03/15 07:53:02  19323s] |  -0.608|   -0.734|-1162.906|-1269.163|    64.69%|   0:00:13.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
[03/15 07:53:03  19324s] |  -0.608|   -0.734|-1162.760|-1269.016|    64.70%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
[03/15 07:53:04  19325s] |  -0.608|   -0.734|-1162.753|-1269.009|    64.70%|   0:00:01.0| 2972.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
[03/15 07:53:04  19325s] Starting generalSmallTnsOpt
[03/15 07:53:05  19326s] Ending generalSmallTnsOpt End
[03/15 07:53:05  19326s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:53:12  19333s] skewClock has inserted FE_USKC3790_CTS_53 (CKBD1)
[03/15 07:53:12  19333s] skewClock has inserted FE_USKC3791_CTS_53 (BUFFD1)
[03/15 07:53:12  19333s] skewClock has inserted FE_USKC3792_CTS_53 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3793_CTS_16 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3794_CTS_16 (CKND16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3795_CTS_16 (CKND16)
[03/15 07:53:12  19333s] skewClock has inserted FE_USKC3796_CTS_47 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted FE_USKC3797_CTS_47 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted FE_USKC3798_CTS_50 (BUFFD4)
[03/15 07:53:12  19333s] skewClock has inserted FE_USKC3799_CTS_50 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3800_CTS_51 (CKBD1)
[03/15 07:53:12  19333s] skewClock has inserted mac_array_instance/FE_USKC3801_CTS_9 (CKBD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3802_CTS_51 (CKBD1)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3803_CTS_51 (CKBD1)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3804_CTS_3 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3805_CTS_3 (BUFFD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3806_CTS_5 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3807_CTS_5 (BUFFD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3808_CTS_13 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3809_CTS_13 (CKBD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3810_CTS_11 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3811_CTS_11 (CKBD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3812_CTS_1 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3813_CTS_1 (CKBD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3814_CTS_1 (BUFFD4)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3815_CTS_1 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3816_CTS_1 (CKBD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC3817_CTS_1 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC3818_CTS_1 (CKBD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3819_CTS_8 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3820_CTS_8 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3821_CTS_8 (INVD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3822_CTS_8 (INVD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3823_CTS_9 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3824_CTS_9 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3825_CTS_9 (CKBD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3826_CTS_12 (CKBD3)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3827_CTS_12 (CKBD16)
[03/15 07:53:12  19333s] skewClock has inserted ofifo_inst/FE_USKC3828_CTS_15 (CKBD3)
[03/15 07:53:12  19333s] skewClock sized 0 and inserted 39 insts
[03/15 07:53:13  19334s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:53:13  19334s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 07:53:13  19334s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:53:15  19336s] |  -0.394|   -1.075| -912.258|-1054.852|    64.71%|   0:00:11.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:53:27  19348s] |  -0.394|   -1.075| -912.159|-1054.753|    64.71%|   0:00:12.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:53:29  19349s] |  -0.394|   -1.075| -911.993|-1054.587|    64.71%|   0:00:02.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:53:29  19350s] |  -0.391|   -1.075| -911.710|-1054.304|    64.71%|   0:00:00.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:53:40  19361s] |  -0.390|   -1.075| -908.481|-1051.075|    64.71%|   0:00:11.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 07:54:02  19383s] |  -0.390|   -1.075| -908.349|-1050.943|    64.71%|   0:00:22.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:54:03  19384s] |  -0.390|   -1.075| -908.078|-1050.672|    64.71%|   0:00:01.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:54:04  19385s] |  -0.389|   -1.075| -907.567|-1050.161|    64.73%|   0:00:01.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_16_/D  |
[03/15 07:54:07  19388s] |  -0.388|   -1.075| -904.344|-1046.938|    64.75%|   0:00:03.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:54:26  19407s] |  -0.388|   -1.075| -904.148|-1046.742|    64.75%|   0:00:19.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 07:54:43  19424s] |  -0.388|   -1.075| -903.742|-1046.335|    64.75%|   0:00:17.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 07:54:45  19426s] |  -0.388|   -1.075| -903.564|-1046.158|    64.77%|   0:00:02.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 07:54:45  19426s] |  -0.387|   -1.075| -903.523|-1046.117|    64.77%|   0:00:00.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:55:34  19475s] Starting generalSmallTnsOpt
[03/15 07:55:34  19476s] |  -0.388|   -1.075| -903.656|-1046.249|    64.92%|   0:00:49.0| 2996.5M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 07:55:34  19476s] |        |         |         |         |          |            |        |          |         | eg_122_/Q                                          |
[03/15 07:55:35  19476s] Ending generalSmallTnsOpt End
[03/15 07:55:36  19478s] |  -0.388|   -1.075| -903.628|-1046.222|    64.93%|   0:00:02.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:55:37  19478s] |  -0.388|   -1.075| -903.624|-1046.218|    64.94%|   0:00:01.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:55:37  19478s] |  -0.388|   -1.075| -903.624|-1046.218|    64.94%|   0:00:00.0| 2996.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_14_/D  |
[03/15 07:55:37  19478s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:55:37  19478s] 
[03/15 07:55:37  19478s] *** Finish Core Optimize Step (cpu=0:22:57 real=0:22:55 mem=2996.5M) ***
[03/15 07:55:37  19478s] Active Path Group: default 
[03/15 07:55:37  19479s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:55:37  19479s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 07:55:37  19479s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:55:37  19479s] |  -1.075|   -1.075|-142.594|-1046.218|    64.94%|   0:00:00.0| 2996.5M|   WC_VIEW|  default| out[87]                                            |
[03/15 07:55:38  19479s] |  -1.047|   -1.047|-141.995|-1045.619|    64.94%|   0:00:01.0| 3015.6M|   WC_VIEW|  default| out[82]                                            |
[03/15 07:55:38  19479s] |  -1.044|   -1.044|-141.887|-1045.511|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[81]                                            |
[03/15 07:55:38  19479s] |  -1.043|   -1.043|-141.864|-1045.488|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[80]                                            |
[03/15 07:55:38  19479s] |  -1.030|   -1.030|-141.841|-1045.466|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[83]                                            |
[03/15 07:55:38  19479s] |  -1.031|   -1.031|-141.723|-1045.348|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[85]                                            |
[03/15 07:55:38  19479s] |  -1.023|   -1.023|-141.701|-1045.325|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
[03/15 07:55:38  19480s] |  -1.023|   -1.023|-141.682|-1045.307|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
[03/15 07:55:39  19480s] |  -1.023|   -1.023|-141.575|-1045.199|    64.94%|   0:00:01.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
[03/15 07:55:39  19480s] |  -1.023|   -1.023|-141.561|-1045.185|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
[03/15 07:55:39  19480s] |  -1.023|   -1.023|-141.541|-1045.165|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
[03/15 07:55:39  19480s] |  -1.023|   -1.023|-141.519|-1045.143|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[95]                                            |
[03/15 07:55:39  19480s] |  -1.011|   -1.011|-141.504|-1045.128|    64.94%|   0:00:00.0| 3015.6M|   WC_VIEW|  default| out[82]                                            |
[03/15 07:55:39  19480s] |  -1.004|   -1.004|-141.214|-1044.838|    64.94%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[91]                                            |
[03/15 07:55:39  19480s] |  -0.998|   -0.998|-141.182|-1044.807|    64.94%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
[03/15 07:55:39  19480s] |  -0.996|   -0.996|-141.137|-1044.762|    64.94%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
[03/15 07:55:39  19480s] |  -0.988|   -0.988|-141.106|-1044.730|    64.94%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:55:40  19481s] |  -0.980|   -0.980|-140.962|-1044.586|    64.95%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[97]                                            |
[03/15 07:55:40  19481s] |  -0.978|   -0.978|-140.833|-1044.457|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[93]                                            |
[03/15 07:55:40  19481s] |  -0.965|   -0.965|-140.642|-1044.266|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[90]                                            |
[03/15 07:55:40  19481s] |  -0.960|   -0.960|-140.621|-1044.245|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[86]                                            |
[03/15 07:55:40  19481s] |  -0.960|   -0.960|-140.524|-1044.148|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[86]                                            |
[03/15 07:55:40  19481s] |  -0.960|   -0.960|-140.501|-1044.125|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[86]                                            |
[03/15 07:55:41  19482s] |  -0.953|   -0.953|-140.310|-1043.923|    64.95%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[93]                                            |
[03/15 07:55:41  19482s] |  -0.949|   -0.949|-140.212|-1043.825|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[88]                                            |
[03/15 07:55:41  19482s] |  -0.943|   -0.943|-140.124|-1043.737|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[93]                                            |
[03/15 07:55:41  19482s] |  -0.934|   -0.934|-139.988|-1043.601|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[95]                                            |
[03/15 07:55:41  19482s] |  -0.933|   -0.933|-139.875|-1043.488|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[82]                                            |
[03/15 07:55:41  19483s] |  -0.925|   -0.925|-139.780|-1043.393|    64.95%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[90]                                            |
[03/15 07:55:42  19483s] |  -0.923|   -0.923|-139.585|-1043.198|    64.96%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:55:42  19483s] |  -0.923|   -0.923|-139.530|-1043.144|    64.96%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
[03/15 07:55:42  19483s] |  -0.916|   -0.916|-139.478|-1043.092|    64.96%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[99]                                            |
[03/15 07:55:42  19483s] |  -0.913|   -0.913|-139.309|-1042.924|    64.96%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[94]                                            |
[03/15 07:55:43  19484s] |  -0.913|   -0.913|-138.901|-1042.516|    64.96%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
[03/15 07:55:43  19484s] |  -0.914|   -0.914|-138.888|-1042.503|    64.96%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
[03/15 07:55:43  19484s] |  -0.904|   -0.904|-138.591|-1042.206|    64.97%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[26]                                            |
[03/15 07:55:43  19484s] |  -0.899|   -0.899|-138.037|-1041.652|    64.97%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[64]                                            |
[03/15 07:55:44  19485s] |  -0.895|   -0.895|-137.596|-1041.211|    64.97%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[64]                                            |
[03/15 07:55:44  19485s] |  -0.891|   -0.891|-137.472|-1041.087|    64.97%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[33]                                            |
[03/15 07:55:44  19485s] |  -0.886|   -0.886|-136.982|-1040.597|    64.98%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[83]                                            |
[03/15 07:55:44  19485s] |  -0.880|   -0.880|-136.730|-1040.344|    64.98%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[97]                                            |
[03/15 07:55:45  19486s] |  -0.876|   -0.876|-136.017|-1039.632|    64.98%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[82]                                            |
[03/15 07:55:45  19486s] |  -0.873|   -0.873|-135.438|-1039.053|    64.99%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[95]                                            |
[03/15 07:55:45  19486s] |  -0.867|   -0.867|-135.302|-1038.917|    64.99%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[84]                                            |
[03/15 07:55:46  19487s] |  -0.860|   -0.860|-134.650|-1038.265|    64.99%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[5]                                             |
[03/15 07:55:46  19488s] |  -0.859|   -0.859|-133.993|-1037.609|    65.00%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[96]                                            |
[03/15 07:55:47  19488s] |  -0.853|   -0.853|-133.812|-1037.428|    65.00%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
[03/15 07:55:47  19488s] |  -0.853|   -0.853|-133.363|-1036.982|    65.01%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[92]                                            |
[03/15 07:55:47  19488s] |  -0.851|   -0.851|-133.324|-1036.943|    65.01%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:55:48  19489s] |  -0.851|   -0.851|-133.104|-1036.722|    65.01%|   0:00:01.0| 3034.7M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:55:48  19489s] |  -0.845|   -0.845|-133.096|-1036.715|    65.01%|   0:00:00.0| 3034.7M|   WC_VIEW|  default| out[83]                                            |
[03/15 07:55:52  19493s] |  -0.845|   -0.845|-132.506|-1036.108|    65.02%|   0:00:04.0| 3053.8M|   WC_VIEW|  default| out[83]                                            |
[03/15 07:55:52  19493s] |  -0.845|   -0.845|-132.372|-1035.974|    65.02%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[83]                                            |
[03/15 07:55:52  19493s] |  -0.845|   -0.845|-132.318|-1035.920|    65.02%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[97]                                            |
[03/15 07:55:52  19493s] |  -0.842|   -0.842|-132.244|-1035.846|    65.03%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[84]                                            |
[03/15 07:55:53  19494s] |  -0.836|   -0.836|-131.842|-1035.444|    65.03%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[68]                                            |
[03/15 07:55:54  19495s] |  -0.835|   -0.835|-131.262|-1034.856|    65.04%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[84]                                            |
[03/15 07:55:56  19497s] |  -0.835|   -0.835|-130.926|-1034.519|    65.04%|   0:00:02.0| 3053.8M|   WC_VIEW|  default| out[84]                                            |
[03/15 07:55:56  19497s] |  -0.833|   -0.833|-130.870|-1034.463|    65.04%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[99]                                            |
[03/15 07:55:56  19497s] |  -0.833|   -0.833|-130.722|-1034.315|    65.04%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[99]                                            |
[03/15 07:55:56  19497s] |  -0.831|   -0.831|-130.660|-1034.253|    65.04%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[99]                                            |
[03/15 07:55:57  19498s] |  -0.831|   -0.831|-130.230|-1033.823|    65.05%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[92]                                            |
[03/15 07:55:57  19498s] |  -0.830|   -0.830|-130.185|-1033.778|    65.05%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[82]                                            |
[03/15 07:55:57  19498s] |  -0.829|   -0.829|-130.133|-1033.726|    65.05%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[86]                                            |
[03/15 07:55:58  19499s] |  -0.827|   -0.827|-129.808|-1033.401|    65.05%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[97]                                            |
[03/15 07:55:58  19499s] |  -0.825|   -0.825|-129.497|-1033.089|    65.05%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:55:58  19499s] |  -0.825|   -0.825|-129.045|-1032.637|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:55:58  19500s] |  -0.824|   -0.824|-129.033|-1032.625|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[96]                                            |
[03/15 07:55:59  19500s] |  -0.823|   -0.823|-128.954|-1032.546|    65.06%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[91]                                            |
[03/15 07:55:59  19500s] |  -0.823|   -0.823|-128.911|-1032.503|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[91]                                            |
[03/15 07:55:59  19500s] |  -0.822|   -0.822|-128.894|-1032.486|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[82]                                            |
[03/15 07:55:59  19501s] |  -0.822|   -0.822|-128.765|-1032.358|    65.06%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[82]                                            |
[03/15 07:56:00  19501s] |  -0.820|   -0.820|-128.740|-1032.332|    65.06%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[82]                                            |
[03/15 07:56:01  19502s] |  -0.818|   -0.818|-128.583|-1032.175|    65.06%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[39]                                            |
[03/15 07:56:02  19503s] |  -0.818|   -0.818|-127.815|-1031.408|    65.07%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[80]                                            |
[03/15 07:56:02  19503s] |  -0.817|   -0.817|-127.788|-1031.380|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[81]                                            |
[03/15 07:56:02  19503s] |  -0.817|   -0.817|-127.548|-1031.140|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[98]                                            |
[03/15 07:56:02  19503s] |  -0.816|   -0.816|-127.492|-1031.084|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:04  19505s] |  -0.816|   -0.816|-127.423|-1031.015|    65.07%|   0:00:02.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:04  19506s] |  -0.816|   -0.816|-127.410|-1031.001|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:04  19506s] |  -0.816|   -0.816|-127.392|-1030.984|    65.07%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:05  19506s] |  -0.813|   -0.813|-127.353|-1030.945|    65.07%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:06  19507s] |  -0.813|   -0.813|-127.158|-1030.749|    65.08%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:06  19507s] |  -0.813|   -0.813|-126.993|-1030.585|    65.08%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:06  19508s] |  -0.809|   -0.809|-126.941|-1030.532|    65.08%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:08  19509s] |  -0.809|   -0.809|-126.515|-1030.107|    65.08%|   0:00:02.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:08  19509s] |  -0.809|   -0.809|-126.477|-1030.069|    65.08%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:08  19509s] |  -0.808|   -0.808|-126.468|-1030.060|    65.08%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:08  19510s] |  -0.808|   -0.808|-126.328|-1029.920|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:09  19510s] |  -0.808|   -0.808|-126.323|-1029.914|    65.09%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:09  19510s] |  -0.808|   -0.808|-126.317|-1029.908|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:09  19510s] |  -0.804|   -0.804|-126.290|-1029.881|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:12  19514s] |  -0.804|   -0.804|-126.023|-1029.615|    65.09%|   0:00:03.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:13  19514s] |  -0.804|   -0.804|-125.800|-1029.392|    65.09%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:13  19514s] |  -0.804|   -0.804|-125.796|-1029.388|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:13  19514s] |  -0.804|   -0.804|-125.776|-1029.368|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:13  19514s] |  -0.804|   -0.804|-125.772|-1029.364|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:13  19514s] |  -0.804|   -0.804|-125.769|-1029.360|    65.09%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:14  19515s] |  -0.804|   -0.804|-125.764|-1029.356|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:15  19516s] |  -0.803|   -0.803|-125.745|-1029.336|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:16  19517s] |  -0.803|   -0.803|-125.695|-1029.286|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:16  19517s] |  -0.803|   -0.803|-125.678|-1029.270|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:16  19517s] |  -0.800|   -0.800|-125.670|-1029.262|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:16  19518s] |  -0.800|   -0.800|-125.496|-1029.088|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:17  19518s] |  -0.800|   -0.800|-125.487|-1029.079|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:17  19518s] |  -0.800|   -0.800|-125.483|-1029.075|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:17  19518s] |  -0.800|   -0.800|-125.475|-1029.067|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:17  19518s] |  -0.800|   -0.800|-125.464|-1029.056|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:17  19518s] |  -0.800|   -0.800|-125.463|-1029.055|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:18  19519s] |  -0.800|   -0.800|-125.441|-1029.033|    65.10%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:18  19519s] |  -0.800|   -0.800|-125.439|-1029.031|    65.10%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:19  19520s] |  -0.800|   -0.800|-125.435|-1029.027|    65.11%|   0:00:01.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:19  19520s] Starting generalSmallTnsOpt
[03/15 07:56:19  19520s] |  -0.800|   -0.800|-125.434|-1029.025|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/ |
[03/15 07:56:19  19520s] |        |         |        |         |          |            |        |          |         | Q                                                  |
[03/15 07:56:19  19520s] |  -0.800|   -0.800|-125.430|-1029.022|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/ |
[03/15 07:56:19  19520s] |        |         |        |         |          |            |        |          |         | Q                                                  |
[03/15 07:56:19  19520s] |  -0.800|   -0.800|-125.428|-1029.020|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/ |
[03/15 07:56:19  19520s] |        |         |        |         |          |            |        |          |         | Q                                                  |
[03/15 07:56:19  19520s] Ending generalSmallTnsOpt End
[03/15 07:56:19  19520s] |  -0.800|   -0.800|-125.421|-1029.012|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:19  19521s] |  -0.800|   -0.800|-125.418|-1029.010|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:19  19521s] |  -0.800|   -0.800|-125.418|-1029.010|    65.11%|   0:00:00.0| 3053.8M|   WC_VIEW|  default| out[89]                                            |
[03/15 07:56:19  19521s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:56:19  19521s] 
[03/15 07:56:19  19521s] *** Finish Core Optimize Step (cpu=0:00:42.3 real=0:00:42.0 mem=3053.8M) ***
[03/15 07:56:20  19521s] 
[03/15 07:56:20  19521s] *** Finished Optimize Step Cumulative (cpu=0:23:39 real=0:23:38 mem=3053.8M) ***
[03/15 07:56:20  19521s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.800| -125.418|
|reg2reg   |-0.388| -903.592|
|HEPG      |-0.388| -903.592|
|All Paths |-0.800|-1029.010|
+----------+------+---------+

[03/15 07:56:20  19521s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.388ns TNS -903.591ns; HEPG WNS -0.388ns TNS -903.591ns; all paths WNS -0.800ns TNS -1029.010ns; Real time 0:30:29
[03/15 07:56:20  19521s] ** GigaOpt Optimizer WNS Slack -0.800 TNS Slack -1029.010 Density 65.11
[03/15 07:56:20  19521s] Placement Snapshot: Density distribution:
[03/15 07:56:20  19521s] [1.00 -  +++]: 264 (21.55%)
[03/15 07:56:20  19521s] [0.95 - 1.00]: 13 (1.06%)
[03/15 07:56:20  19521s] [0.90 - 0.95]: 6 (0.49%)
[03/15 07:56:20  19521s] [0.85 - 0.90]: 5 (0.41%)
[03/15 07:56:20  19521s] [0.80 - 0.85]: 7 (0.57%)
[03/15 07:56:20  19521s] [0.75 - 0.80]: 2 (0.16%)
[03/15 07:56:20  19521s] [0.70 - 0.75]: 4 (0.33%)
[03/15 07:56:20  19521s] [0.65 - 0.70]: 5 (0.41%)
[03/15 07:56:20  19521s] [0.60 - 0.65]: 6 (0.49%)
[03/15 07:56:20  19521s] [0.55 - 0.60]: 10 (0.82%)
[03/15 07:56:20  19521s] [0.50 - 0.55]: 7 (0.57%)
[03/15 07:56:20  19521s] [0.45 - 0.50]: 9 (0.73%)
[03/15 07:56:20  19521s] [0.40 - 0.45]: 11 (0.90%)
[03/15 07:56:20  19521s] [0.35 - 0.40]: 40 (3.27%)
[03/15 07:56:20  19521s] [0.30 - 0.35]: 54 (4.41%)
[03/15 07:56:20  19521s] [0.25 - 0.30]: 112 (9.14%)
[03/15 07:56:20  19521s] [0.20 - 0.25]: 103 (8.41%)
[03/15 07:56:20  19521s] [0.15 - 0.20]: 177 (14.45%)
[03/15 07:56:20  19521s] [0.10 - 0.15]: 220 (17.96%)
[03/15 07:56:20  19521s] [0.05 - 0.10]: 131 (10.69%)
[03/15 07:56:20  19521s] [0.00 - 0.05]: 39 (3.18%)
[03/15 07:56:20  19521s] Begin: Area Reclaim Optimization
[03/15 07:56:20  19521s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:25:21.4/9:18:25.9 (0.6), mem = 3053.8M
[03/15 07:56:20  19522s] (I,S,L,T): WC_VIEW: 154.602, 70.7178, 2.6189, 227.938
[03/15 07:56:21  19522s] Usable buffer cells for single buffer setup transform:
[03/15 07:56:21  19522s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 07:56:21  19522s] Number of usable buffer cells above: 18
[03/15 07:56:21  19522s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3053.8M
[03/15 07:56:21  19522s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:3053.8M
[03/15 07:56:22  19523s] Reclaim Optimization WNS Slack -0.800  TNS Slack -1029.010 Density 65.11
[03/15 07:56:22  19523s] +----------+---------+--------+---------+------------+--------+
[03/15 07:56:22  19523s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 07:56:22  19523s] +----------+---------+--------+---------+------------+--------+
[03/15 07:56:22  19523s] |    65.11%|        -|  -0.800|-1029.010|   0:00:00.0| 3053.8M|
[03/15 07:56:22  19523s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 07:56:28  19529s] |    64.98%|      173|  -0.800|-1025.063|   0:00:06.0| 3053.8M|
[03/15 07:56:55  19556s] |    64.42%|     2586|  -0.802|-1038.582|   0:00:27.0| 3053.8M|
[03/15 07:56:56  19557s] |    64.42%|       20|  -0.802|-1038.593|   0:00:01.0| 3053.8M|
[03/15 07:56:57  19558s] |    64.42%|        1|  -0.802|-1038.593|   0:00:01.0| 3053.8M|
[03/15 07:56:57  19558s] |    64.42%|        0|  -0.802|-1038.593|   0:00:00.0| 3053.8M|
[03/15 07:56:57  19558s] +----------+---------+--------+---------+------------+--------+
[03/15 07:56:57  19558s] Reclaim Optimization End WNS Slack -0.802  TNS Slack -1038.593 Density 64.42
[03/15 07:56:57  19558s] 
[03/15 07:56:57  19558s] ** Summary: Restruct = 0 Buffer Deletion = 136 Declone = 45 Resize = 1974 **
[03/15 07:56:57  19558s] --------------------------------------------------------------
[03/15 07:56:57  19558s] |                                   | Total     | Sequential |
[03/15 07:56:57  19558s] --------------------------------------------------------------
[03/15 07:56:57  19558s] | Num insts resized                 |    1953  |       0    |
[03/15 07:56:57  19558s] | Num insts undone                  |     633  |       0    |
[03/15 07:56:57  19558s] | Num insts Downsized               |    1953  |       0    |
[03/15 07:56:57  19558s] | Num insts Samesized               |       0  |       0    |
[03/15 07:56:57  19558s] | Num insts Upsized                 |       0  |       0    |
[03/15 07:56:57  19558s] | Num multiple commits+uncommits    |      21  |       -    |
[03/15 07:56:57  19558s] --------------------------------------------------------------
[03/15 07:56:57  19558s] **** Begin NDR-Layer Usage Statistics ****
[03/15 07:56:57  19558s] Layer 3 has 183 constrained nets 
[03/15 07:56:57  19558s] Layer 7 has 1148 constrained nets 
[03/15 07:56:57  19558s] **** End NDR-Layer Usage Statistics ****
[03/15 07:56:57  19558s] End: Core Area Reclaim Optimization (cpu = 0:00:37.6) (real = 0:00:37.0) **
[03/15 07:56:58  19559s] (I,S,L,T): WC_VIEW: 153.184, 69.7196, 2.56812, 225.472
[03/15 07:56:58  19559s] *** AreaOpt [finish] : cpu/real = 0:00:37.9/0:00:37.9 (1.0), totSession cpu/real = 5:25:59.3/9:19:03.8 (0.6), mem = 3053.8M
[03/15 07:56:58  19559s] 
[03/15 07:56:58  19559s] =============================================================================================
[03/15 07:56:58  19559s]  Step TAT Report for AreaOpt #9
[03/15 07:56:58  19559s] =============================================================================================
[03/15 07:56:58  19559s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 07:56:58  19559s] ---------------------------------------------------------------------------------------------
[03/15 07:56:58  19559s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 07:56:58  19559s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 07:56:58  19559s] [ OptSingleIteration     ]      5   0:00:00.9  (   2.3 % )     0:00:34.3 /  0:00:34.3    1.0
[03/15 07:56:58  19559s] [ OptGetWeight           ]    298   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.5
[03/15 07:56:58  19559s] [ OptEval                ]    298   0:00:17.5  (  46.2 % )     0:00:17.5 /  0:00:17.6    1.0
[03/15 07:56:58  19559s] [ OptCommit              ]    298   0:00:00.7  (   1.9 % )     0:00:00.7 /  0:00:00.8    1.1
[03/15 07:56:58  19559s] [ IncrTimingUpdate       ]    140   0:00:08.4  (  22.3 % )     0:00:08.4 /  0:00:08.4    1.0
[03/15 07:56:58  19559s] [ PostCommitDelayUpdate  ]    343   0:00:01.6  (   4.2 % )     0:00:06.6 /  0:00:06.6    1.0
[03/15 07:56:58  19559s] [ IncrDelayCalc          ]    499   0:00:05.0  (  13.3 % )     0:00:05.0 /  0:00:05.2    1.0
[03/15 07:56:58  19559s] [ MISC                   ]          0:00:03.2  (   8.6 % )     0:00:03.2 /  0:00:03.3    1.0
[03/15 07:56:58  19559s] ---------------------------------------------------------------------------------------------
[03/15 07:56:58  19559s]  AreaOpt #9 TOTAL                   0:00:37.9  ( 100.0 % )     0:00:37.9 /  0:00:37.9    1.0
[03/15 07:56:58  19559s] ---------------------------------------------------------------------------------------------
[03/15 07:56:58  19559s] 
[03/15 07:56:58  19559s] End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:38, mem=2994.75M, totSessionCpu=5:25:59).
[03/15 07:56:58  19559s] Placement Snapshot: Density distribution:
[03/15 07:56:58  19559s] [1.00 -  +++]: 264 (21.55%)
[03/15 07:56:58  19559s] [0.95 - 1.00]: 13 (1.06%)
[03/15 07:56:58  19559s] [0.90 - 0.95]: 6 (0.49%)
[03/15 07:56:58  19559s] [0.85 - 0.90]: 5 (0.41%)
[03/15 07:56:58  19559s] [0.80 - 0.85]: 7 (0.57%)
[03/15 07:56:58  19559s] [0.75 - 0.80]: 2 (0.16%)
[03/15 07:56:58  19559s] [0.70 - 0.75]: 5 (0.41%)
[03/15 07:56:58  19559s] [0.65 - 0.70]: 4 (0.33%)
[03/15 07:56:58  19559s] [0.60 - 0.65]: 6 (0.49%)
[03/15 07:56:58  19559s] [0.55 - 0.60]: 13 (1.06%)
[03/15 07:56:58  19559s] [0.50 - 0.55]: 4 (0.33%)
[03/15 07:56:58  19559s] [0.45 - 0.50]: 11 (0.90%)
[03/15 07:56:58  19559s] [0.40 - 0.45]: 12 (0.98%)
[03/15 07:56:58  19559s] [0.35 - 0.40]: 40 (3.27%)
[03/15 07:56:58  19559s] [0.30 - 0.35]: 64 (5.22%)
[03/15 07:56:58  19559s] [0.25 - 0.30]: 110 (8.98%)
[03/15 07:56:58  19559s] [0.20 - 0.25]: 122 (9.96%)
[03/15 07:56:58  19559s] [0.15 - 0.20]: 192 (15.67%)
[03/15 07:56:58  19559s] [0.10 - 0.15]: 226 (18.45%)
[03/15 07:56:58  19559s] [0.05 - 0.10]: 95 (7.76%)
[03/15 07:56:58  19559s] [0.00 - 0.05]: 24 (1.96%)
[03/15 07:56:58  19559s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.9
[03/15 07:56:58  19559s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2994.8M
[03/15 07:56:58  19559s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.149, MEM:2994.8M
[03/15 07:56:58  19559s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2994.8M
[03/15 07:56:58  19559s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2994.8M
[03/15 07:56:58  19559s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2994.8M
[03/15 07:56:58  19559s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.126, MEM:2994.8M
[03/15 07:56:58  19559s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.213, MEM:2994.8M
[03/15 07:56:58  19559s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.214, MEM:2994.8M
[03/15 07:56:58  19559s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.20
[03/15 07:56:58  19559s] OPERPROF: Starting RefinePlace at level 1, MEM:2994.8M
[03/15 07:56:58  19559s] *** Starting refinePlace (5:26:00 mem=2994.8M) ***
[03/15 07:56:58  19559s] Total net bbox length = 1.008e+06 (5.401e+05 4.675e+05) (ext = 4.227e+04)
[03/15 07:56:58  19560s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:56:58  19560s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 07:56:58  19560s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2994.8M
[03/15 07:56:58  19560s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2994.8M
[03/15 07:56:58  19560s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.032, MEM:2994.8M
[03/15 07:56:58  19560s] default core: bins with density > 0.750 = 63.18 % ( 774 / 1225 )
[03/15 07:56:58  19560s] Density distribution unevenness ratio = 24.495%
[03/15 07:56:58  19560s] RPlace IncrNP: Rollback Lev = -3
[03/15 07:56:58  19560s] RPlace: Density =1.153333, incremental np is triggered.
[03/15 07:56:58  19560s] OPERPROF:     Starting spMPad at level 3, MEM:2994.8M
[03/15 07:56:58  19560s] OPERPROF:       Starting spContextMPad at level 4, MEM:2994.8M
[03/15 07:56:58  19560s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2994.8M
[03/15 07:56:58  19560s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.011, MEM:2994.8M
[03/15 07:56:59  19560s] nrCritNet: 2.00% ( 1125 / 56316 ) cutoffSlk: -417.4ps stdDelay: 14.5ps
[03/15 07:56:59  19560s] OPERPROF:     Starting npMain at level 3, MEM:2994.8M
[03/15 07:56:59  19560s] incrNP th 1.000, 0.100
[03/15 07:56:59  19561s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 07:56:59  19561s] SP #FI/SF FL/PI 108/20665 28918/2886
[03/15 07:56:59  19561s] OPERPROF:       Starting npPlace at level 4, MEM:3009.4M
[03/15 07:57:00  19561s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 07:57:00  19561s] No instances found in the vector
[03/15 07:57:00  19561s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3029.4M, DRC: 0)
[03/15 07:57:00  19561s] 0 (out of 0) MH cells were successfully legalized.
[03/15 07:57:05  19566s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 07:57:05  19566s] No instances found in the vector
[03/15 07:57:05  19566s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3044.5M, DRC: 0)
[03/15 07:57:05  19566s] 0 (out of 0) MH cells were successfully legalized.
[03/15 07:57:11  19572s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 07:57:11  19572s] No instances found in the vector
[03/15 07:57:11  19572s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3046.8M, DRC: 0)
[03/15 07:57:11  19572s] 0 (out of 0) MH cells were successfully legalized.
[03/15 07:57:16  19577s] OPERPROF:       Finished npPlace at level 4, CPU:16.330, REAL:16.278, MEM:3050.2M
[03/15 07:57:16  19577s] OPERPROF:     Finished npMain at level 3, CPU:17.210, REAL:17.161, MEM:3050.2M
[03/15 07:57:16  19577s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3050.2M
[03/15 07:57:16  19577s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:3050.2M
[03/15 07:57:16  19577s] default core: bins with density > 0.750 = 63.67 % ( 780 / 1225 )
[03/15 07:57:16  19577s] Density distribution unevenness ratio = 24.302%
[03/15 07:57:16  19577s] RPlace postIncrNP: Density = 1.153333 -> 1.017778.
[03/15 07:57:16  19577s] RPlace postIncrNP Info: Density distribution changes:
[03/15 07:57:16  19577s] [1.10+      ] :	 1 (0.08%) -> 0 (0.00%)
[03/15 07:57:16  19577s] [1.05 - 1.10] :	 3 (0.24%) -> 0 (0.00%)
[03/15 07:57:16  19577s] [1.00 - 1.05] :	 18 (1.47%) -> 2 (0.16%)
[03/15 07:57:16  19577s] [0.95 - 1.00] :	 102 (8.33%) -> 92 (7.51%)
[03/15 07:57:16  19577s] [0.90 - 0.95] :	 216 (17.63%) -> 244 (19.92%)
[03/15 07:57:16  19577s] [0.85 - 0.90] :	 206 (16.82%) -> 212 (17.31%)
[03/15 07:57:16  19577s] [0.80 - 0.85] :	 108 (8.82%) -> 109 (8.90%)
[03/15 07:57:16  19577s] [CPU] RefinePlace/IncrNP (cpu=0:00:17.7, real=0:00:18.0, mem=3050.2MB) @(5:26:00 - 5:26:18).
[03/15 07:57:16  19577s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:17.660, REAL:17.611, MEM:3050.2M
[03/15 07:57:16  19577s] Move report: incrNP moves 30802 insts, mean move: 2.65 um, max move: 34.40 um
[03/15 07:57:16  19577s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_21236_0): (516.20, 323.20) --> (538.00, 310.60)
[03/15 07:57:16  19577s] Move report: Timing Driven Placement moves 30802 insts, mean move: 2.65 um, max move: 34.40 um
[03/15 07:57:16  19577s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_21236_0): (516.20, 323.20) --> (538.00, 310.60)
[03/15 07:57:16  19577s] 	Runtime: CPU: 0:00:17.7 REAL: 0:00:18.0 MEM: 3050.2MB
[03/15 07:57:16  19577s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3050.2M
[03/15 07:57:16  19577s] Starting refinePlace ...
[03/15 07:57:16  19577s] ** Cut row section cpu time 0:00:00.0.
[03/15 07:57:16  19577s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 07:57:17  19579s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=3050.2MB) @(5:26:18 - 5:26:19).
[03/15 07:57:17  19579s] Move report: preRPlace moves 17656 insts, mean move: 0.61 um, max move: 10.00 um
[03/15 07:57:17  19579s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC2207_n1964): (402.80, 361.00) --> (407.40, 355.60)
[03/15 07:57:17  19579s] 	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
[03/15 07:57:17  19579s] Move report: Detail placement moves 17656 insts, mean move: 0.61 um, max move: 10.00 um
[03/15 07:57:17  19579s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC2207_n1964): (402.80, 361.00) --> (407.40, 355.60)
[03/15 07:57:17  19579s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3050.2MB
[03/15 07:57:17  19579s] Statistics of distance of Instance movement in refine placement:
[03/15 07:57:17  19579s]   maximum (X+Y) =        34.00 um
[03/15 07:57:17  19579s]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_21236_0) with max move: (516.2, 323.2) -> (537.6, 310.6)
[03/15 07:57:17  19579s]   mean    (X+Y) =         2.59 um
[03/15 07:57:17  19579s] Total instances flipped for legalization: 538
[03/15 07:57:17  19579s] Summary Report:
[03/15 07:57:17  19579s] Instances move: 32904 (out of 52469 movable)
[03/15 07:57:17  19579s] Instances flipped: 538
[03/15 07:57:17  19579s] Mean displacement: 2.59 um
[03/15 07:57:17  19579s] Max displacement: 34.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_21236_0) (516.2, 323.2) -> (537.6, 310.6)
[03/15 07:57:17  19579s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 07:57:17  19579s] Total instances moved : 32904
[03/15 07:57:17  19579s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.430, REAL:1.423, MEM:3050.2M
[03/15 07:57:17  19579s] Total net bbox length = 1.013e+06 (5.469e+05 4.660e+05) (ext = 4.225e+04)
[03/15 07:57:17  19579s] Runtime: CPU: 0:00:19.2 REAL: 0:00:19.0 MEM: 3050.2MB
[03/15 07:57:17  19579s] [CPU] RefinePlace/total (cpu=0:00:19.2, real=0:00:19.0, mem=3050.2MB) @(5:26:00 - 5:26:19).
[03/15 07:57:17  19579s] *** Finished refinePlace (5:26:19 mem=3050.2M) ***
[03/15 07:57:17  19579s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.20
[03/15 07:57:17  19579s] OPERPROF: Finished RefinePlace at level 1, CPU:19.270, REAL:19.212, MEM:3050.2M
[03/15 07:57:18  19579s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3050.2M
[03/15 07:57:18  19579s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.133, MEM:3050.2M
[03/15 07:57:18  19579s] Finished re-routing un-routed nets (0:00:00.0 3050.2M)
[03/15 07:57:18  19579s] 
[03/15 07:57:18  19580s] OPERPROF: Starting DPlace-Init at level 1, MEM:3050.2M
[03/15 07:57:18  19580s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3050.2M
[03/15 07:57:18  19580s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:3050.2M
[03/15 07:57:18  19580s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.193, MEM:3050.2M
[03/15 07:57:19  19580s] 
[03/15 07:57:19  19580s] Density : 0.6455
[03/15 07:57:19  19580s] Max route overflow : 0.0000
[03/15 07:57:19  19580s] 
[03/15 07:57:19  19580s] 
[03/15 07:57:19  19580s] *** Finish Physical Update (cpu=0:00:21.2 real=0:00:21.0 mem=3050.2M) ***
[03/15 07:57:19  19580s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.9
[03/15 07:57:19  19581s] ** GigaOpt Optimizer WNS Slack -0.802 TNS Slack -1045.755 Density 64.55
[03/15 07:57:19  19581s] Skipped Place ECO bump recovery (WNS opt)
[03/15 07:57:19  19581s] Optimizer WNS Pass 1
[03/15 07:57:19  19581s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.802| -125.307|
|reg2reg   |-0.419| -920.449|
|HEPG      |-0.419| -920.449|
|All Paths |-0.802|-1045.755|
+----------+------+---------+

[03/15 07:57:19  19581s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.419ns TNS -920.448ns; HEPG WNS -0.419ns TNS -920.448ns; all paths WNS -0.802ns TNS -1045.755ns; Real time 0:31:28
[03/15 07:57:19  19581s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3050.2M
[03/15 07:57:19  19581s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3050.2M
[03/15 07:57:20  19581s] Active Path Group: reg2reg  
[03/15 07:57:20  19581s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:57:20  19581s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 07:57:20  19581s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 07:57:20  19581s] |  -0.419|   -0.802|-920.449|-1045.755|    64.55%|   0:00:00.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/15 07:57:20  19582s] |  -0.408|   -0.802|-918.541|-1043.848|    64.55%|   0:00:00.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/15 07:57:23  19584s] |  -0.404|   -0.802|-918.196|-1043.502|    64.55%|   0:00:03.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
[03/15 07:57:24  19586s] |  -0.404|   -0.802|-917.473|-1042.780|    64.55%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
[03/15 07:57:25  19587s] |  -0.402|   -0.802|-917.662|-1042.968|    64.55%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
[03/15 07:57:26  19588s] |  -0.399|   -0.802|-917.634|-1042.941|    64.55%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
[03/15 07:57:32  19593s] |  -0.399|   -0.802|-917.302|-1042.609|    64.55%|   0:00:06.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
[03/15 07:57:33  19594s] |  -0.393|   -0.802|-917.221|-1042.528|    64.55%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/15 07:58:53  19675s] |  -0.394|   -0.802|-917.184|-1042.491|    64.55%|   0:01:20.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/15 07:58:54  19675s] |  -0.389|   -0.802|-918.351|-1043.657|    64.56%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_18_/D  |
[03/15 07:59:38  19720s] |  -0.386|   -0.802|-916.883|-1042.190|    64.56%|   0:00:44.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/15 08:00:42  19783s] |  -0.386|   -0.802|-916.169|-1041.476|    64.56%|   0:01:04.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/15 08:00:48  19790s] |  -0.382|   -0.802|-916.365|-1041.671|    64.58%|   0:00:06.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/15 08:01:33  19835s] |  -0.380|   -0.802|-917.326|-1042.632|    64.61%|   0:00:45.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/15 08:02:31  19893s] |  -0.379|   -0.802|-916.251|-1041.557|    64.61%|   0:00:58.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/15 08:02:47  19909s] |  -0.379|   -0.802|-916.195|-1041.501|    64.60%|   0:00:16.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/15 08:02:51  19913s] |  -0.376|   -0.802|-915.095|-1040.402|    64.64%|   0:00:04.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
[03/15 08:02:53  19914s] |  -0.375|   -0.802|-914.393|-1039.699|    64.64%|   0:00:02.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 08:02:54  19916s] |  -0.375|   -0.802|-913.133|-1038.439|    64.64%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 08:02:59  19921s] |  -0.371|   -0.802|-911.737|-1037.044|    64.67%|   0:00:05.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 08:03:06  19928s] |  -0.371|   -0.802|-905.960|-1031.267|    64.68%|   0:00:07.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 08:03:26  19948s] |  -0.370|   -0.802|-906.382|-1031.689|    64.78%|   0:00:20.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 08:03:27  19949s] |  -0.370|   -0.802|-906.353|-1031.660|    64.78%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 08:03:34  19955s] |  -0.369|   -0.802|-906.442|-1031.749|    64.83%|   0:00:07.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 08:03:37  19959s] |  -0.369|   -0.802|-905.961|-1031.268|    64.85%|   0:00:03.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 08:03:38  19960s] |  -0.369|   -0.802|-905.914|-1031.221|    64.86%|   0:00:01.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 08:03:38  19960s] |  -0.369|   -0.802|-905.900|-1031.207|    64.86%|   0:00:00.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 08:03:44  19966s] |  -0.369|   -0.802|-905.806|-1031.112|    64.93%|   0:00:06.0| 3050.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 08:03:51  19972s] Starting generalSmallTnsOpt
[03/15 08:03:51  19973s] Ending generalSmallTnsOpt End
[03/15 08:03:51  19973s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3926_CTS_51 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3927_CTS_52 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3928_CTS_52 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3929_CTS_51 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3930_CTS_52 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3931_CTS_51 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3932_CTS_52 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3933_CTS_51 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3934_CTS_51 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3935_CTS_52 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3936_CTS_5 (CKBD3)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3937_CTS_5 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3938_CTS_5 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3939_CTS_3 (BUFFD4)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3940_CTS_3 (BUFFD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3941_CTS_3 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3942_CTS_3 (CKBD16)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3943_CTS_1 (BUFFD4)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3944_CTS_1 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3945_CTS_1 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3946_CTS_1 (BUFFD16)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3947_CTS_13 (BUFFD4)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3948_CTS_13 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3949_CTS_13 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/FE_USKC3950_CTS_13 (CKBD16)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC3951_CTS_1 (BUFFD4)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC3952_CTS_1 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC3953_CTS_1 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC3954_CTS_1 (CKBD16)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3955_CTS_1 (CKBD3)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3956_CTS_1 (CKBD1)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3957_CTS_1 (CKBD2)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3958_CTS_1 (CKBD3)
[03/15 08:03:57  19979s] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3959_CTS_1 (CKBD2)
[03/15 08:03:57  19979s] skewClock sized 0 and inserted 34 insts
[03/15 08:03:58  19979s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:03:58  19980s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:03:58  19980s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:03:58  19980s] |  -0.368|   -1.007|-817.417| -949.836|    64.99%|   0:00:14.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 08:03:59  19980s] |  -0.368|   -1.007|-817.415| -949.833|    64.99%|   0:00:01.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 08:03:59  19981s] |  -0.368|   -1.007|-817.213| -949.631|    65.01%|   0:00:00.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 08:04:01  19983s] |  -0.368|   -1.007|-817.172| -949.591|    65.04%|   0:00:02.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 08:04:02  19984s] |  -0.368|   -1.007|-817.167| -949.585|    65.06%|   0:00:01.0| 3024.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
[03/15 08:04:02  19984s] Starting generalSmallTnsOpt
[03/15 08:04:02  19984s] Ending generalSmallTnsOpt End
[03/15 08:04:02  19984s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3967_CTS_51 (BUFFD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3968_CTS_52 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3969_CTS_51 (BUFFD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3970_CTS_52 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3971_CTS_51 (BUFFD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC3972_CTS_48 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3973_CTS_52 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3974_CTS_52 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3975_CTS_51 (BUFFD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3976_CTS_5 (CKBD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3977_CTS_5 (CKBD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3978_CTS_5 (CKBD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3979_CTS_5 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3980_CTS_5 (BUFFD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3981_CTS_1 (BUFFD4)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3982_CTS_1 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3983_CTS_1 (CKBD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3984_CTS_1 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3985_CTS_1 (CKBD3)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3986_CTS_1 (BUFFD4)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3987_CTS_1 (CKBD16)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3988_CTS_11 (BUFFD4)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3989_CTS_11 (CKBD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3990_CTS_11 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3991_CTS_9 (BUFFD4)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3992_CTS_9 (BUFFD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3993_CTS_9 (CKBD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3994_CTS_9 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3995_CTS_9 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3996_CTS_9 (CKBD16)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3997_CTS_15 (CKBD1)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3998_CTS_15 (CKBD2)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC3999_CTS_15 (INVD16)
[03/15 08:04:09  19991s] skewClock has inserted ofifo_inst/FE_USKC4000_CTS_15 (INVD16)
[03/15 08:04:09  19991s] skewClock sized 0 and inserted 34 insts
[03/15 08:04:09  19991s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:04:09  19991s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:04:09  19991s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:04:13  19995s] |  -0.365|   -1.110|-747.520| -888.235|    65.06%|   0:00:11.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 08:04:45  20027s] |  -0.365|   -1.110|-747.749| -888.465|    65.13%|   0:00:32.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 08:04:48  20030s] |  -0.365|   -1.110|-747.717| -888.432|    65.15%|   0:00:03.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 08:04:49  20031s] |  -0.365|   -1.110|-747.606| -888.322|    65.15%|   0:00:01.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 08:04:49  20031s] |  -0.365|   -1.110|-747.570| -888.286|    65.15%|   0:00:00.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 08:04:50  20032s] Starting generalSmallTnsOpt
[03/15 08:04:50  20032s] Ending generalSmallTnsOpt End
[03/15 08:04:51  20033s] |  -0.365|   -1.110|-747.581| -888.297|    65.16%|   0:00:02.0| 3040.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D   |
[03/15 08:04:51  20033s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:04:51  20033s] 
[03/15 08:04:51  20033s] *** Finish Core Optimize Step (cpu=0:07:32 real=0:07:31 mem=3040.4M) ***
[03/15 08:04:51  20033s] Active Path Group: default 
[03/15 08:04:51  20033s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:04:51  20033s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:04:51  20033s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:04:51  20033s] |  -1.110|   -1.110|-140.715| -888.297|    65.16%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[137]                                           |
[03/15 08:04:52  20034s] |  -1.061|   -1.061|-140.413| -887.994|    65.17%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:04:52  20034s] |  -1.061|   -1.061|-140.351| -887.933|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:04:53  20034s] |  -1.059|   -1.059|-140.319| -887.900|    65.17%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:04:53  20035s] |  -1.059|   -1.059|-140.303| -887.884|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:04:53  20035s] |  -1.059|   -1.059|-140.295| -887.877|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:04:53  20035s] |  -1.052|   -1.052|-140.288| -887.870|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:04:53  20035s] |  -1.049|   -1.049|-140.294| -887.875|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[119]                                           |
[03/15 08:04:53  20035s] |  -1.048|   -1.048|-140.230| -887.811|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:04:53  20035s] |  -1.042|   -1.042|-140.179| -887.760|    65.17%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[32]                                            |
[03/15 08:04:54  20035s] |  -1.042|   -1.042|-140.027| -887.608|    65.18%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[34]                                            |
[03/15 08:04:54  20036s] |  -1.036|   -1.036|-139.974| -887.555|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:04:54  20036s] |  -1.034|   -1.034|-139.834| -887.416|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:04:54  20036s] |  -1.031|   -1.031|-139.690| -887.271|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:04:54  20036s] |  -1.031|   -1.031|-139.625| -887.206|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:04:54  20036s] |  -1.023|   -1.023|-139.598| -887.180|    65.18%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[137]                                           |
[03/15 08:04:55  20037s] |  -1.022|   -1.022|-139.423| -887.005|    65.19%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:04:55  20037s] |  -1.019|   -1.019|-139.336| -886.917|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[119]                                           |
[03/15 08:04:55  20037s] |  -1.019|   -1.019|-139.245| -886.826|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[119]                                           |
[03/15 08:04:55  20037s] |  -1.013|   -1.013|-139.224| -886.805|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:04:56  20038s] |  -1.013|   -1.013|-139.101| -886.682|    65.19%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:04:56  20038s] |  -1.013|   -1.013|-139.084| -886.665|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:04:56  20038s] |  -1.013|   -1.013|-139.081| -886.661|    65.19%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:04:56  20038s] |  -1.006|   -1.006|-139.015| -886.595|    65.20%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[136]                                           |
[03/15 08:04:57  20039s] |  -1.005|   -1.005|-138.815| -886.395|    65.20%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[68]                                            |
[03/15 08:04:57  20039s] |  -1.005|   -1.005|-138.748| -886.328|    65.20%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[36]                                            |
[03/15 08:04:57  20039s] |  -1.004|   -1.004|-138.704| -886.285|    65.20%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:04:58  20039s] |  -1.001|   -1.001|-138.634| -886.214|    65.21%|   0:00:01.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:04:58  20040s] |  -1.001|   -1.001|-138.597| -886.178|    65.21%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:04:58  20040s] |  -0.999|   -0.999|-138.567| -886.148|    65.21%|   0:00:00.0| 3040.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:04:59  20041s] |  -0.998|   -0.998|-138.477| -886.057|    65.21%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:04:59  20041s] |  -0.997|   -0.997|-138.428| -886.008|    65.21%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:04:59  20041s] |  -0.998|   -0.998|-138.388| -885.969|    65.21%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:04:59  20041s] |  -0.994|   -0.994|-138.381| -885.961|    65.21%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:00  20042s] |  -0.994|   -0.994|-138.304| -885.884|    65.22%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:00  20042s] |  -0.994|   -0.994|-138.231| -885.812|    65.22%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:00  20042s] |  -0.992|   -0.992|-138.219| -885.800|    65.22%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[137]                                           |
[03/15 08:05:01  20043s] |  -0.991|   -0.991|-138.158| -885.738|    65.22%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[32]                                            |
[03/15 08:05:01  20043s] |  -0.990|   -0.990|-138.117| -885.698|    65.22%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[77]                                            |
[03/15 08:05:01  20043s] |  -0.989|   -0.989|-138.101| -885.681|    65.22%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[120]                                           |
[03/15 08:05:02  20044s] |  -0.986|   -0.986|-138.011| -885.591|    65.23%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[118]                                           |
[03/15 08:05:04  20046s] |  -0.986|   -0.986|-137.851| -885.432|    65.23%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[118]                                           |
[03/15 08:05:04  20046s] |  -0.985|   -0.985|-137.826| -885.406|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:04  20046s] |  -0.985|   -0.985|-137.781| -885.361|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:04  20046s] |  -0.984|   -0.984|-137.779| -885.360|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:05  20047s] |  -0.984|   -0.984|-137.712| -885.293|    65.23%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:05  20047s] |  -0.984|   -0.984|-137.704| -885.284|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:05  20047s] |  -0.984|   -0.984|-137.703| -885.284|    65.23%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:06  20048s] |  -0.979|   -0.979|-137.679| -885.260|    65.24%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[136]                                           |
[03/15 08:05:06  20048s] |  -0.977|   -0.977|-137.622| -885.202|    65.24%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:07  20049s] |  -0.977|   -0.977|-137.559| -885.139|    65.24%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:07  20049s] |  -0.977|   -0.977|-137.516| -885.097|    65.24%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:07  20049s] |  -0.977|   -0.977|-137.500| -885.080|    65.24%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:08  20050s] |  -0.973|   -0.973|-137.411| -884.991|    65.25%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[61]                                            |
[03/15 08:05:08  20050s] |  -0.970|   -0.970|-137.383| -884.964|    65.25%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[36]                                            |
[03/15 08:05:10  20052s] |  -0.970|   -0.970|-137.332| -884.912|    65.26%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:05:12  20054s] |  -0.970|   -0.970|-137.310| -884.890|    65.26%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:05:13  20055s] |  -0.970|   -0.970|-137.260| -884.841|    65.26%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:05:13  20055s] |  -0.969|   -0.969|-137.248| -884.829|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[76]                                            |
[03/15 08:05:13  20055s] |  -0.968|   -0.968|-137.225| -884.806|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:05:14  20056s] |  -0.968|   -0.968|-137.144| -884.724|    65.26%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:05:14  20056s] |  -0.968|   -0.968|-137.121| -884.701|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:05:14  20056s] |  -0.967|   -0.967|-137.105| -884.686|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:05:14  20056s] |  -0.967|   -0.967|-137.093| -884.673|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:05:14  20056s] |  -0.967|   -0.967|-137.087| -884.668|    65.26%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:05:15  20057s] |  -0.963|   -0.963|-136.996| -884.577|    65.28%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:17  20058s] |  -0.963|   -0.963|-136.978| -884.559|    65.28%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:17  20059s] |  -0.960|   -0.960|-136.895| -884.484|    65.29%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:05:19  20061s] |  -0.960|   -0.960|-136.802| -884.391|    65.29%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:05:20  20062s] |  -0.960|   -0.960|-136.742| -884.331|    65.29%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:05:20  20062s] |  -0.958|   -0.958|-136.730| -884.318|    65.29%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:21  20063s] |  -0.958|   -0.958|-136.702| -884.291|    65.29%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:21  20063s] |  -0.958|   -0.958|-136.700| -884.289|    65.29%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:21  20063s] |  -0.958|   -0.958|-136.689| -884.278|    65.29%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:22  20064s] |  -0.956|   -0.956|-136.607| -884.195|    65.31%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:24  20066s] |  -0.956|   -0.956|-136.590| -884.179|    65.31%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:24  20066s] |  -0.956|   -0.956|-136.581| -884.170|    65.31%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:24  20066s] |  -0.956|   -0.956|-136.570| -884.159|    65.31%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:24  20066s] |  -0.956|   -0.956|-136.533| -884.122|    65.31%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:25  20067s] |  -0.955|   -0.955|-136.525| -884.114|    65.32%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:26  20068s] |  -0.955|   -0.955|-136.465| -884.054|    65.32%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:26  20068s] |  -0.955|   -0.955|-136.465| -884.054|    65.32%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:26  20068s] |  -0.952|   -0.952|-136.447| -884.036|    65.32%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:05:29  20071s] |  -0.951|   -0.951|-136.391| -883.980|    65.32%|   0:00:03.0| 3059.4M|   WC_VIEW|  default| out[137]                                           |
[03/15 08:05:31  20073s] |  -0.951|   -0.951|-136.350| -883.939|    65.32%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[137]                                           |
[03/15 08:05:31  20073s] |  -0.950|   -0.950|-136.329| -883.918|    65.32%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[38]                                            |
[03/15 08:05:34  20076s] |  -0.950|   -0.950|-136.296| -883.885|    65.32%|   0:00:03.0| 3059.4M|   WC_VIEW|  default| out[38]                                            |
[03/15 08:05:34  20076s] |  -0.949|   -0.949|-136.313| -883.902|    65.33%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:36  20078s] |  -0.949|   -0.949|-136.292| -883.881|    65.33%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:37  20079s] |  -0.949|   -0.949|-136.270| -883.860|    65.33%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:38  20080s] |  -0.949|   -0.949|-136.182| -883.771|    65.34%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:38  20080s] |  -0.949|   -0.949|-136.171| -883.760|    65.34%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:38  20080s] |  -0.948|   -0.948|-136.163| -883.753|    65.34%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:39  20081s] |  -0.947|   -0.947|-136.148| -883.737|    65.34%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:40  20082s] |  -0.946|   -0.946|-136.122| -883.711|    65.34%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[136]                                           |
[03/15 08:05:42  20084s] |  -0.946|   -0.946|-136.096| -883.686|    65.34%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[136]                                           |
[03/15 08:05:43  20085s] |  -0.945|   -0.945|-136.055| -883.644|    65.35%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:45  20087s] |  -0.944|   -0.944|-136.043| -883.633|    65.35%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:45  20087s] |  -0.944|   -0.944|-136.030| -883.619|    65.35%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:46  20088s] |  -0.944|   -0.944|-136.060| -883.649|    65.36%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:46  20088s] |  -0.943|   -0.943|-136.049| -883.641|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[34]                                            |
[03/15 08:05:47  20089s] |  -0.943|   -0.943|-136.044| -883.636|    65.36%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:05:47  20089s] |  -0.943|   -0.943|-136.033| -883.625|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:05:47  20089s] |  -0.943|   -0.943|-136.027| -883.618|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:05:47  20089s] |  -0.943|   -0.943|-136.024| -883.616|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:05:48  20090s] |  -0.943|   -0.943|-135.999| -883.591|    65.36%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:05:48  20090s] |  -0.942|   -0.942|-135.989| -883.581|    65.36%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:49  20091s] |  -0.942|   -0.942|-135.965| -883.557|    65.37%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:49  20091s] |  -0.942|   -0.942|-135.952| -883.544|    65.37%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:05:49  20091s] |  -0.940|   -0.940|-135.941| -883.533|    65.37%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:05:51  20093s] |  -0.940|   -0.940|-135.898| -883.490|    65.37%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:05:51  20093s] |  -0.940|   -0.940|-135.880| -883.473|    65.37%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:05:51  20093s] |  -0.938|   -0.938|-135.872| -883.464|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:53  20095s] |  -0.938|   -0.938|-135.857| -883.449|    65.38%|   0:00:02.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:53  20095s] |  -0.938|   -0.938|-135.845| -883.438|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:53  20095s] |  -0.938|   -0.938|-135.843| -883.436|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:53  20095s] |  -0.938|   -0.938|-135.831| -883.423|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:53  20095s] |  -0.938|   -0.938|-135.831| -883.432|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:53  20095s] |  -0.937|   -0.937|-135.830| -883.431|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:54  20096s] |  -0.937|   -0.937|-135.797| -883.398|    65.38%|   0:00:01.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:54  20096s] |  -0.937|   -0.937|-135.796| -883.397|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:54  20096s] |  -0.934|   -0.934|-135.786| -883.394|    65.38%|   0:00:00.0| 3059.4M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:59  20101s] |  -0.934|   -0.934|-135.736| -883.344|    65.39%|   0:00:05.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:59  20101s] |  -0.934|   -0.934|-135.729| -883.337|    65.39%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:05:59  20101s] |  -0.934|   -0.934|-135.715| -883.323|    65.39%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:00  20102s] |  -0.934|   -0.934|-135.631| -883.240|    65.39%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:01  20103s] |  -0.933|   -0.933|-135.618| -883.226|    65.40%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[32]                                            |
[03/15 08:06:02  20104s] |  -0.932|   -0.932|-135.599| -883.208|    65.40%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:06  20108s] |  -0.932|   -0.932|-135.537| -883.145|    65.40%|   0:00:04.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:06  20108s] |  -0.932|   -0.932|-135.522| -883.131|    65.40%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:06  20108s] |  -0.932|   -0.932|-135.517| -883.125|    65.40%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:06  20108s] |  -0.932|   -0.932|-135.467| -883.076|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:06  20109s] |  -0.931|   -0.931|-135.460| -883.068|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:06:07  20110s] |  -0.931|   -0.931|-135.421| -883.030|    65.41%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:06:08  20110s] |  -0.931|   -0.931|-135.401| -883.009|    65.41%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:06:08  20110s] |  -0.931|   -0.931|-135.399| -883.007|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:06:08  20110s] |  -0.931|   -0.931|-135.390| -882.998|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:06:08  20110s] |  -0.927|   -0.927|-135.388| -882.997|    65.41%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:11  20113s] |  -0.927|   -0.927|-135.290| -882.898|    65.41%|   0:00:03.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:06:12  20114s] |  -0.927|   -0.927|-135.250| -882.858|    65.42%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:06:12  20114s] |  -0.927|   -0.927|-135.245| -882.853|    65.42%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:06:14  20116s] |  -0.927|   -0.927|-135.215| -882.823|    65.42%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:06:14  20116s] |  -0.927|   -0.927|-135.189| -882.797|    65.42%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:06:16  20118s] |  -0.927|   -0.927|-135.162| -882.772|    65.43%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:06:17  20119s] |  -0.927|   -0.927|-135.144| -882.754|    65.43%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:06:17  20119s] |  -0.927|   -0.927|-135.129| -882.739|    65.43%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:06:18  20120s] |  -0.925|   -0.925|-135.127| -882.737|    65.43%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:06:20  20122s] |  -0.925|   -0.925|-135.094| -882.704|    65.44%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:22  20124s] |  -0.925|   -0.925|-135.081| -882.691|    65.44%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:22  20124s] |  -0.925|   -0.925|-135.079| -882.688|    65.44%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:22  20124s] |  -0.925|   -0.925|-135.076| -882.685|    65.44%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:23  20125s] |  -0.924|   -0.924|-135.036| -882.646|    65.45%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[34]                                            |
[03/15 08:06:25  20127s] |  -0.922|   -0.922|-135.053| -882.663|    65.45%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:06:27  20130s] |  -0.922|   -0.922|-134.999| -882.609|    65.45%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:28  20130s] |  -0.922|   -0.922|-134.971| -882.581|    65.45%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:28  20130s] |  -0.922|   -0.922|-134.969| -882.579|    65.45%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:28  20130s] |  -0.922|   -0.922|-134.961| -882.571|    65.45%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:29  20131s] |  -0.922|   -0.922|-134.947| -882.557|    65.45%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[139]                                           |
[03/15 08:06:30  20132s] |  -0.922|   -0.922|-134.956| -882.565|    65.46%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:30  20132s] |  -0.922|   -0.922|-134.944| -882.554|    65.46%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:30  20132s] |  -0.920|   -0.920|-134.941| -882.560|    65.46%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[118]                                           |
[03/15 08:06:33  20135s] |  -0.920|   -0.920|-134.916| -882.534|    65.46%|   0:00:03.0| 3059.5M|   WC_VIEW|  default| out[118]                                           |
[03/15 08:06:34  20136s] |  -0.919|   -0.919|-134.894| -882.512|    65.46%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:36  20138s] |  -0.919|   -0.919|-134.883| -882.501|    65.47%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:36  20138s] |  -0.919|   -0.919|-134.879| -882.497|    65.47%|   0:00:00.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:37  20139s] |  -0.918|   -0.918|-134.857| -882.475|    65.47%|   0:00:01.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:39  20141s] |  -0.917|   -0.917|-134.842| -882.467|    65.48%|   0:00:02.0| 3059.5M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:44  20146s] |  -0.917|   -0.917|-134.837| -882.463|    65.48%|   0:00:05.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:45  20147s] |  -0.917|   -0.917|-134.803| -882.429|    65.48%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:45  20147s] |  -0.917|   -0.917|-134.792| -882.418|    65.48%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:45  20148s] |  -0.917|   -0.917|-134.789| -882.433|    65.49%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:06:46  20148s] |  -0.917|   -0.917|-134.789| -882.442|    65.49%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:47  20149s] |  -0.917|   -0.917|-134.763| -882.416|    65.49%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:47  20149s] |  -0.917|   -0.917|-134.751| -882.403|    65.49%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:48  20150s] |  -0.917|   -0.917|-134.748| -882.401|    65.49%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:48  20150s] |  -0.917|   -0.917|-134.746| -882.398|    65.49%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:48  20150s] Starting generalSmallTnsOpt
[03/15 08:06:48  20150s] Ending generalSmallTnsOpt End
[03/15 08:06:49  20151s] |  -0.917|   -0.917|-134.742| -882.395|    65.50%|   0:00:01.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:49  20151s] |  -0.917|   -0.917|-134.740| -882.393|    65.50%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:49  20151s] |  -0.917|   -0.917|-134.739| -882.392|    65.50%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:49  20151s] |  -0.917|   -0.917|-134.739| -882.392|    65.50%|   0:00:00.0| 3078.6M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:06:49  20151s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:06:49  20151s] 
[03/15 08:06:49  20151s] *** Finish Core Optimize Step (cpu=0:01:58 real=0:01:58 mem=3078.6M) ***
[03/15 08:06:49  20151s] 
[03/15 08:06:49  20151s] *** Finished Optimize Step Cumulative (cpu=0:09:30 real=0:09:29 mem=3078.6M) ***
[03/15 08:06:49  20151s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.917|-134.739|
|reg2reg   |-0.365|-747.653|
|HEPG      |-0.365|-747.653|
|All Paths |-0.917|-882.392|
+----------+------+--------+

[03/15 08:06:49  20151s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.365ns TNS -747.652ns; HEPG WNS -0.365ns TNS -747.652ns; all paths WNS -0.917ns TNS -882.391ns; Real time 0:40:58
[03/15 08:06:49  20151s] ** GigaOpt Optimizer WNS Slack -0.917 TNS Slack -882.392 Density 65.50
[03/15 08:06:49  20151s] Placement Snapshot: Density distribution:
[03/15 08:06:49  20151s] [1.00 -  +++]: 264 (21.55%)
[03/15 08:06:49  20151s] [0.95 - 1.00]: 9 (0.73%)
[03/15 08:06:49  20151s] [0.90 - 0.95]: 7 (0.57%)
[03/15 08:06:49  20151s] [0.85 - 0.90]: 8 (0.65%)
[03/15 08:06:49  20151s] [0.80 - 0.85]: 4 (0.33%)
[03/15 08:06:49  20151s] [0.75 - 0.80]: 3 (0.24%)
[03/15 08:06:49  20151s] [0.70 - 0.75]: 4 (0.33%)
[03/15 08:06:49  20151s] [0.65 - 0.70]: 3 (0.24%)
[03/15 08:06:49  20151s] [0.60 - 0.65]: 6 (0.49%)
[03/15 08:06:49  20151s] [0.55 - 0.60]: 9 (0.73%)
[03/15 08:06:49  20151s] [0.50 - 0.55]: 8 (0.65%)
[03/15 08:06:49  20151s] [0.45 - 0.50]: 10 (0.82%)
[03/15 08:06:49  20151s] [0.40 - 0.45]: 12 (0.98%)
[03/15 08:06:49  20151s] [0.35 - 0.40]: 36 (2.94%)
[03/15 08:06:49  20151s] [0.30 - 0.35]: 51 (4.16%)
[03/15 08:06:49  20151s] [0.25 - 0.30]: 102 (8.33%)
[03/15 08:06:49  20151s] [0.20 - 0.25]: 105 (8.57%)
[03/15 08:06:49  20151s] [0.15 - 0.20]: 169 (13.80%)
[03/15 08:06:49  20151s] [0.10 - 0.15]: 251 (20.49%)
[03/15 08:06:49  20151s] [0.05 - 0.10]: 130 (10.61%)
[03/15 08:06:49  20151s] [0.00 - 0.05]: 34 (2.78%)
[03/15 08:06:49  20151s] Begin: Area Reclaim Optimization
[03/15 08:06:49  20151s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:35:51.7/9:28:55.4 (0.6), mem = 3078.6M
[03/15 08:06:50  20152s] (I,S,L,T): WC_VIEW: 154.838, 70.6781, 2.62675, 228.143
[03/15 08:06:50  20152s] Usable buffer cells for single buffer setup transform:
[03/15 08:06:50  20152s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 08:06:50  20152s] Number of usable buffer cells above: 18
[03/15 08:06:51  20153s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3078.6M
[03/15 08:06:51  20153s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3078.6M
[03/15 08:06:51  20154s] Reclaim Optimization WNS Slack -0.917  TNS Slack -882.392 Density 65.50
[03/15 08:06:51  20154s] +----------+---------+--------+--------+------------+--------+
[03/15 08:06:51  20154s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 08:06:51  20154s] +----------+---------+--------+--------+------------+--------+
[03/15 08:06:51  20154s] |    65.50%|        -|  -0.917|-882.392|   0:00:00.0| 3078.6M|
[03/15 08:06:52  20154s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 08:06:58  20160s] |    65.44%|      109|  -0.917|-880.412|   0:00:07.0| 3078.6M|
[03/15 08:07:21  20183s] |    65.13%|     1622|  -0.915|-884.849|   0:00:23.0| 3078.6M|
[03/15 08:07:22  20184s] |    65.13%|        8|  -0.915|-884.771|   0:00:01.0| 3078.6M|
[03/15 08:07:22  20185s] |    65.13%|        0|  -0.915|-884.771|   0:00:00.0| 3078.6M|
[03/15 08:07:23  20185s] +----------+---------+--------+--------+------------+--------+
[03/15 08:07:23  20185s] Reclaim Optimization End WNS Slack -0.915  TNS Slack -884.771 Density 65.13
[03/15 08:07:23  20185s] 
[03/15 08:07:23  20185s] ** Summary: Restruct = 0 Buffer Deletion = 70 Declone = 45 Resize = 999 **
[03/15 08:07:23  20185s] --------------------------------------------------------------
[03/15 08:07:23  20185s] |                                   | Total     | Sequential |
[03/15 08:07:23  20185s] --------------------------------------------------------------
[03/15 08:07:23  20185s] | Num insts resized                 |     992  |       2    |
[03/15 08:07:23  20185s] | Num insts undone                  |     630  |       0    |
[03/15 08:07:23  20185s] | Num insts Downsized               |     992  |       2    |
[03/15 08:07:23  20185s] | Num insts Samesized               |       0  |       0    |
[03/15 08:07:23  20185s] | Num insts Upsized                 |       0  |       0    |
[03/15 08:07:23  20185s] | Num multiple commits+uncommits    |       9  |       -    |
[03/15 08:07:23  20185s] --------------------------------------------------------------
[03/15 08:07:23  20185s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:07:23  20185s] Layer 3 has 251 constrained nets 
[03/15 08:07:23  20185s] Layer 7 has 1137 constrained nets 
[03/15 08:07:23  20185s] **** End NDR-Layer Usage Statistics ****
[03/15 08:07:23  20185s] End: Core Area Reclaim Optimization (cpu = 0:00:33.4) (real = 0:00:34.0) **
[03/15 08:07:23  20185s] (I,S,L,T): WC_VIEW: 153.979, 70.0839, 2.60287, 226.666
[03/15 08:07:23  20185s] *** AreaOpt [finish] : cpu/real = 0:00:33.8/0:00:33.7 (1.0), totSession cpu/real = 5:36:25.5/9:29:29.1 (0.6), mem = 3078.6M
[03/15 08:07:23  20185s] 
[03/15 08:07:23  20185s] =============================================================================================
[03/15 08:07:23  20185s]  Step TAT Report for AreaOpt #10
[03/15 08:07:23  20185s] =============================================================================================
[03/15 08:07:23  20185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:07:23  20185s] ---------------------------------------------------------------------------------------------
[03/15 08:07:23  20185s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:07:23  20185s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:07:23  20185s] [ OptSingleIteration     ]      4   0:00:00.7  (   2.0 % )     0:00:30.0 /  0:00:30.1    1.0
[03/15 08:07:23  20185s] [ OptGetWeight           ]    226   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/15 08:07:23  20185s] [ OptEval                ]    226   0:00:17.0  (  50.4 % )     0:00:17.0 /  0:00:17.1    1.0
[03/15 08:07:23  20185s] [ OptCommit              ]    226   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:07:23  20185s] [ IncrTimingUpdate       ]    134   0:00:07.4  (  21.8 % )     0:00:07.4 /  0:00:07.4    1.0
[03/15 08:07:23  20185s] [ PostCommitDelayUpdate  ]    273   0:00:01.1  (   3.2 % )     0:00:04.5 /  0:00:04.4    1.0
[03/15 08:07:23  20185s] [ IncrDelayCalc          ]    492   0:00:03.4  (  10.0 % )     0:00:03.4 /  0:00:03.4    1.0
[03/15 08:07:23  20185s] [ MISC                   ]          0:00:03.3  (   9.7 % )     0:00:03.3 /  0:00:03.3    1.0
[03/15 08:07:23  20185s] ---------------------------------------------------------------------------------------------
[03/15 08:07:23  20185s]  AreaOpt #10 TOTAL                  0:00:33.7  ( 100.0 % )     0:00:33.7 /  0:00:33.8    1.0
[03/15 08:07:23  20185s] ---------------------------------------------------------------------------------------------
[03/15 08:07:23  20185s] 
[03/15 08:07:23  20185s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=3038.60M, totSessionCpu=5:36:26).
[03/15 08:07:23  20185s] Placement Snapshot: Density distribution:
[03/15 08:07:23  20185s] [1.00 -  +++]: 264 (21.55%)
[03/15 08:07:23  20185s] [0.95 - 1.00]: 9 (0.73%)
[03/15 08:07:23  20185s] [0.90 - 0.95]: 7 (0.57%)
[03/15 08:07:23  20185s] [0.85 - 0.90]: 8 (0.65%)
[03/15 08:07:23  20185s] [0.80 - 0.85]: 4 (0.33%)
[03/15 08:07:23  20185s] [0.75 - 0.80]: 3 (0.24%)
[03/15 08:07:23  20185s] [0.70 - 0.75]: 4 (0.33%)
[03/15 08:07:23  20185s] [0.65 - 0.70]: 3 (0.24%)
[03/15 08:07:23  20185s] [0.60 - 0.65]: 6 (0.49%)
[03/15 08:07:23  20185s] [0.55 - 0.60]: 9 (0.73%)
[03/15 08:07:23  20185s] [0.50 - 0.55]: 9 (0.73%)
[03/15 08:07:23  20185s] [0.45 - 0.50]: 10 (0.82%)
[03/15 08:07:23  20185s] [0.40 - 0.45]: 12 (0.98%)
[03/15 08:07:23  20185s] [0.35 - 0.40]: 35 (2.86%)
[03/15 08:07:23  20185s] [0.30 - 0.35]: 52 (4.24%)
[03/15 08:07:23  20185s] [0.25 - 0.30]: 106 (8.65%)
[03/15 08:07:23  20185s] [0.20 - 0.25]: 113 (9.22%)
[03/15 08:07:23  20185s] [0.15 - 0.20]: 180 (14.69%)
[03/15 08:07:23  20185s] [0.10 - 0.15]: 257 (20.98%)
[03/15 08:07:23  20185s] [0.05 - 0.10]: 113 (9.22%)
[03/15 08:07:23  20185s] [0.00 - 0.05]: 21 (1.71%)
[03/15 08:07:23  20185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.10
[03/15 08:07:23  20185s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3038.6M
[03/15 08:07:23  20185s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.143, MEM:3038.6M
[03/15 08:07:23  20185s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3038.6M
[03/15 08:07:23  20185s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3038.6M
[03/15 08:07:23  20186s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3038.6M
[03/15 08:07:23  20186s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.124, MEM:3038.6M
[03/15 08:07:24  20186s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.221, MEM:3038.6M
[03/15 08:07:24  20186s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.222, MEM:3038.6M
[03/15 08:07:24  20186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.21
[03/15 08:07:24  20186s] OPERPROF: Starting RefinePlace at level 1, MEM:3038.6M
[03/15 08:07:24  20186s] *** Starting refinePlace (5:36:26 mem=3038.6M) ***
[03/15 08:07:24  20186s] Total net bbox length = 1.018e+06 (5.494e+05 4.686e+05) (ext = 4.226e+04)
[03/15 08:07:24  20186s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:07:24  20186s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:07:24  20186s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3038.6M
[03/15 08:07:24  20186s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3038.6M
[03/15 08:07:24  20186s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.033, MEM:3038.6M
[03/15 08:07:24  20186s] default core: bins with density > 0.750 = 64.41 % ( 789 / 1225 )
[03/15 08:07:24  20186s] Density distribution unevenness ratio = 24.314%
[03/15 08:07:24  20186s] RPlace IncrNP: Rollback Lev = -3
[03/15 08:07:24  20186s] RPlace: Density =1.103333, incremental np is triggered.
[03/15 08:07:24  20186s] OPERPROF:     Starting spMPad at level 3, MEM:3038.6M
[03/15 08:07:24  20186s] OPERPROF:       Starting spContextMPad at level 4, MEM:3038.6M
[03/15 08:07:24  20186s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3038.6M
[03/15 08:07:24  20186s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.012, MEM:3038.6M
[03/15 08:07:24  20186s] nrCritNet: 1.94% ( 1110 / 57189 ) cutoffSlk: -396.9ps stdDelay: 14.5ps
[03/15 08:07:24  20186s] OPERPROF:     Starting npMain at level 3, MEM:3038.6M
[03/15 08:07:24  20186s] incrNP th 1.000, 0.100
[03/15 08:07:25  20187s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 08:07:25  20187s] SP #FI/SF FL/PI 108/31430 19059/2870
[03/15 08:07:25  20187s] OPERPROF:       Starting npPlace at level 4, MEM:3050.6M
[03/15 08:07:25  20187s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 08:07:25  20187s] No instances found in the vector
[03/15 08:07:25  20187s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3070.6M, DRC: 0)
[03/15 08:07:25  20187s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:07:28  20190s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 08:07:28  20190s] No instances found in the vector
[03/15 08:07:28  20190s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3078.7M, DRC: 0)
[03/15 08:07:28  20190s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:07:32  20194s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 08:07:32  20194s] No instances found in the vector
[03/15 08:07:32  20194s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3078.7M, DRC: 0)
[03/15 08:07:32  20194s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:07:36  20199s] OPERPROF:       Finished npPlace at level 4, CPU:11.760, REAL:11.736, MEM:3081.0M
[03/15 08:07:37  20199s] OPERPROF:     Finished npMain at level 3, CPU:12.620, REAL:12.600, MEM:3081.0M
[03/15 08:07:37  20199s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3081.0M
[03/15 08:07:37  20199s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.032, MEM:3081.0M
[03/15 08:07:37  20199s] default core: bins with density > 0.750 = 65.39 % ( 801 / 1225 )
[03/15 08:07:37  20199s] Density distribution unevenness ratio = 24.035%
[03/15 08:07:37  20199s] RPlace postIncrNP: Density = 1.103333 -> 0.998889.
[03/15 08:07:37  20199s] RPlace postIncrNP Info: Density distribution changes:
[03/15 08:07:37  20199s] [1.10+      ] :	 2 (0.16%) -> 0 (0.00%)
[03/15 08:07:37  20199s] [1.05 - 1.10] :	 4 (0.33%) -> 0 (0.00%)
[03/15 08:07:37  20199s] [1.00 - 1.05] :	 13 (1.06%) -> 0 (0.00%)
[03/15 08:07:37  20199s] [0.95 - 1.00] :	 121 (9.88%) -> 82 (6.69%)
[03/15 08:07:37  20199s] [0.90 - 0.95] :	 241 (19.67%) -> 269 (21.96%)
[03/15 08:07:37  20199s] [0.85 - 0.90] :	 184 (15.02%) -> 237 (19.35%)
[03/15 08:07:37  20199s] [0.80 - 0.85] :	 112 (9.14%) -> 114 (9.31%)
[03/15 08:07:37  20199s] [CPU] RefinePlace/IncrNP (cpu=0:00:13.1, real=0:00:13.0, mem=3081.0MB) @(5:36:26 - 5:36:39).
[03/15 08:07:37  20199s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:13.080, REAL:13.059, MEM:3081.0M
[03/15 08:07:37  20199s] Move report: incrNP moves 21281 insts, mean move: 2.78 um, max move: 35.20 um
[03/15 08:07:37  20199s] 	Max move on inst (ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/FE_RC_24058_0): (596.20, 208.00) --> (615.20, 191.80)
[03/15 08:07:37  20199s] Move report: Timing Driven Placement moves 21281 insts, mean move: 2.78 um, max move: 35.20 um
[03/15 08:07:37  20199s] 	Max move on inst (ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/FE_RC_24058_0): (596.20, 208.00) --> (615.20, 191.80)
[03/15 08:07:37  20199s] 	Runtime: CPU: 0:00:13.1 REAL: 0:00:13.0 MEM: 3081.0MB
[03/15 08:07:37  20199s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3081.0M
[03/15 08:07:37  20199s] Starting refinePlace ...
[03/15 08:07:37  20199s] ** Cut row section cpu time 0:00:00.0.
[03/15 08:07:37  20199s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 08:07:38  20200s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=3081.0MB) @(5:36:39 - 5:36:41).
[03/15 08:07:38  20200s] Move report: preRPlace moves 11580 insts, mean move: 0.57 um, max move: 5.80 um
[03/15 08:07:38  20200s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U114): (263.20, 375.40) --> (259.20, 373.60)
[03/15 08:07:38  20200s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 08:07:38  20200s] Move report: Detail placement moves 11580 insts, mean move: 0.57 um, max move: 5.80 um
[03/15 08:07:38  20200s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U114): (263.20, 375.40) --> (259.20, 373.60)
[03/15 08:07:38  20200s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3081.0MB
[03/15 08:07:38  20200s] Statistics of distance of Instance movement in refine placement:
[03/15 08:07:38  20200s]   maximum (X+Y) =        35.00 um
[03/15 08:07:38  20200s]   inst (ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_23852_0) with max move: (567, 278.2) -> (584, 260.2)
[03/15 08:07:38  20200s]   mean    (X+Y) =         2.68 um
[03/15 08:07:38  20200s] Total instances flipped for legalization: 90
[03/15 08:07:38  20200s] Summary Report:
[03/15 08:07:38  20200s] Instances move: 22924 (out of 53359 movable)
[03/15 08:07:38  20200s] Instances flipped: 90
[03/15 08:07:38  20200s] Mean displacement: 2.68 um
[03/15 08:07:38  20200s] Max displacement: 35.00 um (Instance: ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_23852_0) (567, 278.2) -> (584, 260.2)
[03/15 08:07:38  20200s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/15 08:07:38  20200s] Total instances moved : 22924
[03/15 08:07:38  20200s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.480, REAL:1.483, MEM:3081.0M
[03/15 08:07:38  20200s] Total net bbox length = 1.024e+06 (5.531e+05 4.705e+05) (ext = 4.221e+04)
[03/15 08:07:38  20200s] Runtime: CPU: 0:00:14.7 REAL: 0:00:14.0 MEM: 3081.0MB
[03/15 08:07:38  20200s] [CPU] RefinePlace/total (cpu=0:00:14.7, real=0:00:14.0, mem=3081.0MB) @(5:36:26 - 5:36:41).
[03/15 08:07:38  20200s] *** Finished refinePlace (5:36:41 mem=3081.0M) ***
[03/15 08:07:38  20200s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.21
[03/15 08:07:38  20200s] OPERPROF: Finished RefinePlace at level 1, CPU:14.760, REAL:14.735, MEM:3081.0M
[03/15 08:07:38  20201s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3081.0M
[03/15 08:07:39  20201s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.140, MEM:3081.0M
[03/15 08:07:39  20201s] Finished re-routing un-routed nets (0:00:00.1 3081.0M)
[03/15 08:07:39  20201s] 
[03/15 08:07:39  20201s] OPERPROF: Starting DPlace-Init at level 1, MEM:3081.0M
[03/15 08:07:39  20201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3081.0M
[03/15 08:07:39  20201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.108, MEM:3081.0M
[03/15 08:07:39  20201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.197, MEM:3081.0M
[03/15 08:07:40  20202s] 
[03/15 08:07:40  20202s] Density : 0.6518
[03/15 08:07:40  20202s] Max route overflow : 0.0000
[03/15 08:07:40  20202s] 
[03/15 08:07:40  20202s] 
[03/15 08:07:40  20202s] *** Finish Physical Update (cpu=0:00:16.7 real=0:00:17.0 mem=3081.0M) ***
[03/15 08:07:40  20202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.10
[03/15 08:07:40  20202s] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -886.979 Density 65.18
[03/15 08:07:40  20202s] Skipped Place ECO bump recovery (WNS opt)
[03/15 08:07:40  20202s] Optimizer WNS Pass 2
[03/15 08:07:40  20202s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-134.928|
|reg2reg   |-0.391|-752.051|
|HEPG      |-0.391|-752.051|
|All Paths |-0.915|-886.979|
+----------+------+--------+

[03/15 08:07:40  20202s] CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.391ns TNS -752.050ns; HEPG WNS -0.391ns TNS -752.050ns; all paths WNS -0.915ns TNS -886.978ns; Real time 0:41:49
[03/15 08:07:40  20202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3081.0M
[03/15 08:07:40  20202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3081.0M
[03/15 08:07:40  20203s] Active Path Group: reg2reg  
[03/15 08:07:41  20203s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:07:41  20203s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:07:41  20203s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:07:41  20203s] |  -0.391|   -0.915|-752.051| -886.979|    65.18%|   0:00:01.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
[03/15 08:07:41  20204s] |  -0.389|   -0.915|-751.533| -886.461|    65.18%|   0:00:00.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_15_/D  |
[03/15 08:07:43  20205s] |  -0.387|   -0.915|-751.660| -886.588|    65.18%|   0:00:02.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
[03/15 08:07:43  20205s] |  -0.379|   -0.915|-751.405| -886.333|    65.18%|   0:00:00.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
[03/15 08:07:56  20219s] |  -0.380|   -0.915|-750.714| -885.642|    65.19%|   0:00:13.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
[03/15 08:07:57  20219s] |  -0.375|   -0.915|-750.596| -885.523|    65.19%|   0:00:01.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:08:21  20243s] |  -0.377|   -0.915|-750.312| -885.240|    65.19%|   0:00:24.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:08:26  20248s] |  -0.371|   -0.915|-750.473| -885.401|    65.19%|   0:00:05.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:09:23  20306s] |  -0.370|   -0.915|-750.205| -885.132|    65.20%|   0:00:57.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 08:10:05  20348s] |  -0.370|   -0.915|-750.055| -884.983|    65.19%|   0:00:42.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 08:10:06  20349s] |  -0.367|   -0.915|-750.042| -884.970|    65.19%|   0:00:01.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:11:44  20447s] |  -0.367|   -0.915|-749.921| -884.848|    65.19%|   0:01:38.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:11:59  20461s] |  -0.367|   -0.915|-749.898| -884.826|    65.19%|   0:00:15.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:12:03  20465s] |  -0.364|   -0.915|-749.698| -884.625|    65.23%|   0:00:04.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:13:34  20556s] |  -0.365|   -0.915|-749.466| -884.393|    65.23%|   0:01:31.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:13:41  20563s] |  -0.365|   -0.915|-749.248| -884.175|    65.23%|   0:00:07.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:13:46  20569s] |  -0.361|   -0.915|-748.546| -883.473|    65.25%|   0:00:05.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:16:01  20704s] |  -0.361|   -0.915|-743.243| -878.170|    65.25%|   0:02:15.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:16:32  20735s] |  -0.361|   -0.915|-743.224| -878.152|    65.25%|   0:00:31.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:16:49  20752s] |  -0.361|   -0.915|-743.033| -877.961|    65.35%|   0:00:17.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:18:05  20828s] |  -0.360|   -0.915|-743.201| -878.129|    65.40%|   0:01:16.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:18:25  20848s] |  -0.360|   -0.915|-736.004| -870.932|    65.42%|   0:00:20.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:18:27  20850s] |  -0.360|   -0.915|-735.662| -870.590|    65.43%|   0:00:02.0| 3081.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:18:36  20859s] |  -0.359|   -0.915|-735.544| -870.471|    65.54%|   0:00:09.0| 3077.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:18:38  20861s] |  -0.359|   -0.915|-735.310| -870.237|    65.54%|   0:00:02.0| 3077.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:18:39  20862s] |  -0.359|   -0.915|-735.270| -870.198|    65.55%|   0:00:01.0| 3077.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:18:41  20864s] |  -0.359|   -0.915|-735.221| -870.149|    65.58%|   0:00:02.0| 3072.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:18:42  20865s] Starting generalSmallTnsOpt
[03/15 08:18:42  20865s] Ending generalSmallTnsOpt End
[03/15 08:18:42  20865s] |  -0.359|   -0.915|-735.204| -870.131|    65.61%|   0:00:01.0| 3072.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:18:43  20866s] |  -0.359|   -0.915|-735.204| -870.131|    65.61%|   0:00:01.0| 3072.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/15 08:18:43  20866s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:18:43  20866s] 
[03/15 08:18:43  20866s] *** Finish Core Optimize Step (cpu=0:11:03 real=0:11:03 mem=3072.0M) ***
[03/15 08:18:43  20866s] Active Path Group: default 
[03/15 08:18:43  20866s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:18:43  20866s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:18:43  20866s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:18:43  20866s] |  -0.915|   -0.915|-134.928| -870.131|    65.61%|   0:00:00.0| 3072.0M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:19:12  20895s] |  -0.910|   -0.910|-134.704| -869.929|    65.64%|   0:00:29.0| 3069.1M|   WC_VIEW|  default| out[138]                                           |
[03/15 08:19:14  20897s] |  -0.910|   -0.910|-134.696| -869.930|    65.66%|   0:00:02.0| 3069.1M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:19:16  20899s] |  -0.910|   -0.910|-134.718| -869.952|    65.66%|   0:00:02.0| 3069.1M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:19:17  20900s] |  -0.910|   -0.910|-134.717| -869.951|    65.66%|   0:00:01.0| 3069.1M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:19:17  20900s] Starting generalSmallTnsOpt
[03/15 08:19:17  20900s] Ending generalSmallTnsOpt End
[03/15 08:19:18  20901s] |  -0.910|   -0.910|-134.727| -869.962|    65.67%|   0:00:01.0| 3069.1M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:19:18  20901s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:19:18  20901s] 
[03/15 08:19:18  20901s] *** Finish Core Optimize Step (cpu=0:00:35.0 real=0:00:35.0 mem=3069.1M) ***
[03/15 08:19:18  20901s] 
[03/15 08:19:18  20901s] *** Finished Optimize Step Cumulative (cpu=0:11:38 real=0:11:38 mem=3069.1M) ***
[03/15 08:19:18  20901s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.910|-134.727|
|reg2reg   |-0.359|-735.234|
|HEPG      |-0.359|-735.234|
|All Paths |-0.910|-869.962|
+----------+------+--------+

[03/15 08:19:18  20901s] CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.359ns TNS -735.233ns; HEPG WNS -0.359ns TNS -735.233ns; all paths WNS -0.910ns TNS -869.960ns; Real time 0:53:27
[03/15 08:19:18  20901s] ** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -869.962 Density 65.67
[03/15 08:19:18  20901s] Placement Snapshot: Density distribution:
[03/15 08:19:18  20901s] [1.00 -  +++]: 262 (21.39%)
[03/15 08:19:18  20901s] [0.95 - 1.00]: 8 (0.65%)
[03/15 08:19:18  20901s] [0.90 - 0.95]: 6 (0.49%)
[03/15 08:19:18  20901s] [0.85 - 0.90]: 6 (0.49%)
[03/15 08:19:18  20901s] [0.80 - 0.85]: 5 (0.41%)
[03/15 08:19:18  20901s] [0.75 - 0.80]: 6 (0.49%)
[03/15 08:19:18  20901s] [0.70 - 0.75]: 5 (0.41%)
[03/15 08:19:18  20901s] [0.65 - 0.70]: 2 (0.16%)
[03/15 08:19:18  20901s] [0.60 - 0.65]: 5 (0.41%)
[03/15 08:19:18  20901s] [0.55 - 0.60]: 9 (0.73%)
[03/15 08:19:18  20901s] [0.50 - 0.55]: 4 (0.33%)
[03/15 08:19:18  20901s] [0.45 - 0.50]: 13 (1.06%)
[03/15 08:19:18  20901s] [0.40 - 0.45]: 13 (1.06%)
[03/15 08:19:18  20901s] [0.35 - 0.40]: 32 (2.61%)
[03/15 08:19:18  20901s] [0.30 - 0.35]: 43 (3.51%)
[03/15 08:19:18  20901s] [0.25 - 0.30]: 93 (7.59%)
[03/15 08:19:18  20901s] [0.20 - 0.25]: 103 (8.41%)
[03/15 08:19:18  20901s] [0.15 - 0.20]: 201 (16.41%)
[03/15 08:19:18  20901s] [0.10 - 0.15]: 292 (23.84%)
[03/15 08:19:18  20901s] [0.05 - 0.10]: 102 (8.33%)
[03/15 08:19:18  20901s] [0.00 - 0.05]: 15 (1.22%)
[03/15 08:19:18  20901s] Begin: Area Reclaim Optimization
[03/15 08:19:18  20901s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:48:21.4/9:41:24.0 (0.6), mem = 3069.1M
[03/15 08:19:18  20902s] (I,S,L,T): WC_VIEW: 154.83, 70.9244, 2.6263, 228.381
[03/15 08:19:19  20902s] Usable buffer cells for single buffer setup transform:
[03/15 08:19:19  20902s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 08:19:19  20902s] Number of usable buffer cells above: 18
[03/15 08:19:19  20902s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3069.1M
[03/15 08:19:19  20902s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3069.1M
[03/15 08:19:20  20903s] Reclaim Optimization WNS Slack -0.910  TNS Slack -869.962 Density 65.67
[03/15 08:19:20  20903s] +----------+---------+--------+--------+------------+--------+
[03/15 08:19:20  20903s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 08:19:20  20903s] +----------+---------+--------+--------+------------+--------+
[03/15 08:19:20  20903s] |    65.67%|        -|  -0.910|-869.962|   0:00:00.0| 3069.1M|
[03/15 08:19:20  20903s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 08:19:26  20909s] |    65.64%|       57|  -0.910|-868.464|   0:00:06.0| 3069.1M|
[03/15 08:19:46  20929s] |    65.43%|     1292|  -0.910|-871.296|   0:00:20.0| 3069.1M|
[03/15 08:19:47  20930s] |    65.43%|        0|  -0.910|-871.296|   0:00:01.0| 3069.1M|
[03/15 08:19:47  20930s] +----------+---------+--------+--------+------------+--------+
[03/15 08:19:47  20930s] Reclaim Optimization End WNS Slack -0.910  TNS Slack -871.296 Density 65.43
[03/15 08:19:47  20930s] 
[03/15 08:19:47  20930s] ** Summary: Restruct = 0 Buffer Deletion = 37 Declone = 21 Resize = 691 **
[03/15 08:19:47  20930s] --------------------------------------------------------------
[03/15 08:19:47  20930s] |                                   | Total     | Sequential |
[03/15 08:19:47  20930s] --------------------------------------------------------------
[03/15 08:19:47  20930s] | Num insts resized                 |     691  |       3    |
[03/15 08:19:47  20930s] | Num insts undone                  |     601  |       0    |
[03/15 08:19:47  20930s] | Num insts Downsized               |     691  |       3    |
[03/15 08:19:47  20930s] | Num insts Samesized               |       0  |       0    |
[03/15 08:19:47  20930s] | Num insts Upsized                 |       0  |       0    |
[03/15 08:19:47  20930s] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 08:19:47  20930s] --------------------------------------------------------------
[03/15 08:19:47  20930s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:19:47  20930s] Layer 3 has 251 constrained nets 
[03/15 08:19:47  20930s] Layer 7 has 1121 constrained nets 
[03/15 08:19:47  20930s] **** End NDR-Layer Usage Statistics ****
[03/15 08:19:47  20930s] End: Core Area Reclaim Optimization (cpu = 0:00:28.9) (real = 0:00:29.0) **
[03/15 08:19:47  20930s] (I,S,L,T): WC_VIEW: 154.345, 70.558, 2.6111, 227.514
[03/15 08:19:47  20930s] *** AreaOpt [finish] : cpu/real = 0:00:29.2/0:00:29.2 (1.0), totSession cpu/real = 5:48:50.6/9:41:53.2 (0.6), mem = 3069.1M
[03/15 08:19:47  20930s] 
[03/15 08:19:47  20930s] =============================================================================================
[03/15 08:19:47  20930s]  Step TAT Report for AreaOpt #11
[03/15 08:19:47  20930s] =============================================================================================
[03/15 08:19:47  20930s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:19:47  20930s] ---------------------------------------------------------------------------------------------
[03/15 08:19:47  20930s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:19:47  20930s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:19:47  20930s] [ OptSingleIteration     ]      3   0:00:00.6  (   2.1 % )     0:00:25.9 /  0:00:25.9    1.0
[03/15 08:19:47  20930s] [ OptGetWeight           ]    170   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.4
[03/15 08:19:47  20930s] [ OptEval                ]    170   0:00:15.5  (  53.1 % )     0:00:15.5 /  0:00:15.5    1.0
[03/15 08:19:47  20930s] [ OptCommit              ]    170   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.3    1.0
[03/15 08:19:47  20930s] [ IncrTimingUpdate       ]    115   0:00:05.8  (  19.9 % )     0:00:05.8 /  0:00:05.9    1.0
[03/15 08:19:47  20930s] [ PostCommitDelayUpdate  ]    214   0:00:00.8  (   2.9 % )     0:00:03.6 /  0:00:03.5    1.0
[03/15 08:19:47  20930s] [ IncrDelayCalc          ]    405   0:00:02.7  (   9.4 % )     0:00:02.7 /  0:00:02.6    0.9
[03/15 08:19:47  20930s] [ MISC                   ]          0:00:02.9  (  10.0 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 08:19:47  20930s] ---------------------------------------------------------------------------------------------
[03/15 08:19:47  20930s]  AreaOpt #11 TOTAL                  0:00:29.2  ( 100.0 % )     0:00:29.2 /  0:00:29.2    1.0
[03/15 08:19:47  20930s] ---------------------------------------------------------------------------------------------
[03/15 08:19:47  20930s] 
[03/15 08:19:47  20930s] End: Area Reclaim Optimization (cpu=0:00:29, real=0:00:29, mem=3039.11M, totSessionCpu=5:48:51).
[03/15 08:19:47  20930s] Placement Snapshot: Density distribution:
[03/15 08:19:47  20930s] [1.00 -  +++]: 262 (21.39%)
[03/15 08:19:47  20930s] [0.95 - 1.00]: 8 (0.65%)
[03/15 08:19:47  20930s] [0.90 - 0.95]: 6 (0.49%)
[03/15 08:19:47  20930s] [0.85 - 0.90]: 7 (0.57%)
[03/15 08:19:47  20930s] [0.80 - 0.85]: 4 (0.33%)
[03/15 08:19:47  20930s] [0.75 - 0.80]: 6 (0.49%)
[03/15 08:19:47  20930s] [0.70 - 0.75]: 5 (0.41%)
[03/15 08:19:47  20930s] [0.65 - 0.70]: 2 (0.16%)
[03/15 08:19:47  20930s] [0.60 - 0.65]: 5 (0.41%)
[03/15 08:19:47  20930s] [0.55 - 0.60]: 9 (0.73%)
[03/15 08:19:47  20930s] [0.50 - 0.55]: 4 (0.33%)
[03/15 08:19:47  20930s] [0.45 - 0.50]: 14 (1.14%)
[03/15 08:19:47  20930s] [0.40 - 0.45]: 13 (1.06%)
[03/15 08:19:47  20930s] [0.35 - 0.40]: 32 (2.61%)
[03/15 08:19:47  20930s] [0.30 - 0.35]: 43 (3.51%)
[03/15 08:19:47  20930s] [0.25 - 0.30]: 94 (7.67%)
[03/15 08:19:47  20930s] [0.20 - 0.25]: 108 (8.82%)
[03/15 08:19:47  20930s] [0.15 - 0.20]: 221 (18.04%)
[03/15 08:19:47  20930s] [0.10 - 0.15]: 287 (23.43%)
[03/15 08:19:47  20930s] [0.05 - 0.10]: 83 (6.78%)
[03/15 08:19:47  20930s] [0.00 - 0.05]: 12 (0.98%)
[03/15 08:19:47  20930s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.11
[03/15 08:19:47  20930s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3039.1M
[03/15 08:19:47  20931s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.155, MEM:3039.1M
[03/15 08:19:47  20931s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3039.1M
[03/15 08:19:47  20931s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3039.1M
[03/15 08:19:47  20931s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3039.1M
[03/15 08:19:48  20931s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.127, MEM:3039.1M
[03/15 08:19:48  20931s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.213, MEM:3039.1M
[03/15 08:19:48  20931s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.213, MEM:3039.1M
[03/15 08:19:48  20931s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.22
[03/15 08:19:48  20931s] OPERPROF: Starting RefinePlace at level 1, MEM:3039.1M
[03/15 08:19:48  20931s] *** Starting refinePlace (5:48:51 mem=3039.1M) ***
[03/15 08:19:48  20931s] Total net bbox length = 1.026e+06 (5.543e+05 4.717e+05) (ext = 4.221e+04)
[03/15 08:19:48  20931s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:19:48  20931s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:19:48  20931s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3039.1M
[03/15 08:19:48  20931s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3039.1M
[03/15 08:19:48  20931s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.031, MEM:3039.1M
[03/15 08:19:48  20931s] default core: bins with density > 0.750 = 65.47 % ( 802 / 1225 )
[03/15 08:19:48  20931s] Density distribution unevenness ratio = 24.045%
[03/15 08:19:48  20931s] RPlace IncrNP: Rollback Lev = -3
[03/15 08:19:48  20931s] RPlace: Density =1.102222, incremental np is triggered.
[03/15 08:19:48  20931s] OPERPROF:     Starting spMPad at level 3, MEM:3039.1M
[03/15 08:19:48  20931s] OPERPROF:       Starting spContextMPad at level 4, MEM:3039.1M
[03/15 08:19:48  20931s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3039.1M
[03/15 08:19:48  20931s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.013, MEM:3039.1M
[03/15 08:19:48  20931s] nrCritNet: 1.97% ( 1132 / 57569 ) cutoffSlk: -390.6ps stdDelay: 14.5ps
[03/15 08:19:48  20931s] OPERPROF:     Starting npMain at level 3, MEM:3039.1M
[03/15 08:19:48  20931s] incrNP th 1.000, 0.100
[03/15 08:19:49  20932s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 08:19:49  20932s] SP #FI/SF FL/PI 108/20827 29197/3732
[03/15 08:19:49  20932s] OPERPROF:       Starting npPlace at level 4, MEM:3067.1M
[03/15 08:19:49  20932s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 08:19:49  20932s] No instances found in the vector
[03/15 08:19:49  20932s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3087.1M, DRC: 0)
[03/15 08:19:49  20932s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:19:54  20937s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 08:19:54  20937s] No instances found in the vector
[03/15 08:19:54  20937s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3112.1M, DRC: 0)
[03/15 08:19:54  20937s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:19:59  20943s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 08:19:59  20943s] No instances found in the vector
[03/15 08:19:59  20943s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3114.6M, DRC: 0)
[03/15 08:19:59  20943s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:20:05  20948s] OPERPROF:       Finished npPlace at level 4, CPU:15.850, REAL:15.866, MEM:3118.1M
[03/15 08:20:05  20948s] OPERPROF:     Finished npMain at level 3, CPU:16.780, REAL:16.785, MEM:3118.1M
[03/15 08:20:05  20948s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3118.1M
[03/15 08:20:05  20948s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.031, MEM:3118.1M
[03/15 08:20:05  20948s] default core: bins with density > 0.750 = 66.12 % ( 810 / 1225 )
[03/15 08:20:05  20948s] Density distribution unevenness ratio = 23.884%
[03/15 08:20:05  20948s] RPlace postIncrNP: Density = 1.102222 -> 1.005556.
[03/15 08:20:05  20948s] RPlace postIncrNP Info: Density distribution changes:
[03/15 08:20:05  20948s] [1.10+      ] :	 1 (0.08%) -> 0 (0.00%)
[03/15 08:20:05  20948s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 08:20:05  20948s] [1.00 - 1.05] :	 11 (0.90%) -> 2 (0.16%)
[03/15 08:20:05  20948s] [0.95 - 1.00] :	 81 (6.61%) -> 85 (6.94%)
[03/15 08:20:05  20948s] [0.90 - 0.95] :	 289 (23.59%) -> 281 (22.94%)
[03/15 08:20:05  20948s] [0.85 - 0.90] :	 219 (17.88%) -> 227 (18.53%)
[03/15 08:20:05  20948s] [0.80 - 0.85] :	 100 (8.16%) -> 117 (9.55%)
[03/15 08:20:05  20948s] [CPU] RefinePlace/IncrNP (cpu=0:00:17.3, real=0:00:17.0, mem=3118.1MB) @(5:48:51 - 5:49:09).
[03/15 08:20:05  20948s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:17.250, REAL:17.256, MEM:3118.1M
[03/15 08:20:05  20948s] Move report: incrNP moves 31742 insts, mean move: 2.42 um, max move: 40.20 um
[03/15 08:20:05  20948s] 	Max move on inst (ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_24088_0): (571.40, 517.60) --> (554.60, 541.00)
[03/15 08:20:05  20948s] Move report: Timing Driven Placement moves 31742 insts, mean move: 2.42 um, max move: 40.20 um
[03/15 08:20:05  20948s] 	Max move on inst (ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_24088_0): (571.40, 517.60) --> (554.60, 541.00)
[03/15 08:20:05  20948s] 	Runtime: CPU: 0:00:17.3 REAL: 0:00:17.0 MEM: 3118.1MB
[03/15 08:20:05  20948s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3118.1M
[03/15 08:20:05  20948s] Starting refinePlace ...
[03/15 08:20:05  20948s] ** Cut row section cpu time 0:00:00.0.
[03/15 08:20:05  20948s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 08:20:06  20950s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=3118.1MB) @(5:49:09 - 5:49:10).
[03/15 08:20:06  20950s] Move report: preRPlace moves 17263 insts, mean move: 0.59 um, max move: 5.60 um
[03/15 08:20:06  20950s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4945_0): (416.60, 474.40) --> (414.60, 478.00)
[03/15 08:20:06  20950s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
[03/15 08:20:07  20950s] wireLenOptFixPriorityInst 9106 inst fixed
[03/15 08:20:07  20950s] Placement tweakage begins.
[03/15 08:20:07  20950s] wire length = 1.179e+06
[03/15 08:20:10  20953s] wire length = 1.150e+06
[03/15 08:20:10  20953s] Placement tweakage ends.
[03/15 08:20:10  20953s] Move report: tweak moves 7885 insts, mean move: 1.80 um, max move: 10.40 um
[03/15 08:20:10  20953s] 	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/FE_RC_23328_0): (587.00, 247.60) --> (597.40, 247.60)
[03/15 08:20:10  20953s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.1, real=0:00:03.0, mem=3118.1MB) @(5:49:10 - 5:49:13).
[03/15 08:20:10  20953s] 
[03/15 08:20:10  20953s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:20:11  20954s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:20:11  20954s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3118.1MB) @(5:49:13 - 5:49:15).
[03/15 08:20:11  20954s] Move report: Detail placement moves 21544 insts, mean move: 1.03 um, max move: 10.40 um
[03/15 08:20:11  20954s] 	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/FE_RC_23328_0): (587.00, 247.60) --> (597.40, 247.60)
[03/15 08:20:11  20954s] 	Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 3118.1MB
[03/15 08:20:11  20954s] Statistics of distance of Instance movement in refine placement:
[03/15 08:20:11  20954s]   maximum (X+Y) =        40.20 um
[03/15 08:20:11  20954s]   inst (ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_24088_0) with max move: (571.4, 517.6) -> (554.6, 541)
[03/15 08:20:11  20954s]   mean    (X+Y) =         2.46 um
[03/15 08:20:11  20954s] Total instances flipped for legalization: 5149
[03/15 08:20:11  20954s] Summary Report:
[03/15 08:20:11  20954s] Instances move: 35389 (out of 53756 movable)
[03/15 08:20:11  20954s] Instances flipped: 5149
[03/15 08:20:11  20954s] Mean displacement: 2.46 um
[03/15 08:20:11  20954s] Max displacement: 40.20 um (Instance: ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/FE_RC_24088_0) (571.4, 517.6) -> (554.6, 541)
[03/15 08:20:11  20954s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/15 08:20:11  20954s] Total instances moved : 35389
[03/15 08:20:11  20954s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:6.060, REAL:6.014, MEM:3118.1M
[03/15 08:20:11  20954s] Total net bbox length = 9.978e+05 (5.264e+05 4.715e+05) (ext = 4.215e+04)
[03/15 08:20:11  20954s] Runtime: CPU: 0:00:23.5 REAL: 0:00:23.0 MEM: 3118.1MB
[03/15 08:20:11  20954s] [CPU] RefinePlace/total (cpu=0:00:23.5, real=0:00:23.0, mem=3118.1MB) @(5:48:51 - 5:49:15).
[03/15 08:20:11  20954s] *** Finished refinePlace (5:49:15 mem=3118.1M) ***
[03/15 08:20:11  20954s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.22
[03/15 08:20:11  20954s] OPERPROF: Finished RefinePlace at level 1, CPU:23.490, REAL:23.459, MEM:3118.1M
[03/15 08:20:11  20954s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3118.1M
[03/15 08:20:11  20955s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.137, MEM:3118.1M
[03/15 08:20:12  20955s] Finished re-routing un-routed nets (0:00:00.1 3118.1M)
[03/15 08:20:12  20955s] 
[03/15 08:20:12  20955s] OPERPROF: Starting DPlace-Init at level 1, MEM:3118.1M
[03/15 08:20:12  20955s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3118.1M
[03/15 08:20:12  20956s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.127, MEM:3118.1M
[03/15 08:20:12  20956s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.220, MEM:3118.1M
[03/15 08:20:13  20956s] 
[03/15 08:20:13  20956s] Density : 0.6543
[03/15 08:20:13  20956s] Max route overflow : 0.0000
[03/15 08:20:13  20956s] 
[03/15 08:20:13  20956s] 
[03/15 08:20:13  20956s] *** Finish Physical Update (cpu=0:00:25.8 real=0:00:26.0 mem=3118.1M) ***
[03/15 08:20:13  20956s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.11
[03/15 08:20:13  20957s] ** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -874.346 Density 65.43
[03/15 08:20:13  20957s] Recovering Place ECO bump
[03/15 08:20:13  20957s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3118.1M
[03/15 08:20:13  20957s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3118.1M
[03/15 08:20:14  20957s] Active Path Group: reg2reg  
[03/15 08:20:14  20957s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:20:14  20957s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:20:14  20957s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:20:14  20957s] |  -0.383|   -0.910|-739.580| -874.346|    65.43%|   0:00:00.0| 3118.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
[03/15 08:20:16  20960s] |  -0.371|   -0.910|-738.673| -873.438|    65.43%|   0:00:02.0| 3118.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/15 08:20:22  20965s] |  -0.371|   -0.910|-738.932| -873.698|    65.43%|   0:00:06.0| 3118.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
[03/15 08:20:25  20968s] INFO (IMPSP-237): Unable to unplace mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7308_0 - no resize TGrid at inst's location.
[03/15 08:20:25  20968s] |  -0.370|   -0.910|-738.211| -872.976|    65.43%|   0:00:03.0| 3116.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/15 08:20:28  20971s] |  -0.370|   -0.910|-738.006| -872.772|    65.43%|   0:00:03.0| 3112.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/15 08:20:29  20972s] |  -0.366|   -0.910|-737.752| -872.517|    65.44%|   0:00:01.0| 3108.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/15 08:20:44  20987s] |  -0.366|   -0.910|-738.622| -873.387|    65.47%|   0:00:15.0| 3083.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/15 08:20:44  20987s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:20:44  20987s] 
[03/15 08:20:44  20987s] *** Finish Core Optimize Step (cpu=0:00:30.2 real=0:00:30.0 mem=3083.6M) ***
[03/15 08:20:44  20987s] Active Path Group: default 
[03/15 08:20:44  20987s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:20:44  20987s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:20:44  20987s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:20:44  20987s] |  -0.910|   -0.910|-134.765| -873.387|    65.47%|   0:00:00.0| 3083.6M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:20:46  20990s] |  -0.910|   -0.910|-134.759| -873.381|    65.47%|   0:00:02.0| 3102.7M|   WC_VIEW|  default| out[33]                                            |
[03/15 08:20:46  20990s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:20:46  20990s] 
[03/15 08:20:46  20990s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=3102.7M) ***
[03/15 08:20:46  20990s] 
[03/15 08:20:46  20990s] *** Finished Optimize Step Cumulative (cpu=0:00:32.7 real=0:00:32.0 mem=3102.7M) ***
[03/15 08:20:47  20990s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3102.7M
[03/15 08:20:47  20990s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:3102.7M
[03/15 08:20:47  20990s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3102.7M
[03/15 08:20:47  20990s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3102.7M
[03/15 08:20:47  20990s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3102.7M
[03/15 08:20:47  20990s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.124, MEM:3102.7M
[03/15 08:20:47  20990s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.210, MEM:3102.7M
[03/15 08:20:47  20990s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.210, MEM:3102.7M
[03/15 08:20:47  20990s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.23
[03/15 08:20:47  20990s] OPERPROF: Starting RefinePlace at level 1, MEM:3102.7M
[03/15 08:20:47  20990s] *** Starting refinePlace (5:49:51 mem=3102.7M) ***
[03/15 08:20:47  20990s] Total net bbox length = 9.985e+05 (5.267e+05 4.718e+05) (ext = 4.215e+04)
[03/15 08:20:47  20990s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:20:47  20990s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3102.7M
[03/15 08:20:47  20990s] Starting refinePlace ...
[03/15 08:20:47  20991s] 
[03/15 08:20:47  20991s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:20:48  20991s] Move report: legalization moves 1 insts, mean move: 0.40 um, max move: 0.40 um
[03/15 08:20:48  20991s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC1894_n3031): (567.00, 121.60) --> (567.40, 121.60)
[03/15 08:20:48  20991s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3102.7MB) @(5:49:51 - 5:49:52).
[03/15 08:20:48  20991s] Move report: Detail placement moves 1 insts, mean move: 0.40 um, max move: 0.40 um
[03/15 08:20:48  20991s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC1894_n3031): (567.00, 121.60) --> (567.40, 121.60)
[03/15 08:20:48  20991s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3102.7MB
[03/15 08:20:48  20991s] Statistics of distance of Instance movement in refine placement:
[03/15 08:20:48  20991s]   maximum (X+Y) =         0.40 um
[03/15 08:20:48  20991s]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC1894_n3031) with max move: (567, 121.6) -> (567.4, 121.6)
[03/15 08:20:48  20991s]   mean    (X+Y) =         0.40 um
[03/15 08:20:48  20991s] Summary Report:
[03/15 08:20:48  20991s] Instances move: 1 (out of 53804 movable)
[03/15 08:20:48  20991s] Instances flipped: 0
[03/15 08:20:48  20991s] Mean displacement: 0.40 um
[03/15 08:20:48  20991s] Max displacement: 0.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC1894_n3031) (567, 121.6) -> (567.4, 121.6)
[03/15 08:20:48  20991s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 08:20:48  20991s] Total instances moved : 1
[03/15 08:20:48  20991s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.010, REAL:1.004, MEM:3102.7M
[03/15 08:20:48  20991s] Total net bbox length = 9.985e+05 (5.267e+05 4.718e+05) (ext = 4.215e+04)
[03/15 08:20:48  20991s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3102.7MB
[03/15 08:20:48  20991s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3102.7MB) @(5:49:51 - 5:49:52).
[03/15 08:20:48  20991s] *** Finished refinePlace (5:49:52 mem=3102.7M) ***
[03/15 08:20:48  20991s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.23
[03/15 08:20:48  20991s] OPERPROF: Finished RefinePlace at level 1, CPU:1.170, REAL:1.173, MEM:3102.7M
[03/15 08:20:48  20992s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3102.7M
[03/15 08:20:49  20992s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.141, MEM:3102.7M
[03/15 08:20:49  20992s] Finished re-routing un-routed nets (0:00:00.0 3102.7M)
[03/15 08:20:49  20992s] 
[03/15 08:20:49  20992s] OPERPROF: Starting DPlace-Init at level 1, MEM:3102.7M
[03/15 08:20:49  20992s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3102.7M
[03/15 08:20:49  20992s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.126, MEM:3102.7M
[03/15 08:20:49  20992s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.235, MEM:3102.7M
[03/15 08:20:49  20993s] 
[03/15 08:20:49  20993s] Density : 0.6547
[03/15 08:20:49  20993s] Max route overflow : 0.0000
[03/15 08:20:49  20993s] 
[03/15 08:20:49  20993s] 
[03/15 08:20:49  20993s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3102.7M) ***
[03/15 08:20:50  20993s] ** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -873.381 Density 65.47
[03/15 08:20:50  20993s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.910|-134.759|
|reg2reg   |-0.366|-738.622|
|HEPG      |-0.366|-738.622|
|All Paths |-0.910|-873.381|
+----------+------+--------+

[03/15 08:20:50  20993s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:20:50  20993s] Layer 3 has 251 constrained nets 
[03/15 08:20:50  20993s] Layer 7 has 1122 constrained nets 
[03/15 08:20:50  20993s] **** End NDR-Layer Usage Statistics ****
[03/15 08:20:50  20993s] 
[03/15 08:20:50  20993s] *** Finish post-CTS Setup Fixing (cpu=0:48:12 real=0:48:09 mem=3102.7M) ***
[03/15 08:20:50  20993s] 
[03/15 08:20:50  20993s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.5
[03/15 08:20:50  20993s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3067.6M
[03/15 08:20:50  20993s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.144, MEM:3067.6M
[03/15 08:20:50  20993s] TotalInstCnt at PhyDesignMc Destruction: 53,912
[03/15 08:20:51  20994s] (I,S,L,T): WC_VIEW: 154.431, 70.6015, 2.61386, 227.646
[03/15 08:20:51  20994s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.16
[03/15 08:20:51  20994s] *** SetupOpt [finish] : cpu/real = 0:48:22.9/0:48:19.5 (1.0), totSession cpu/real = 5:49:54.3/9:42:56.8 (0.6), mem = 3067.6M
[03/15 08:20:51  20994s] 
[03/15 08:20:51  20994s] =============================================================================================
[03/15 08:20:51  20994s]  Step TAT Report for WnsOpt #2
[03/15 08:20:51  20994s] =============================================================================================
[03/15 08:20:51  20994s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:20:51  20994s] ---------------------------------------------------------------------------------------------
[03/15 08:20:51  20994s] [ SkewClock              ]      4   0:00:30.0  (   1.0 % )     0:00:49.6 /  0:00:49.0    1.0
[03/15 08:20:51  20994s] [ AreaOpt                ]      3   0:00:09.4  (   0.3 % )     0:01:40.8 /  0:01:40.9    1.0
[03/15 08:20:51  20994s] [ RefinePlace            ]      4   0:01:05.8  (   2.3 % )     0:01:06.6 /  0:01:06.7    1.0
[03/15 08:20:51  20994s] [ QThreadMaster          ]      1   0:00:15.8  (   0.5 % )     0:00:15.8 /  0:00:15.1    1.0
[03/15 08:20:51  20994s] [ SlackTraversorInit     ]      8   0:00:03.7  (   0.1 % )     0:00:03.7 /  0:00:03.7    1.0
[03/15 08:20:51  20994s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 08:20:51  20994s] [ PowerInterfaceInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:20:51  20994s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:20:51  20994s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 08:20:51  20994s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:20:51  20994s] [ TransformInit          ]      1   0:00:07.4  (   0.3 % )     0:00:07.4 /  0:00:07.4    1.0
[03/15 08:20:51  20994s] [ SmallTnsOpt            ]     10   0:00:00.0  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/15 08:20:51  20994s] [ OptSingleIteration     ]    741   0:00:04.8  (   0.2 % )     0:45:52.0 /  0:45:55.9    1.0
[03/15 08:20:51  20994s] [ OptGetWeight           ]   1423   0:00:13.0  (   0.4 % )     0:00:13.0 /  0:00:12.9    1.0
[03/15 08:20:51  20994s] [ OptEval                ]   1423   0:43:17.9  (  89.6 % )     0:43:17.9 /  0:43:21.7    1.0
[03/15 08:20:51  20994s] [ OptCommit              ]   1423   0:00:10.3  (   0.4 % )     0:00:10.3 /  0:00:10.3    1.0
[03/15 08:20:51  20994s] [ IncrTimingUpdate       ]   1047   0:00:56.6  (   2.0 % )     0:00:56.6 /  0:00:56.7    1.0
[03/15 08:20:51  20994s] [ PostCommitDelayUpdate  ]   1567   0:00:08.8  (   0.3 % )     0:00:37.0 /  0:00:37.0    1.0
[03/15 08:20:51  20994s] [ IncrDelayCalc          ]   4557   0:00:28.2  (   1.0 % )     0:00:28.2 /  0:00:28.2    1.0
[03/15 08:20:51  20994s] [ SetupOptGetWorkingSet  ]   1798   0:00:17.1  (   0.6 % )     0:00:17.1 /  0:00:16.8    1.0
[03/15 08:20:51  20994s] [ SetupOptGetActiveNode  ]   1798   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.5
[03/15 08:20:51  20994s] [ SetupOptSlackGraph     ]    728   0:00:19.9  (   0.7 % )     0:00:19.9 /  0:00:20.2    1.0
[03/15 08:20:51  20994s] [ MISC                   ]          0:00:09.0  (   0.3 % )     0:00:09.0 /  0:00:09.0    1.0
[03/15 08:20:51  20994s] ---------------------------------------------------------------------------------------------
[03/15 08:20:51  20994s]  WnsOpt #2 TOTAL                    0:48:19.5  ( 100.0 % )     0:48:19.5 /  0:48:22.9    1.0
[03/15 08:20:51  20994s] ---------------------------------------------------------------------------------------------
[03/15 08:20:51  20994s] 
[03/15 08:20:51  20994s] End: GigaOpt Optimization in WNS mode
[03/15 08:20:51  20994s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 08:20:51  20994s] optDesignOneStep: Power Flow
[03/15 08:20:51  20994s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 08:20:51  20994s] Deleting Lib Analyzer.
[03/15 08:20:51  20994s] Begin: GigaOpt Optimization in TNS mode
[03/15 08:20:51  20994s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/15 08:20:51  20994s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:20:51  20994s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:20:51  20994s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:49:54.6/9:42:57.1 (0.6), mem = 2948.6M
[03/15 08:20:51  20994s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.17
[03/15 08:20:52  20995s] (I,S,L,T): WC_VIEW: 154.431, 70.6015, 2.61386, 227.646
[03/15 08:20:52  20995s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:20:52  20995s] ### Creating PhyDesignMc. totSessionCpu=5:49:55 mem=2948.6M
[03/15 08:20:52  20995s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 08:20:52  20995s] OPERPROF: Starting DPlace-Init at level 1, MEM:2948.6M
[03/15 08:20:52  20995s] z: 2, totalTracks: 1
[03/15 08:20:52  20995s] z: 4, totalTracks: 1
[03/15 08:20:52  20995s] z: 6, totalTracks: 1
[03/15 08:20:52  20995s] z: 8, totalTracks: 1
[03/15 08:20:52  20995s] #spOpts: N=65 mergeVia=F 
[03/15 08:20:52  20995s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2948.6M
[03/15 08:20:52  20995s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:2948.6M
[03/15 08:20:52  20995s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2948.6MB).
[03/15 08:20:52  20995s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.209, MEM:2948.6M
[03/15 08:20:52  20995s] TotalInstCnt at PhyDesignMc Initialization: 53,912
[03/15 08:20:52  20995s] ### Creating PhyDesignMc, finished. totSessionCpu=5:49:56 mem=2948.6M
[03/15 08:20:52  20995s] ### Creating RouteCongInterface, started
[03/15 08:20:52  20996s] 
[03/15 08:20:52  20996s] Creating Lib Analyzer ...
[03/15 08:20:52  20996s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 08:20:52  20996s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 08:20:52  20996s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 08:20:52  20996s] 
[03/15 08:20:53  20997s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:49:57 mem=2952.6M
[03/15 08:20:53  20997s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:49:57 mem=2952.6M
[03/15 08:20:53  20997s] Creating Lib Analyzer, finished. 
[03/15 08:20:53  20997s] 
[03/15 08:20:53  20997s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:20:53  20997s] 
[03/15 08:20:53  20997s] #optDebug: {0, 1.200}
[03/15 08:20:53  20997s] ### Creating RouteCongInterface, finished
[03/15 08:20:53  20997s] ### Creating LA Mngr. totSessionCpu=5:49:57 mem=2952.6M
[03/15 08:20:53  20997s] ### Creating LA Mngr, finished. totSessionCpu=5:49:57 mem=2952.6M
[03/15 08:20:59  21002s] *info: 251 clock nets excluded
[03/15 08:20:59  21002s] *info: 2 special nets excluded.
[03/15 08:20:59  21002s] *info: 203 no-driver nets excluded.
[03/15 08:20:59  21002s] *info: 111 nets with fixed/cover wires excluded.
[03/15 08:21:01  21004s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.6
[03/15 08:21:01  21004s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/15 08:21:01  21005s] ** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -873.381 Density 65.47
[03/15 08:21:01  21005s] Optimizer TNS Opt
[03/15 08:21:01  21005s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.910|-134.759|
|reg2reg   |-0.366|-738.622|
|HEPG      |-0.366|-738.622|
|All Paths |-0.910|-873.381|
+----------+------+--------+

[03/15 08:21:02  21005s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.366ns TNS -738.621ns; HEPG WNS -0.366ns TNS -738.621ns; all paths WNS -0.910ns TNS -873.380ns; Real time 0:55:11
[03/15 08:21:02  21005s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2971.7M
[03/15 08:21:02  21005s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2971.7M
[03/15 08:21:02  21005s] Active Path Group: reg2reg  
[03/15 08:21:02  21005s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:21:02  21005s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:21:02  21005s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:21:02  21005s] |  -0.366|   -0.910|-738.622| -873.381|    65.47%|   0:00:00.0| 2987.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/15 08:23:29  21153s] |  -0.367|   -0.910|-732.497| -867.256|    65.48%|   0:02:27.0| 3028.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/15 08:23:39  21163s] |  -0.367|   -0.910|-732.324| -867.083|    65.48%|   0:00:10.0| 3028.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/15 08:24:35  21219s] |  -0.358|   -0.910|-730.717| -865.476|    65.52%|   0:00:56.0| 3028.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:28:30  21454s] |  -0.358|   -0.910|-711.352| -846.111|    65.52%|   0:03:55.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:28:36  21459s] |  -0.358|   -0.910|-711.270| -846.029|    65.52%|   0:00:06.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:29:22  21506s] |  -0.356|   -0.910|-710.514| -845.273|    65.58%|   0:00:46.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:31:40  21644s] |  -0.356|   -0.910|-710.196| -844.956|    65.58%|   0:02:18.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:31:54  21658s] |  -0.356|   -0.910|-710.183| -844.942|    65.58%|   0:00:14.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:32:09  21674s] |  -0.355|   -0.910|-709.033| -843.792|    65.62%|   0:00:15.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:33:23  21748s] |  -0.355|   -0.910|-704.677| -839.436|    65.62%|   0:01:14.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:33:24  21748s] |  -0.355|   -0.910|-704.644| -839.403|    65.62%|   0:00:01.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:33:31  21755s] |  -0.355|   -0.910|-704.377| -839.135|    65.62%|   0:00:07.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:33:32  21757s] |  -0.355|   -0.910|-703.337| -838.096|    65.66%|   0:00:01.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:33:33  21757s] |  -0.355|   -0.910|-703.331| -838.091|    65.66%|   0:00:01.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:34:00  21785s] |  -0.355|   -0.910|-703.265| -838.024|    65.66%|   0:00:27.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:34:01  21785s] |  -0.355|   -0.910|-703.265| -838.024|    65.67%|   0:00:01.0| 3067.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:35:05  21850s] |  -0.355|   -0.910|-686.596| -821.355|    65.68%|   0:01:04.0| 3074.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 08:35:06  21850s] |  -0.355|   -0.910|-686.363| -821.122|    65.68%|   0:00:01.0| 3074.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
[03/15 08:35:16  21860s] |  -0.355|   -0.910|-683.348| -818.107|    65.71%|   0:00:10.0| 3075.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:35:16  21861s] |  -0.355|   -0.910|-683.246| -818.005|    65.71%|   0:00:00.0| 3075.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:36:06  21910s] |  -0.355|   -0.910|-683.098| -817.857|    65.71%|   0:00:50.0| 3082.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:36:11  21915s] |  -0.355|   -0.910|-682.583| -817.342|    65.74%|   0:00:05.0| 3082.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:36:11  21916s] |  -0.355|   -0.910|-682.324| -817.083|    65.74%|   0:00:00.0| 3082.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:37:00  21965s] |  -0.355|   -0.910|-682.003| -816.762|    65.74%|   0:00:49.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:37:07  21971s] |  -0.355|   -0.910|-678.268| -813.027|    65.78%|   0:00:07.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/15 08:37:07  21972s] |  -0.355|   -0.910|-678.243| -813.002|    65.78%|   0:00:00.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/15 08:37:08  21973s] |  -0.355|   -0.910|-677.678| -812.437|    65.80%|   0:00:01.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/15 08:37:09  21973s] |  -0.355|   -0.910|-677.629| -812.388|    65.79%|   0:00:01.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/15 08:37:10  21975s] |  -0.355|   -0.910|-677.510| -812.269|    65.80%|   0:00:01.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/15 08:37:21  21986s] |  -0.355|   -0.910|-662.207| -796.966|    65.81%|   0:00:11.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 08:37:21  21986s] |  -0.355|   -0.910|-662.161| -796.920|    65.81%|   0:00:00.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 08:37:22  21987s] |  -0.355|   -0.910|-662.028| -796.787|    65.83%|   0:00:01.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 08:37:32  21997s] |  -0.355|   -0.910|-652.474| -787.233|    65.84%|   0:00:10.0| 3085.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 08:37:34  21998s] |  -0.355|   -0.910|-650.641| -785.401|    65.85%|   0:00:02.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 08:37:34  21999s] |  -0.355|   -0.910|-650.597| -785.357|    65.86%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 08:37:34  21999s] |  -0.355|   -0.910|-650.594| -785.353|    65.86%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 08:37:35  22000s] |  -0.355|   -0.910|-650.563| -785.323|    65.86%|   0:00:01.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 08:37:35  22000s] |  -0.355|   -0.910|-650.526| -785.285|    65.86%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 08:37:39  22004s] |  -0.355|   -0.910|-634.547| -769.306|    65.86%|   0:00:04.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
[03/15 08:37:39  22004s] |  -0.355|   -0.910|-634.535| -769.294|    65.86%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
[03/15 08:37:41  22005s] |  -0.355|   -0.910|-634.062| -768.820|    65.88%|   0:00:02.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
[03/15 08:37:41  22006s] |  -0.355|   -0.910|-633.993| -768.752|    65.88%|   0:00:00.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
[03/15 08:37:42  22007s] |  -0.355|   -0.910|-633.984| -768.743|    65.88%|   0:00:01.0| 3086.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_14_/D  |
[03/15 08:37:49  22014s] |  -0.355|   -0.910|-619.090| -753.849|    65.88%|   0:00:07.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
[03/15 08:37:59  22024s] |  -0.355|   -0.910|-615.101| -749.860|    65.89%|   0:00:10.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
[03/15 08:38:00  22024s] |  -0.355|   -0.910|-614.552| -749.311|    65.90%|   0:00:01.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
[03/15 08:38:12  22037s] |  -0.355|   -0.910|-614.448| -749.207|    65.90%|   0:00:12.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
[03/15 08:38:34  22059s] |  -0.355|   -0.910|-611.400| -746.159|    65.90%|   0:00:22.0| 3089.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
[03/15 08:38:43  22068s] |  -0.355|   -0.910|-611.422| -746.181|    65.93%|   0:00:09.0| 3090.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
[03/15 08:38:53  22078s] |  -0.355|   -0.910|-594.282| -729.041|    65.94%|   0:00:10.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/15 08:38:53  22078s] |  -0.355|   -0.910|-594.199| -728.958|    65.94%|   0:00:00.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/15 08:38:54  22079s] |  -0.355|   -0.910|-592.118| -726.877|    65.95%|   0:00:01.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/15 08:38:56  22081s] |  -0.355|   -0.910|-592.111| -726.870|    65.96%|   0:00:02.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/15 08:38:56  22081s] |  -0.355|   -0.910|-591.951| -726.710|    65.96%|   0:00:00.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/15 08:38:57  22082s] |  -0.355|   -0.910|-591.940| -726.699|    65.96%|   0:00:01.0| 3093.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_11_/D  |
[03/15 08:39:02  22087s] |  -0.355|   -0.910|-584.439| -719.198|    65.97%|   0:00:05.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
[03/15 08:39:09  22094s] |  -0.355|   -0.910|-584.117| -718.876|    65.97%|   0:00:07.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D   |
[03/15 08:39:14  22099s] |  -0.355|   -0.910|-581.226| -715.985|    65.98%|   0:00:05.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
[03/15 08:39:29  22114s] |  -0.355|   -0.910|-581.095| -715.854|    65.98%|   0:00:15.0| 3095.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_/D   |
[03/15 08:39:29  22114s] |  -0.355|   -0.910|-580.534| -715.292|    65.98%|   0:00:00.0| 3095.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_/D   |
[03/15 08:39:30  22115s] |  -0.355|   -0.910|-580.521| -715.280|    65.98%|   0:00:01.0| 3095.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D   |
[03/15 08:39:41  22126s] |  -0.355|   -0.910|-580.798| -715.557|    65.99%|   0:00:11.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
[03/15 08:39:41  22126s] |  -0.355|   -0.910|-580.645| -715.404|    66.00%|   0:00:00.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
[03/15 08:39:44  22129s] |  -0.355|   -0.910|-580.627| -715.386|    66.01%|   0:00:03.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
[03/15 08:39:48  22133s] |  -0.355|   -0.910|-562.523| -697.282|    66.02%|   0:00:04.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
[03/15 08:39:49  22134s] |  -0.355|   -0.910|-561.327| -696.086|    66.04%|   0:00:01.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
[03/15 08:39:50  22134s] |  -0.355|   -0.910|-561.305| -696.065|    66.04%|   0:00:01.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
[03/15 08:39:51  22136s] |  -0.355|   -0.910|-561.216| -695.975|    66.04%|   0:00:01.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
[03/15 08:39:51  22136s] |  -0.355|   -0.910|-560.893| -695.652|    66.05%|   0:00:00.0| 3096.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
[03/15 08:39:54  22139s] |  -0.355|   -0.910|-560.884| -695.643|    66.05%|   0:00:03.0| 3097.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
[03/15 08:39:55  22140s] |  -0.355|   -0.910|-560.085| -694.844|    66.05%|   0:00:01.0| 3097.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
[03/15 08:39:55  22140s] |  -0.355|   -0.910|-560.075| -694.834|    66.05%|   0:00:00.0| 3097.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_14_/D  |
[03/15 08:39:57  22142s] |  -0.355|   -0.910|-547.868| -682.627|    66.06%|   0:00:02.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 08:39:58  22143s] |  -0.355|   -0.910|-547.786| -682.545|    66.06%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 08:39:58  22143s] |  -0.355|   -0.910|-546.570| -681.329|    66.06%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 08:39:58  22143s] |  -0.355|   -0.910|-546.555| -681.314|    66.06%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 08:39:59  22144s] |  -0.355|   -0.910|-546.549| -681.308|    66.06%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 08:40:07  22152s] |  -0.355|   -0.910|-539.994| -674.753|    66.07%|   0:00:08.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
[03/15 08:40:08  22153s] |  -0.355|   -0.910|-539.951| -674.710|    66.07%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
[03/15 08:40:09  22153s] |  -0.355|   -0.910|-537.594| -672.353|    66.08%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
[03/15 08:40:18  22163s] |  -0.355|   -0.910|-522.686| -657.445|    66.09%|   0:00:09.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/15 08:40:19  22163s] |  -0.355|   -0.910|-521.802| -656.561|    66.09%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_10_/D  |
[03/15 08:40:19  22164s] |  -0.355|   -0.910|-521.032| -655.791|    66.09%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 08:40:20  22165s] |  -0.355|   -0.910|-520.905| -655.664|    66.10%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 08:40:21  22166s] |  -0.355|   -0.910|-519.138| -653.896|    66.10%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 08:40:29  22174s] |  -0.355|   -0.910|-519.092| -653.851|    66.10%|   0:00:08.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 08:40:29  22174s] |  -0.355|   -0.910|-518.961| -653.720|    66.11%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_7_/D    |
[03/15 08:40:30  22175s] |  -0.355|   -0.910|-517.822| -652.581|    66.11%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_7_/D    |
[03/15 08:40:31  22176s] |  -0.355|   -0.910|-517.815| -652.575|    66.11%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
[03/15 08:40:33  22178s] |  -0.355|   -0.910|-517.765| -652.524|    66.12%|   0:00:02.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
[03/15 08:40:35  22180s] |  -0.355|   -0.910|-517.739| -652.498|    66.12%|   0:00:02.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 08:40:36  22181s] |  -0.355|   -0.910|-517.630| -652.389|    66.12%|   0:00:01.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 08:40:36  22181s] |  -0.355|   -0.910|-517.566| -652.325|    66.12%|   0:00:00.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 08:40:39  22184s] |  -0.355|   -0.910|-503.145| -637.904|    66.13%|   0:00:03.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/15 08:40:39  22184s] |  -0.355|   -0.910|-502.211| -636.969|    66.13%|   0:00:00.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/15 08:40:39  22184s] |  -0.355|   -0.910|-501.096| -635.855|    66.13%|   0:00:00.0| 3098.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 08:40:41  22186s] |  -0.355|   -0.910|-500.311| -635.070|    66.13%|   0:00:02.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 08:40:41  22186s] |  -0.355|   -0.910|-499.624| -634.383|    66.13%|   0:00:00.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 08:40:44  22189s] |  -0.355|   -0.910|-491.618| -626.377|    66.14%|   0:00:03.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
[03/15 08:40:44  22189s] |  -0.355|   -0.910|-490.953| -625.712|    66.14%|   0:00:00.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
[03/15 08:40:45  22190s] |  -0.355|   -0.910|-489.886| -624.645|    66.15%|   0:00:01.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
[03/15 08:40:45  22190s] |  -0.355|   -0.910|-489.844| -624.602|    66.15%|   0:00:00.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
[03/15 08:40:47  22192s] |  -0.355|   -0.910|-482.798| -617.559|    66.15%|   0:00:02.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 08:40:49  22194s] |  -0.355|   -0.910|-475.313| -610.074|    66.15%|   0:00:02.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_6_/D   |
[03/15 08:40:51  22196s] |  -0.355|   -0.910|-475.232| -609.993|    66.15%|   0:00:02.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_6_/D   |
[03/15 08:40:51  22196s] |  -0.355|   -0.910|-474.979| -609.740|    66.16%|   0:00:00.0| 3099.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_6_/D   |
[03/15 08:40:55  22200s] |  -0.355|   -0.910|-460.298| -595.060|    66.18%|   0:00:04.0| 3111.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 08:40:55  22200s] |        |         |        |         |          |            |        |          |         | eg_99_/E                                           |
[03/15 08:40:55  22200s] |  -0.355|   -0.910|-458.646| -593.407|    66.18%|   0:00:00.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_13_/D  |
[03/15 08:40:59  22204s] |  -0.355|   -0.910|-455.669| -590.430|    66.18%|   0:00:04.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_15_/D   |
[03/15 08:41:07  22212s] |  -0.355|   -0.910|-454.024| -588.785|    66.18%|   0:00:08.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
[03/15 08:41:08  22213s] |  -0.355|   -0.910|-454.017| -588.778|    66.18%|   0:00:01.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
[03/15 08:41:09  22214s] |  -0.355|   -0.910|-453.164| -587.926|    66.19%|   0:00:01.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
[03/15 08:41:09  22214s] |  -0.355|   -0.910|-453.151| -587.912|    66.19%|   0:00:00.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
[03/15 08:41:25  22230s] |  -0.355|   -0.910|-451.621| -586.383|    66.19%|   0:00:16.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
[03/15 08:41:33  22238s] |  -0.355|   -0.910|-451.544| -586.305|    66.19%|   0:00:08.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
[03/15 08:41:34  22239s] |  -0.355|   -0.910|-450.393| -585.154|    66.19%|   0:00:01.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
[03/15 08:41:34  22239s] |  -0.355|   -0.910|-449.822| -584.582|    66.19%|   0:00:00.0| 3111.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
[03/15 08:41:37  22242s] |  -0.355|   -0.910|-442.246| -577.006|    66.20%|   0:00:03.0| 3112.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_9_/D    |
[03/15 08:41:38  22243s] |  -0.355|   -0.910|-437.688| -572.449|    66.21%|   0:00:01.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 08:41:38  22243s] |        |         |        |         |          |            |        |          |         | eg_13_/E                                           |
[03/15 08:41:38  22243s] |  -0.355|   -0.910|-437.457| -572.217|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 08:41:38  22243s] |        |         |        |         |          |            |        |          |         | eg_13_/E                                           |
[03/15 08:41:38  22243s] |  -0.355|   -0.910|-437.115| -571.876|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 08:41:38  22243s] |        |         |        |         |          |            |        |          |         | eg_13_/E                                           |
[03/15 08:41:38  22243s] |  -0.355|   -0.910|-436.980| -571.740|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 08:41:38  22243s] |        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
[03/15 08:41:38  22243s] |  -0.355|   -0.910|-435.964| -570.725|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 08:41:38  22243s] |        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
[03/15 08:41:38  22244s] |  -0.355|   -0.910|-433.398| -568.159|    66.21%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 08:41:38  22244s] |        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
[03/15 08:41:39  22244s] |  -0.355|   -0.910|-428.686| -563.447|    66.21%|   0:00:01.0| 3112.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_9_/D    |
[03/15 08:41:40  22245s] |  -0.355|   -0.910|-428.499| -563.259|    66.21%|   0:00:01.0| 3112.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_9_/D    |
[03/15 08:41:40  22245s] |  -0.355|   -0.910|-426.661| -561.422|    66.23%|   0:00:00.0| 3112.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:41:40  22245s] |        |         |        |         |          |            |        |          |         | eg_44_/E                                           |
[03/15 08:41:41  22246s] |  -0.355|   -0.910|-426.569| -561.330|    66.23%|   0:00:01.0| 3112.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_9_/D    |
[03/15 08:41:47  22253s] |  -0.355|   -0.910|-421.638| -556.399|    66.23%|   0:00:06.0| 3113.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:41:47  22253s] |        |         |        |         |          |            |        |          |         | eg_93_/E                                           |
[03/15 08:41:48  22253s] |  -0.355|   -0.910|-420.619| -555.380|    66.23%|   0:00:01.0| 3113.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:41:48  22253s] |        |         |        |         |          |            |        |          |         | eg_93_/E                                           |
[03/15 08:41:48  22253s] |  -0.355|   -0.910|-419.821| -554.582|    66.24%|   0:00:00.0| 3113.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:41:48  22253s] |        |         |        |         |          |            |        |          |         | eg_93_/E                                           |
[03/15 08:41:48  22253s] |  -0.355|   -0.910|-419.543| -554.305|    66.24%|   0:00:00.0| 3113.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:41:48  22253s] |        |         |        |         |          |            |        |          |         | eg_78_/E                                           |
[03/15 08:41:48  22254s] |  -0.355|   -0.910|-418.400| -553.161|    66.24%|   0:00:00.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/15 08:41:49  22254s] |  -0.355|   -0.910|-417.970| -552.731|    66.24%|   0:00:01.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/15 08:41:50  22255s] |  -0.355|   -0.910|-417.861| -552.622|    66.24%|   0:00:01.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/15 08:41:50  22255s] |  -0.355|   -0.910|-417.780| -552.541|    66.24%|   0:00:00.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/15 08:41:53  22258s] |  -0.355|   -0.910|-410.307| -545.068|    66.26%|   0:00:03.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
[03/15 08:42:04  22269s] |  -0.355|   -0.910|-405.439| -540.200|    66.27%|   0:00:11.0| 3113.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
[03/15 08:42:06  22271s] |  -0.355|   -0.910|-402.395| -537.156|    66.27%|   0:00:02.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
[03/15 08:42:06  22271s] |  -0.355|   -0.910|-402.005| -536.766|    66.27%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
[03/15 08:42:07  22272s] |  -0.355|   -0.910|-401.504| -536.265|    66.30%|   0:00:01.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
[03/15 08:42:08  22273s] |  -0.355|   -0.910|-401.300| -536.061|    66.30%|   0:00:01.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
[03/15 08:42:30  22295s] |  -0.355|   -0.910|-398.214| -532.976|    66.30%|   0:00:22.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:42:30  22295s] |        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
[03/15 08:42:32  22297s] |  -0.355|   -0.910|-398.183| -532.944|    66.30%|   0:00:02.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:42:32  22297s] |        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
[03/15 08:42:34  22299s] |  -0.355|   -0.910|-397.204| -532.033|    66.31%|   0:00:02.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:42:34  22299s] |        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
[03/15 08:42:34  22300s] |  -0.355|   -0.910|-397.195| -532.024|    66.31%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:42:34  22300s] |        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
[03/15 08:42:43  22308s] |  -0.355|   -0.910|-393.586| -528.412|    66.32%|   0:00:09.0| 3151.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 08:42:43  22308s] |        |         |        |         |          |            |        |          |         | _reg_56_/E                                         |
[03/15 08:42:43  22309s] |  -0.355|   -0.910|-391.634| -526.460|    66.32%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
[03/15 08:42:47  22312s] |  -0.355|   -0.910|-389.127| -523.952|    66.32%|   0:00:04.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
[03/15 08:42:47  22313s] |  -0.355|   -0.910|-388.652| -523.476|    66.33%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
[03/15 08:42:48  22313s] |  -0.355|   -0.910|-388.601| -523.425|    66.33%|   0:00:01.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
[03/15 08:42:48  22313s] |  -0.355|   -0.910|-388.596| -523.420|    66.33%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
[03/15 08:42:48  22313s] |  -0.355|   -0.910|-388.520| -523.344|    66.33%|   0:00:00.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_14_/D  |
[03/15 08:43:06  22332s] |  -0.355|   -0.910|-384.748| -519.573|    66.34%|   0:00:18.0| 3151.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
[03/15 08:43:07  22332s] |  -0.355|   -0.910|-382.347| -517.171|    66.33%|   0:00:01.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
[03/15 08:43:08  22333s] |  -0.355|   -0.910|-382.347| -517.171|    66.34%|   0:00:01.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
[03/15 08:43:09  22334s] |  -0.355|   -0.910|-382.300| -517.124|    66.34%|   0:00:01.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
[03/15 08:43:09  22334s] |  -0.355|   -0.910|-382.276| -517.100|    66.34%|   0:00:00.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
[03/15 08:43:09  22335s] |  -0.355|   -0.910|-382.247| -517.072|    66.34%|   0:00:00.0| 3159.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
[03/15 08:43:15  22341s] |  -0.355|   -0.910|-379.737| -514.562|    66.36%|   0:00:06.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
[03/15 08:43:16  22341s] |  -0.355|   -0.910|-379.421| -514.245|    66.36%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
[03/15 08:43:17  22342s] |  -0.355|   -0.910|-377.578| -512.403|    66.37%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
[03/15 08:43:17  22342s] |  -0.355|   -0.910|-377.532| -512.356|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
[03/15 08:43:18  22343s] |  -0.355|   -0.910|-377.079| -511.904|    66.38%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 08:43:18  22343s] |        |         |        |         |          |            |        |          |         | eg_64_/E                                           |
[03/15 08:43:18  22343s] |  -0.355|   -0.910|-376.598| -511.423|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 08:43:18  22343s] |        |         |        |         |          |            |        |          |         | eg_64_/E                                           |
[03/15 08:43:19  22344s] |  -0.355|   -0.910|-376.105| -510.930|    66.37%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 08:43:19  22344s] |        |         |        |         |          |            |        |          |         | eg_64_/E                                           |
[03/15 08:43:19  22344s] |  -0.355|   -0.910|-375.945| -510.770|    66.37%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_5_/D   |
[03/15 08:43:27  22352s] |  -0.355|   -0.917|-371.429| -506.286|    66.38%|   0:00:08.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 08:43:29  22354s] |  -0.355|   -0.917|-371.415| -506.272|    66.38%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 08:43:30  22355s] |  -0.355|   -0.917|-371.413| -506.270|    66.38%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
[03/15 08:43:30  22356s] |  -0.355|   -0.917|-371.401| -506.257|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
[03/15 08:43:31  22356s] |  -0.355|   -0.917|-371.390| -506.247|    66.38%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
[03/15 08:43:31  22356s] |  -0.355|   -0.917|-371.381| -506.237|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
[03/15 08:43:33  22358s] |  -0.355|   -0.917|-367.625| -502.481|    66.38%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:43:33  22358s] |        |         |        |         |          |            |        |          |         | eg_1_/E                                            |
[03/15 08:43:33  22359s] |  -0.355|   -0.917|-367.312| -502.168|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:43:33  22359s] |        |         |        |         |          |            |        |          |         | eg_19_/E                                           |
[03/15 08:43:33  22359s] |  -0.355|   -0.917|-367.113| -501.969|    66.38%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:43:33  22359s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 08:43:35  22360s] |  -0.355|   -0.917|-366.165| -501.022|    66.38%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:43:35  22360s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 08:43:35  22360s] |  -0.355|   -0.917|-365.722| -500.578|    66.39%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:43:35  22360s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 08:43:38  22363s] |  -0.355|   -0.918|-363.020| -497.885|    66.39%|   0:00:03.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
[03/15 08:43:39  22364s] |  -0.355|   -0.918|-362.875| -497.740|    66.39%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
[03/15 08:43:39  22365s] |  -0.355|   -0.918|-362.610| -497.476|    66.40%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_5_/D   |
[03/15 08:43:48  22374s] |  -0.355|   -0.918|-359.439| -494.304|    66.40%|   0:00:09.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 08:43:49  22374s] |  -0.355|   -0.918|-359.265| -494.130|    66.40%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 08:43:49  22375s] |  -0.355|   -0.918|-359.049| -493.914|    66.41%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_4_/D   |
[03/15 08:43:49  22375s] |  -0.355|   -0.918|-359.002| -493.867|    66.41%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:43:49  22375s] |        |         |        |         |          |            |        |          |         | eg_50_/E                                           |
[03/15 08:43:54  22380s] |  -0.355|   -0.918|-357.289| -492.154|    66.41%|   0:00:05.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:43:54  22380s] |        |         |        |         |          |            |        |          |         | eg_1_/E                                            |
[03/15 08:43:55  22380s] |  -0.355|   -0.918|-357.145| -492.011|    66.41%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:43:55  22380s] |        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
[03/15 08:43:58  22383s] |  -0.355|   -0.918|-357.003| -491.869|    66.41%|   0:00:03.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:43:58  22383s] |        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
[03/15 08:43:58  22384s] |  -0.355|   -0.918|-356.998| -491.864|    66.41%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:43:58  22384s] |        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
[03/15 08:44:00  22385s] |  -0.355|   -0.918|-356.609| -491.475|    66.41%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 08:44:00  22385s] |        |         |        |         |          |            |        |          |         | _reg_59_/E                                         |
[03/15 08:44:00  22386s] |  -0.355|   -0.918|-356.421| -491.287|    66.42%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 08:44:00  22386s] |        |         |        |         |          |            |        |          |         | _reg_21_/E                                         |
[03/15 08:44:01  22386s] |  -0.355|   -0.918|-356.158| -491.023|    66.42%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 08:44:01  22386s] |        |         |        |         |          |            |        |          |         | _reg_36_/E                                         |
[03/15 08:44:03  22388s] |  -0.355|   -0.918|-356.085| -490.951|    66.42%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 08:44:03  22388s] |        |         |        |         |          |            |        |          |         | _reg_36_/E                                         |
[03/15 08:44:04  22389s] |  -0.355|   -0.918|-354.715| -489.581|    66.43%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 08:44:08  22393s] |  -0.355|   -0.918|-354.662| -489.527|    66.44%|   0:00:04.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 08:44:09  22394s] |  -0.355|   -0.918|-354.470| -489.336|    66.44%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 08:44:13  22398s] |  -0.355|   -0.918|-353.070| -487.957|    66.45%|   0:00:04.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 08:44:13  22398s] |  -0.355|   -0.918|-353.007| -487.894|    66.45%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 08:44:13  22398s] |  -0.355|   -0.918|-352.981| -487.869|    66.45%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 08:44:13  22398s] |  -0.355|   -0.918|-352.973| -487.860|    66.45%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 08:44:16  22402s] |  -0.355|   -0.918|-352.200| -487.088|    66.45%|   0:00:03.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 08:44:16  22402s] |        |         |        |         |          |            |        |          |         | _reg_43_/E                                         |
[03/15 08:44:18  22403s] |  -0.355|   -0.918|-350.881| -485.769|    66.46%|   0:00:02.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 08:44:18  22403s] |        |         |        |         |          |            |        |          |         | _reg_47_/E                                         |
[03/15 08:44:19  22404s] |  -0.355|   -0.918|-350.206| -485.094|    66.45%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 08:44:19  22404s] |        |         |        |         |          |            |        |          |         | _reg_43_/E                                         |
[03/15 08:44:19  22405s] |  -0.355|   -0.918|-349.677| -484.565|    66.45%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/15 08:44:20  22405s] |  -0.355|   -0.918|-349.620| -484.508|    66.45%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/15 08:44:21  22406s] |  -0.355|   -0.918|-349.598| -484.486|    66.45%|   0:00:01.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/15 08:44:24  22409s] |  -0.355|   -0.918|-349.228| -484.135|    66.46%|   0:00:03.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 08:44:24  22409s] |        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
[03/15 08:44:24  22409s] |  -0.355|   -0.918|-349.166| -484.073|    66.46%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 08:44:24  22409s] |        |         |        |         |          |            |        |          |         | _reg_15_/E                                         |
[03/15 08:44:31  22416s] |  -0.355|   -0.918|-349.168| -484.090|    66.47%|   0:00:07.0| 3157.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/15 08:44:31  22416s] |        |         |        |         |          |            |        |          |         | _reg_85_/E                                         |
[03/15 08:44:31  22416s] |  -0.355|   -0.918|-349.168| -484.090|    66.47%|   0:00:00.0| 3157.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 08:44:31  22416s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:44:31  22416s] 
[03/15 08:44:31  22416s] *** Finish Core Optimize Step (cpu=0:23:31 real=0:23:29 mem=3157.3M) ***
[03/15 08:44:31  22417s] 
[03/15 08:44:31  22417s] *** Finished Optimize Step Cumulative (cpu=0:23:31 real=0:23:29 mem=3157.3M) ***
[03/15 08:44:31  22417s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.918|-134.922|
|reg2reg   |-0.355|-349.168|
|HEPG      |-0.355|-349.168|
|All Paths |-0.918|-484.090|
+----------+------+--------+

[03/15 08:44:31  22417s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.355ns TNS -349.169ns; HEPG WNS -0.355ns TNS -349.169ns; all paths WNS -0.918ns TNS -484.090ns; Real time 1:18:40
[03/15 08:44:31  22417s] ** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -484.090 Density 66.47
[03/15 08:44:31  22417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.12
[03/15 08:44:32  22417s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.147, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.122, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.205, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.205, MEM:3157.3M
[03/15 08:44:32  22417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.24
[03/15 08:44:32  22417s] OPERPROF: Starting RefinePlace at level 1, MEM:3157.3M
[03/15 08:44:32  22417s] *** Starting refinePlace (6:13:38 mem=3157.3M) ***
[03/15 08:44:32  22417s] Total net bbox length = 1.011e+06 (5.352e+05 4.762e+05) (ext = 4.186e+04)
[03/15 08:44:32  22417s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:44:32  22417s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:44:32  22417s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.032, MEM:3157.3M
[03/15 08:44:32  22417s] default core: bins with density > 0.750 = 66.69 % ( 817 / 1225 )
[03/15 08:44:32  22417s] Density distribution unevenness ratio = 23.916%
[03/15 08:44:32  22417s] RPlace IncrNP: Rollback Lev = -3
[03/15 08:44:32  22417s] RPlace: Density =1.104444, incremental np is triggered.
[03/15 08:44:32  22417s] OPERPROF:     Starting spMPad at level 3, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:       Starting spContextMPad at level 4, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3157.3M
[03/15 08:44:32  22417s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.011, MEM:3157.3M
[03/15 08:44:33  22418s] nrCritNet: 1.94% ( 1134 / 58435 ) cutoffSlk: -368.1ps stdDelay: 14.5ps
[03/15 08:44:33  22418s] OPERPROF:     Starting npMain at level 3, MEM:3157.3M
[03/15 08:44:33  22418s] incrNP th 1.000, 0.100
[03/15 08:44:33  22418s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 08:44:33  22418s] SP #FI/SF FL/PI 108/13687 36984/3975
[03/15 08:44:33  22419s] OPERPROF:       Starting npPlace at level 4, MEM:3163.0M
[03/15 08:44:33  22419s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 08:44:33  22419s] No instances found in the vector
[03/15 08:44:33  22419s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3183.0M, DRC: 0)
[03/15 08:44:33  22419s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:44:39  22425s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 08:44:39  22425s] No instances found in the vector
[03/15 08:44:39  22425s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3213.3M, DRC: 0)
[03/15 08:44:39  22425s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:44:47  22432s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 08:44:47  22432s] No instances found in the vector
[03/15 08:44:47  22432s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3215.2M, DRC: 0)
[03/15 08:44:47  22432s] 0 (out of 0) MH cells were successfully legalized.
[03/15 08:44:53  22438s] OPERPROF:       Finished npPlace at level 4, CPU:19.960, REAL:19.887, MEM:3219.6M
[03/15 08:44:53  22439s] OPERPROF:     Finished npMain at level 3, CPU:20.870, REAL:20.799, MEM:3219.6M
[03/15 08:44:53  22439s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3219.6M
[03/15 08:44:53  22439s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:3219.6M
[03/15 08:44:53  22439s] default core: bins with density > 0.750 = 67.10 % ( 822 / 1225 )
[03/15 08:44:53  22439s] Density distribution unevenness ratio = 23.665%
[03/15 08:44:53  22439s] RPlace postIncrNP: Density = 1.104444 -> 1.036667.
[03/15 08:44:53  22439s] RPlace postIncrNP Info: Density distribution changes:
[03/15 08:44:53  22439s] [1.10+      ] :	 1 (0.08%) -> 0 (0.00%)
[03/15 08:44:53  22439s] [1.05 - 1.10] :	 2 (0.16%) -> 0 (0.00%)
[03/15 08:44:53  22439s] [1.00 - 1.05] :	 24 (1.96%) -> 18 (1.47%)
[03/15 08:44:53  22439s] [0.95 - 1.00] :	 142 (11.59%) -> 162 (13.22%)
[03/15 08:44:53  22439s] [0.90 - 0.95] :	 262 (21.39%) -> 236 (19.27%)
[03/15 08:44:53  22439s] [0.85 - 0.90] :	 203 (16.57%) -> 197 (16.08%)
[03/15 08:44:53  22439s] [0.80 - 0.85] :	 89 (7.27%) -> 116 (9.47%)
[03/15 08:44:53  22439s] [CPU] RefinePlace/IncrNP (cpu=0:00:21.3, real=0:00:21.0, mem=3219.6MB) @(6:13:38 - 6:13:59).
[03/15 08:44:53  22439s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:21.340, REAL:21.263, MEM:3219.6M
[03/15 08:44:53  22439s] Move report: incrNP moves 39796 insts, mean move: 2.66 um, max move: 45.20 um
[03/15 08:44:53  22439s] 	Max move on inst (ofifo_inst/col_idx_4__fifo_instance/FE_RC_25175_0): (585.20, 328.60) --> (572.40, 296.20)
[03/15 08:44:53  22439s] Move report: Timing Driven Placement moves 39796 insts, mean move: 2.66 um, max move: 45.20 um
[03/15 08:44:53  22439s] 	Max move on inst (ofifo_inst/col_idx_4__fifo_instance/FE_RC_25175_0): (585.20, 328.60) --> (572.40, 296.20)
[03/15 08:44:53  22439s] 	Runtime: CPU: 0:00:21.4 REAL: 0:00:21.0 MEM: 3219.6MB
[03/15 08:44:53  22439s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3219.6M
[03/15 08:44:53  22439s] Starting refinePlace ...
[03/15 08:44:54  22439s] ** Cut row section cpu time 0:00:00.0.
[03/15 08:44:54  22439s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 08:44:55  22440s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=3219.6MB) @(6:13:59 - 6:14:01).
[03/15 08:44:55  22440s] Move report: preRPlace moves 23577 insts, mean move: 0.72 um, max move: 7.40 um
[03/15 08:44:55  22440s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U591): (512.60, 137.80) --> (518.20, 136.00)
[03/15 08:44:55  22440s] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/15 08:44:55  22440s] wireLenOptFixPriorityInst 9106 inst fixed
[03/15 08:44:55  22440s] Placement tweakage begins.
[03/15 08:44:55  22441s] wire length = 1.187e+06
[03/15 08:44:58  22443s] wire length = 1.158e+06
[03/15 08:44:58  22443s] Placement tweakage ends.
[03/15 08:44:58  22443s] Move report: tweak moves 7944 insts, mean move: 1.81 um, max move: 20.80 um
[03/15 08:44:58  22443s] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_25283_0): (408.40, 600.40) --> (429.20, 600.40)
[03/15 08:44:58  22443s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.1, real=0:00:03.0, mem=3219.6MB) @(6:14:01 - 6:14:04).
[03/15 08:44:58  22444s] 
[03/15 08:44:58  22444s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:44:59  22445s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:44:59  22445s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3219.6MB) @(6:14:04 - 6:14:05).
[03/15 08:44:59  22445s] Move report: Detail placement moves 26391 insts, mean move: 1.05 um, max move: 20.20 um
[03/15 08:44:59  22445s] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_25283_0): (409.00, 600.40) --> (429.20, 600.40)
[03/15 08:44:59  22445s] 	Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 3219.6MB
[03/15 08:44:59  22445s] Statistics of distance of Instance movement in refine placement:
[03/15 08:44:59  22445s]   maximum (X+Y) =        58.60 um
[03/15 08:44:59  22445s]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_25283_0) with max move: (370.6, 600.4) -> (429.2, 600.4)
[03/15 08:44:59  22445s]   mean    (X+Y) =         2.74 um
[03/15 08:44:59  22445s] Total instances flipped for legalization: 322
[03/15 08:44:59  22445s] Summary Report:
[03/15 08:44:59  22445s] Instances move: 41293 (out of 54646 movable)
[03/15 08:44:59  22445s] Instances flipped: 322
[03/15 08:44:59  22445s] Mean displacement: 2.74 um
[03/15 08:44:59  22445s] Max displacement: 58.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_25283_0) (370.6, 600.4) -> (429.2, 600.4)
[03/15 08:44:59  22445s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 08:44:59  22445s] Total instances moved : 41293
[03/15 08:45:00  22445s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:6.120, REAL:6.120, MEM:3219.6M
[03/15 08:45:00  22445s] Total net bbox length = 1.006e+06 (5.317e+05 4.745e+05) (ext = 4.177e+04)
[03/15 08:45:00  22445s] Runtime: CPU: 0:00:27.6 REAL: 0:00:28.0 MEM: 3219.6MB
[03/15 08:45:00  22445s] [CPU] RefinePlace/total (cpu=0:00:27.6, real=0:00:28.0, mem=3219.6MB) @(6:13:38 - 6:14:05).
[03/15 08:45:00  22445s] *** Finished refinePlace (6:14:05 mem=3219.6M) ***
[03/15 08:45:00  22445s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.24
[03/15 08:45:00  22445s] OPERPROF: Finished RefinePlace at level 1, CPU:27.640, REAL:27.575, MEM:3219.6M
[03/15 08:45:00  22445s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3219.6M
[03/15 08:45:00  22445s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:3219.6M
[03/15 08:45:00  22445s] Finished re-routing un-routed nets (0:00:00.1 3219.6M)
[03/15 08:45:00  22445s] 
[03/15 08:45:01  22446s] OPERPROF: Starting DPlace-Init at level 1, MEM:3219.6M
[03/15 08:45:01  22446s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3219.6M
[03/15 08:45:01  22446s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.138, MEM:3219.6M
[03/15 08:45:01  22446s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.232, MEM:3219.6M
[03/15 08:45:01  22447s] 
[03/15 08:45:01  22447s] Density : 0.6647
[03/15 08:45:01  22447s] Max route overflow : 0.0000
[03/15 08:45:01  22447s] 
[03/15 08:45:01  22447s] 
[03/15 08:45:01  22447s] *** Finish Physical Update (cpu=0:00:30.1 real=0:00:30.0 mem=3219.6M) ***
[03/15 08:45:01  22447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.12
[03/15 08:45:02  22447s] ** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -491.671 Density 66.47
[03/15 08:45:02  22447s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.918|-134.924|
|reg2reg   |-0.367|-356.747|
|HEPG      |-0.367|-356.747|
|All Paths |-0.918|-491.671|
+----------+------+--------+

[03/15 08:45:02  22447s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:45:02  22447s] Layer 3 has 251 constrained nets 
[03/15 08:45:02  22447s] Layer 7 has 1070 constrained nets 
[03/15 08:45:02  22447s] **** End NDR-Layer Usage Statistics ****
[03/15 08:45:02  22447s] 
[03/15 08:45:02  22447s] *** Finish post-CTS Setup Fixing (cpu=0:24:03 real=0:24:01 mem=3219.6M) ***
[03/15 08:45:02  22447s] 
[03/15 08:45:02  22447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.6
[03/15 08:45:02  22447s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3184.5M
[03/15 08:45:02  22448s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.144, MEM:3184.5M
[03/15 08:45:02  22448s] TotalInstCnt at PhyDesignMc Destruction: 54,754
[03/15 08:45:03  22448s] (I,S,L,T): WC_VIEW: 156.351, 71.958, 2.67211, 230.981
[03/15 08:45:03  22448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.17
[03/15 08:45:03  22448s] *** SetupOpt [finish] : cpu/real = 0:24:13.9/0:24:11.9 (1.0), totSession cpu/real = 6:14:08.6/10:07:09.0 (0.6), mem = 3184.5M
[03/15 08:45:03  22448s] 
[03/15 08:45:03  22448s] =============================================================================================
[03/15 08:45:03  22448s]  Step TAT Report for TnsOpt #4
[03/15 08:45:03  22448s] =============================================================================================
[03/15 08:45:03  22448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:45:03  22448s] ---------------------------------------------------------------------------------------------
[03/15 08:45:03  22448s] [ RefinePlace            ]      1   0:00:29.6  (   2.0 % )     0:00:30.1 /  0:00:30.1    1.0
[03/15 08:45:03  22448s] [ SlackTraversorInit     ]      2   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/15 08:45:03  22448s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/15 08:45:03  22448s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:45:03  22448s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:45:03  22448s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/15 08:45:03  22448s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:45:03  22448s] [ TransformInit          ]      1   0:00:07.6  (   0.5 % )     0:00:07.6 /  0:00:07.6    1.0
[03/15 08:45:03  22448s] [ OptSingleIteration     ]    379   0:00:01.3  (   0.1 % )     0:23:09.2 /  0:23:11.3    1.0
[03/15 08:45:03  22448s] [ OptGetWeight           ]    379   0:00:05.6  (   0.4 % )     0:00:05.6 /  0:00:05.6    1.0
[03/15 08:45:03  22448s] [ OptEval                ]    379   0:22:15.8  (  92.0 % )     0:22:15.8 /  0:22:17.8    1.0
[03/15 08:45:03  22448s] [ OptCommit              ]    379   0:00:02.7  (   0.2 % )     0:00:02.7 /  0:00:02.8    1.0
[03/15 08:45:03  22448s] [ IncrTimingUpdate       ]    304   0:00:11.3  (   0.8 % )     0:00:11.3 /  0:00:11.4    1.0
[03/15 08:45:03  22448s] [ PostCommitDelayUpdate  ]    380   0:00:01.8  (   0.1 % )     0:00:07.8 /  0:00:07.7    1.0
[03/15 08:45:03  22448s] [ IncrDelayCalc          ]   1244   0:00:05.9  (   0.4 % )     0:00:05.9 /  0:00:05.9    1.0
[03/15 08:45:03  22448s] [ SetupOptGetWorkingSet  ]   1174   0:00:11.7  (   0.8 % )     0:00:11.7 /  0:00:11.8    1.0
[03/15 08:45:03  22448s] [ SetupOptGetActiveNode  ]   1174   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.3
[03/15 08:45:03  22448s] [ SetupOptSlackGraph     ]    379   0:00:13.4  (   0.9 % )     0:00:13.4 /  0:00:13.4    1.0
[03/15 08:45:03  22448s] [ MISC                   ]          0:00:22.0  (   1.5 % )     0:00:22.0 /  0:00:21.9    1.0
[03/15 08:45:03  22448s] ---------------------------------------------------------------------------------------------
[03/15 08:45:03  22448s]  TnsOpt #4 TOTAL                    0:24:11.9  ( 100.0 % )     0:24:11.9 /  0:24:13.9    1.0
[03/15 08:45:03  22448s] ---------------------------------------------------------------------------------------------
[03/15 08:45:03  22448s] 
[03/15 08:45:03  22448s] End: GigaOpt Optimization in TNS mode
[03/15 08:45:03  22449s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/15 08:45:03  22449s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:45:04  22449s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:45:04  22449s] ### Creating LA Mngr. totSessionCpu=6:14:09 mem=3031.5M
[03/15 08:45:04  22449s] ### Creating LA Mngr, finished. totSessionCpu=6:14:09 mem=3031.5M
[03/15 08:45:04  22449s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:45:04  22449s] ### Creating PhyDesignMc. totSessionCpu=6:14:09 mem=3050.6M
[03/15 08:45:04  22449s] OPERPROF: Starting DPlace-Init at level 1, MEM:3050.6M
[03/15 08:45:04  22449s] z: 2, totalTracks: 1
[03/15 08:45:04  22449s] z: 4, totalTracks: 1
[03/15 08:45:04  22449s] z: 6, totalTracks: 1
[03/15 08:45:04  22449s] z: 8, totalTracks: 1
[03/15 08:45:04  22449s] #spOpts: N=65 mergeVia=F 
[03/15 08:45:04  22449s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3050.6M
[03/15 08:45:04  22449s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.108, MEM:3050.6M
[03/15 08:45:04  22449s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3050.6MB).
[03/15 08:45:04  22449s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.203, MEM:3050.6M
[03/15 08:45:04  22449s] TotalInstCnt at PhyDesignMc Initialization: 54,754
[03/15 08:45:04  22449s] ### Creating PhyDesignMc, finished. totSessionCpu=6:14:10 mem=3050.6M
[03/15 08:45:04  22449s] Begin: Area Reclaim Optimization
[03/15 08:45:04  22449s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:14:09.9/10:07:10.3 (0.6), mem = 3050.6M
[03/15 08:45:04  22449s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.18
[03/15 08:45:05  22450s] (I,S,L,T): WC_VIEW: 156.351, 71.958, 2.67211, 230.981
[03/15 08:45:05  22450s] ### Creating RouteCongInterface, started
[03/15 08:45:05  22450s] 
[03/15 08:45:05  22450s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/15 08:45:05  22450s] 
[03/15 08:45:05  22450s] #optDebug: {0, 1.200}
[03/15 08:45:05  22450s] ### Creating RouteCongInterface, finished
[03/15 08:45:05  22450s] ### Creating LA Mngr. totSessionCpu=6:14:11 mem=3050.6M
[03/15 08:45:05  22450s] ### Creating LA Mngr, finished. totSessionCpu=6:14:11 mem=3050.6M
[03/15 08:45:05  22451s] Usable buffer cells for single buffer setup transform:
[03/15 08:45:05  22451s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 08:45:05  22451s] Number of usable buffer cells above: 18
[03/15 08:45:06  22451s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3050.6M
[03/15 08:45:06  22451s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3050.6M
[03/15 08:45:07  22452s] Reclaim Optimization WNS Slack -0.918  TNS Slack -491.671 Density 66.47
[03/15 08:45:07  22452s] +----------+---------+--------+--------+------------+--------+
[03/15 08:45:07  22452s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 08:45:07  22452s] +----------+---------+--------+--------+------------+--------+
[03/15 08:45:07  22452s] |    66.47%|        -|  -0.918|-491.671|   0:00:00.0| 3050.6M|
[03/15 08:45:23  22469s] |    66.43%|      130|  -0.918|-491.243|   0:00:16.0| 3091.2M|
[03/15 08:45:23  22469s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 08:45:29  22475s] |    66.43%|      933|  -0.918|-487.529|   0:00:06.0| 3091.2M|
[03/15 08:45:36  22481s] |    66.34%|      148|  -0.918|-487.397|   0:00:07.0| 3091.2M|
[03/15 08:45:58  22503s] |    65.93%|     1998|  -0.918|-495.307|   0:00:22.0| 3094.6M|
[03/15 08:45:59  22505s] |    65.93%|       13|  -0.918|-495.272|   0:00:01.0| 3096.9M|
[03/15 08:46:00  22505s] |    65.93%|        1|  -0.918|-495.280|   0:00:01.0| 3096.9M|
[03/15 08:46:01  22506s] |    65.93%|        0|  -0.918|-495.280|   0:00:01.0| 3096.9M|
[03/15 08:46:01  22506s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 08:46:01  22507s] |    65.93%|       13|  -0.918|-495.215|   0:00:00.0| 3096.9M|
[03/15 08:46:01  22507s] +----------+---------+--------+--------+------------+--------+
[03/15 08:46:01  22507s] Reclaim Optimization End WNS Slack -0.918  TNS Slack -495.214 Density 65.93
[03/15 08:46:01  22507s] 
[03/15 08:46:01  22507s] ** Summary: Restruct = 130 Buffer Deletion = 81 Declone = 70 Resize = 1393 **
[03/15 08:46:01  22507s] --------------------------------------------------------------
[03/15 08:46:01  22507s] |                                   | Total     | Sequential |
[03/15 08:46:01  22507s] --------------------------------------------------------------
[03/15 08:46:01  22507s] | Num insts resized                 |    1387  |       0    |
[03/15 08:46:01  22507s] | Num insts undone                  |     619  |       0    |
[03/15 08:46:01  22507s] | Num insts Downsized               |    1387  |       0    |
[03/15 08:46:01  22507s] | Num insts Samesized               |       0  |       0    |
[03/15 08:46:01  22507s] | Num insts Upsized                 |       0  |       0    |
[03/15 08:46:01  22507s] | Num multiple commits+uncommits    |       6  |       -    |
[03/15 08:46:01  22507s] --------------------------------------------------------------
[03/15 08:46:01  22507s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:46:01  22507s] Layer 3 has 251 constrained nets 
[03/15 08:46:01  22507s] Layer 7 has 123 constrained nets 
[03/15 08:46:01  22507s] **** End NDR-Layer Usage Statistics ****
[03/15 08:46:01  22507s] End: Core Area Reclaim Optimization (cpu = 0:00:57.2) (real = 0:00:57.0) **
[03/15 08:46:01  22507s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.153, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.122, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.208, MEM:3112.9M
[03/15 08:46:02  22507s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.208, MEM:3112.9M
[03/15 08:46:02  22507s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.25
[03/15 08:46:02  22507s] OPERPROF: Starting RefinePlace at level 1, MEM:3112.9M
[03/15 08:46:02  22507s] *** Starting refinePlace (6:15:08 mem=3112.9M) ***
[03/15 08:46:02  22507s] Total net bbox length = 1.006e+06 (5.321e+05 4.743e+05) (ext = 4.177e+04)
[03/15 08:46:02  22507s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:46:02  22507s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3112.9M
[03/15 08:46:02  22507s] Starting refinePlace ...
[03/15 08:46:02  22508s] 
[03/15 08:46:02  22508s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:46:03  22508s] Move report: legalization moves 89 insts, mean move: 1.61 um, max move: 5.60 um
[03/15 08:46:03  22508s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U290): (259.20, 416.80) --> (261.20, 420.40)
[03/15 08:46:03  22508s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3115.9MB) @(6:15:08 - 6:15:09).
[03/15 08:46:03  22508s] Move report: Detail placement moves 89 insts, mean move: 1.61 um, max move: 5.60 um
[03/15 08:46:03  22508s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U290): (259.20, 416.80) --> (261.20, 420.40)
[03/15 08:46:03  22508s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3115.9MB
[03/15 08:46:03  22508s] Statistics of distance of Instance movement in refine placement:
[03/15 08:46:03  22508s]   maximum (X+Y) =         5.60 um
[03/15 08:46:03  22508s]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U290) with max move: (259.2, 416.8) -> (261.2, 420.4)
[03/15 08:46:03  22508s]   mean    (X+Y) =         1.61 um
[03/15 08:46:03  22508s] Summary Report:
[03/15 08:46:03  22508s] Instances move: 89 (out of 54350 movable)
[03/15 08:46:03  22508s] Instances flipped: 0
[03/15 08:46:03  22508s] Mean displacement: 1.61 um
[03/15 08:46:03  22508s] Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U290) (259.2, 416.8) -> (261.2, 420.4)
[03/15 08:46:03  22508s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/15 08:46:03  22508s] Total instances moved : 89
[03/15 08:46:03  22508s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.990, REAL:0.992, MEM:3115.9M
[03/15 08:46:03  22508s] Total net bbox length = 1.007e+06 (5.322e+05 4.744e+05) (ext = 4.177e+04)
[03/15 08:46:03  22508s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3115.9MB
[03/15 08:46:03  22508s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3115.9MB) @(6:15:08 - 6:15:09).
[03/15 08:46:03  22508s] *** Finished refinePlace (6:15:09 mem=3115.9M) ***
[03/15 08:46:03  22508s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.25
[03/15 08:46:03  22508s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:1.152, MEM:3115.9M
[03/15 08:46:03  22509s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3115.9M
[03/15 08:46:03  22509s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.142, MEM:3115.9M
[03/15 08:46:03  22509s] Finished re-routing un-routed nets (0:00:00.0 3115.9M)
[03/15 08:46:03  22509s] 
[03/15 08:46:03  22509s] OPERPROF: Starting DPlace-Init at level 1, MEM:3115.9M
[03/15 08:46:04  22509s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3115.9M
[03/15 08:46:04  22509s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:3115.9M
[03/15 08:46:04  22509s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3115.9M
[03/15 08:46:04  22509s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:3115.9M
[03/15 08:46:04  22509s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.206, MEM:3115.9M
[03/15 08:46:04  22509s] 
[03/15 08:46:04  22509s] Density : 0.6593
[03/15 08:46:04  22509s] Max route overflow : 0.0000
[03/15 08:46:04  22509s] 
[03/15 08:46:04  22509s] 
[03/15 08:46:04  22509s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=3115.9M) ***
[03/15 08:46:04  22510s] (I,S,L,T): WC_VIEW: 155.311, 70.3625, 2.63784, 228.311
[03/15 08:46:04  22510s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.18
[03/15 08:46:04  22510s] *** AreaOpt [finish] : cpu/real = 0:01:00.4/0:01:00.3 (1.0), totSession cpu/real = 6:15:10.3/10:08:10.6 (0.6), mem = 3115.9M
[03/15 08:46:04  22510s] 
[03/15 08:46:04  22510s] =============================================================================================
[03/15 08:46:04  22510s]  Step TAT Report for AreaOpt #12
[03/15 08:46:04  22510s] =============================================================================================
[03/15 08:46:04  22510s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:46:04  22510s] ---------------------------------------------------------------------------------------------
[03/15 08:46:04  22510s] [ RefinePlace            ]      1   0:00:02.8  (   4.7 % )     0:00:02.8 /  0:00:02.8    1.0
[03/15 08:46:04  22510s] [ SlackTraversorInit     ]      1   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:46:04  22510s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:46:04  22510s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:46:04  22510s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:46:04  22510s] [ OptSingleIteration     ]      8   0:00:01.2  (   2.0 % )     0:00:52.4 /  0:00:52.5    1.0
[03/15 08:46:04  22510s] [ OptGetWeight           ]    517   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    3.1
[03/15 08:46:04  22510s] [ OptEval                ]    517   0:00:34.0  (  56.5 % )     0:00:34.0 /  0:00:34.0    1.0
[03/15 08:46:04  22510s] [ OptCommit              ]    517   0:00:00.9  (   1.6 % )     0:00:00.9 /  0:00:01.1    1.2
[03/15 08:46:04  22510s] [ IncrTimingUpdate       ]    229   0:00:08.8  (  14.6 % )     0:00:08.8 /  0:00:08.8    1.0
[03/15 08:46:04  22510s] [ PostCommitDelayUpdate  ]    563   0:00:01.7  (   2.8 % )     0:00:07.3 /  0:00:07.2    1.0
[03/15 08:46:04  22510s] [ IncrDelayCalc          ]    851   0:00:05.6  (   9.3 % )     0:00:05.6 /  0:00:05.5    1.0
[03/15 08:46:04  22510s] [ MISC                   ]          0:00:04.4  (   7.3 % )     0:00:04.4 /  0:00:04.4    1.0
[03/15 08:46:04  22510s] ---------------------------------------------------------------------------------------------
[03/15 08:46:04  22510s]  AreaOpt #12 TOTAL                  0:01:00.3  ( 100.0 % )     0:01:00.3 /  0:01:00.4    1.0
[03/15 08:46:04  22510s] ---------------------------------------------------------------------------------------------
[03/15 08:46:04  22510s] 
[03/15 08:46:04  22510s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3080.8M
[03/15 08:46:05  22510s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.145, MEM:3080.8M
[03/15 08:46:05  22510s] TotalInstCnt at PhyDesignMc Destruction: 54,458
[03/15 08:46:05  22510s] End: Area Reclaim Optimization (cpu=0:01:01, real=0:01:01, mem=3033.84M, totSessionCpu=6:15:10).
[03/15 08:46:05  22510s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3033.8M
[03/15 08:46:05  22510s] All LLGs are deleted
[03/15 08:46:05  22510s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3033.8M
[03/15 08:46:05  22510s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:3029.4M
[03/15 08:46:05  22510s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.004, MEM:3029.4M
[03/15 08:46:05  22510s] ### Creating LA Mngr. totSessionCpu=6:15:11 mem=3029.4M
[03/15 08:46:05  22510s] ### Creating LA Mngr, finished. totSessionCpu=6:15:11 mem=3029.4M
[03/15 08:46:05  22511s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3029.44 MB )
[03/15 08:46:05  22511s] (I)       Started Loading and Dumping File ( Curr Mem: 3029.44 MB )
[03/15 08:46:05  22511s] (I)       Reading DB...
[03/15 08:46:05  22511s] (I)       Read data from FE... (mem=3029.4M)
[03/15 08:46:05  22511s] (I)       Read nodes and places... (mem=3029.4M)
[03/15 08:46:05  22511s] (I)       Done Read nodes and places (cpu=0.080s, mem=3044.3M)
[03/15 08:46:05  22511s] (I)       Read nets... (mem=3044.3M)
[03/15 08:46:05  22511s] (I)       Done Read nets (cpu=0.210s, mem=3061.3M)
[03/15 08:46:05  22511s] (I)       Done Read data from FE (cpu=0.290s, mem=3061.3M)
[03/15 08:46:05  22511s] (I)       before initializing RouteDB syMemory usage = 3061.3 MB
[03/15 08:46:05  22511s] (I)       Honor MSV route constraint: false
[03/15 08:46:05  22511s] (I)       Maximum routing layer  : 127
[03/15 08:46:05  22511s] (I)       Minimum routing layer  : 2
[03/15 08:46:05  22511s] (I)       Supply scale factor H  : 1.00
[03/15 08:46:05  22511s] (I)       Supply scale factor V  : 1.00
[03/15 08:46:05  22511s] (I)       Tracks used by clock wire: 0
[03/15 08:46:05  22511s] (I)       Reverse direction      : 
[03/15 08:46:05  22511s] (I)       Honor partition pin guides: true
[03/15 08:46:05  22511s] (I)       Route selected nets only: false
[03/15 08:46:05  22511s] (I)       Route secondary PG pins: false
[03/15 08:46:05  22511s] (I)       Second PG max fanout   : 2147483647
[03/15 08:46:05  22511s] (I)       Apply function for special wires: true
[03/15 08:46:05  22511s] (I)       Layer by layer blockage reading: true
[03/15 08:46:05  22511s] (I)       Offset calculation fix : true
[03/15 08:46:05  22511s] (I)       Route stripe layer range: 
[03/15 08:46:05  22511s] (I)       Honor partition fences : 
[03/15 08:46:05  22511s] (I)       Honor partition pin    : 
[03/15 08:46:05  22511s] (I)       Honor partition fences with feedthrough: 
[03/15 08:46:05  22511s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 08:46:05  22511s] (I)       Use row-based GCell size
[03/15 08:46:05  22511s] (I)       Use row-based GCell align
[03/15 08:46:05  22511s] (I)       GCell unit size   : 3600
[03/15 08:46:05  22511s] (I)       GCell multiplier  : 1
[03/15 08:46:05  22511s] (I)       GCell row height  : 3600
[03/15 08:46:05  22511s] (I)       Actual row height : 3600
[03/15 08:46:05  22511s] (I)       GCell align ref   : 20000 20000
[03/15 08:46:05  22511s] [NR-eGR] Track table information for default rule: 
[03/15 08:46:05  22511s] [NR-eGR] M1 has no routable track
[03/15 08:46:05  22511s] [NR-eGR] M2 has single uniform track structure
[03/15 08:46:05  22511s] [NR-eGR] M3 has single uniform track structure
[03/15 08:46:05  22511s] [NR-eGR] M4 has single uniform track structure
[03/15 08:46:05  22511s] [NR-eGR] M5 has single uniform track structure
[03/15 08:46:05  22511s] [NR-eGR] M6 has single uniform track structure
[03/15 08:46:05  22511s] [NR-eGR] M7 has single uniform track structure
[03/15 08:46:05  22511s] [NR-eGR] M8 has single uniform track structure
[03/15 08:46:05  22511s] (I)       ===========================================================================
[03/15 08:46:05  22511s] (I)       == Report All Rule Vias ==
[03/15 08:46:05  22511s] (I)       ===========================================================================
[03/15 08:46:05  22511s] (I)        Via Rule : (Default)
[03/15 08:46:05  22511s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 08:46:05  22511s] (I)       ---------------------------------------------------------------------------
[03/15 08:46:05  22511s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 08:46:05  22511s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 08:46:05  22511s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 08:46:05  22511s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 08:46:05  22511s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 08:46:05  22511s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 08:46:05  22511s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 08:46:05  22511s] (I)        8    0 : ---                         0 : ---                      
[03/15 08:46:05  22511s] (I)       ===========================================================================
[03/15 08:46:05  22511s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3061.31 MB )
[03/15 08:46:05  22511s] [NR-eGR] Read 232 PG shapes
[03/15 08:46:05  22511s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3061.31 MB )
[03/15 08:46:05  22511s] [NR-eGR] #Routing Blockages  : 0
[03/15 08:46:05  22511s] [NR-eGR] #Instance Blockages : 0
[03/15 08:46:05  22511s] [NR-eGR] #PG Blockages       : 232
[03/15 08:46:05  22511s] [NR-eGR] #Bump Blockages     : 0
[03/15 08:46:05  22511s] [NR-eGR] #Boundary Blockages : 0
[03/15 08:46:05  22511s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 08:46:05  22511s] [NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 28036
[03/15 08:46:05  22511s] (I)       readDataFromPlaceDB
[03/15 08:46:05  22511s] (I)       Read net information..
[03/15 08:46:05  22511s] [NR-eGR] Read numTotalNets=58139  numIgnoredNets=111
[03/15 08:46:05  22511s] (I)       Read testcase time = 0.020 seconds
[03/15 08:46:05  22511s] 
[03/15 08:46:05  22511s] (I)       early_global_route_priority property id does not exist.
[03/15 08:46:05  22511s] (I)       Start initializing grid graph
[03/15 08:46:05  22511s] (I)       End initializing grid graph
[03/15 08:46:05  22511s] (I)       Model blockages into capacity
[03/15 08:46:05  22511s] (I)       Read Num Blocks=232  Num Prerouted Wires=28036  Num CS=0
[03/15 08:46:05  22511s] (I)       Started Modeling ( Curr Mem: 3074.16 MB )
[03/15 08:46:05  22511s] (I)       Started Modeling Layer 1 ( Curr Mem: 3074.16 MB )
[03/15 08:46:05  22511s] (I)       Started Modeling Layer 2 ( Curr Mem: 3074.16 MB )
[03/15 08:46:05  22511s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 9869
[03/15 08:46:05  22511s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:05  22511s] (I)       Started Modeling Layer 3 ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 15150
[03/15 08:46:06  22511s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Modeling Layer 4 ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 2825
[03/15 08:46:06  22511s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Modeling Layer 5 ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 170
[03/15 08:46:06  22511s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Modeling Layer 6 ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 22
[03/15 08:46:06  22511s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Modeling Layer 7 ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 08:46:06  22511s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Modeling Layer 8 ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 08:46:06  22511s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       -- layer congestion ratio --
[03/15 08:46:06  22511s] (I)       Layer 1 : 0.100000
[03/15 08:46:06  22511s] (I)       Layer 2 : 0.700000
[03/15 08:46:06  22511s] (I)       Layer 3 : 0.700000
[03/15 08:46:06  22511s] (I)       Layer 4 : 0.700000
[03/15 08:46:06  22511s] (I)       Layer 5 : 0.700000
[03/15 08:46:06  22511s] (I)       Layer 6 : 0.700000
[03/15 08:46:06  22511s] (I)       Layer 7 : 0.700000
[03/15 08:46:06  22511s] (I)       Layer 8 : 0.700000
[03/15 08:46:06  22511s] (I)       ----------------------------
[03/15 08:46:06  22511s] (I)       Number of ignored nets = 111
[03/15 08:46:06  22511s] (I)       Number of fixed nets = 111.  Ignored: Yes
[03/15 08:46:06  22511s] (I)       Number of clock nets = 251.  Ignored: No
[03/15 08:46:06  22511s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 08:46:06  22511s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 08:46:06  22511s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 08:46:06  22511s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 08:46:06  22511s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 08:46:06  22511s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 08:46:06  22511s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 08:46:06  22511s] [NR-eGR] There are 140 clock nets ( 140 with NDR ).
[03/15 08:46:06  22511s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3074.2 MB
[03/15 08:46:06  22511s] (I)       Ndr track 0 does not exist
[03/15 08:46:06  22511s] (I)       Ndr track 0 does not exist
[03/15 08:46:06  22511s] (I)       Layer1  viaCost=300.00
[03/15 08:46:06  22511s] (I)       Layer2  viaCost=100.00
[03/15 08:46:06  22511s] (I)       Layer3  viaCost=100.00
[03/15 08:46:06  22511s] (I)       Layer4  viaCost=100.00
[03/15 08:46:06  22511s] (I)       Layer5  viaCost=100.00
[03/15 08:46:06  22511s] (I)       Layer6  viaCost=200.00
[03/15 08:46:06  22511s] (I)       Layer7  viaCost=100.00
[03/15 08:46:06  22511s] (I)       ---------------------Grid Graph Info--------------------
[03/15 08:46:06  22511s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 08:46:06  22511s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 08:46:06  22511s] (I)       Site width          :   400  (dbu)
[03/15 08:46:06  22511s] (I)       Row height          :  3600  (dbu)
[03/15 08:46:06  22511s] (I)       GCell row height    :  3600  (dbu)
[03/15 08:46:06  22511s] (I)       GCell width         :  3600  (dbu)
[03/15 08:46:06  22511s] (I)       GCell height        :  3600  (dbu)
[03/15 08:46:06  22511s] (I)       Grid                :   359   358     8
[03/15 08:46:06  22511s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 08:46:06  22511s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 08:46:06  22511s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 08:46:06  22511s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 08:46:06  22511s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 08:46:06  22511s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 08:46:06  22511s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 08:46:06  22511s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 08:46:06  22511s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 08:46:06  22511s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 08:46:06  22511s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 08:46:06  22511s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 08:46:06  22511s] (I)       --------------------------------------------------------
[03/15 08:46:06  22511s] 
[03/15 08:46:06  22511s] [NR-eGR] ============ Routing rule table ============
[03/15 08:46:06  22511s] [NR-eGR] Rule id: 0  Nets: 57888 
[03/15 08:46:06  22511s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 08:46:06  22511s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 08:46:06  22511s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:46:06  22511s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:46:06  22511s] [NR-eGR] Rule id: 1  Nets: 140 
[03/15 08:46:06  22511s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 08:46:06  22511s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 08:46:06  22511s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 08:46:06  22511s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:46:06  22511s] [NR-eGR] ========================================
[03/15 08:46:06  22511s] [NR-eGR] 
[03/15 08:46:06  22511s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 08:46:06  22511s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/15 08:46:06  22511s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/15 08:46:06  22511s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/15 08:46:06  22511s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 08:46:06  22511s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 08:46:06  22511s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 08:46:06  22511s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 08:46:06  22511s] (I)       After initializing earlyGlobalRoute syMemory usage = 3074.2 MB
[03/15 08:46:06  22511s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.48 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Global Routing ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       ============= Initialization =============
[03/15 08:46:06  22511s] (I)       totalPins=184248  totalGlobalPin=171483 (93.07%)
[03/15 08:46:06  22511s] (I)       Started Build MST ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Generate topology with single threads
[03/15 08:46:06  22511s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       total 2D Cap : 578618 = (289354 H, 289264 V)
[03/15 08:46:06  22511s] [NR-eGR] Layer group 1: route 123 net(s) in layer range [7, 8]
[03/15 08:46:06  22511s] (I)       ============  Phase 1a Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1a ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 08:46:06  22511s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 8834 = (5343 H, 3491 V) = (1.85% H, 1.21% V) = (9.617e+03um H, 6.284e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1b Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1b ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 8834 = (5343 H, 3491 V) = (1.85% H, 1.21% V) = (9.617e+03um H, 6.284e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.590120e+04um
[03/15 08:46:06  22511s] (I)       ============  Phase 1c Route ============
[03/15 08:46:06  22511s] (I)       Usage: 8834 = (5343 H, 3491 V) = (1.85% H, 1.21% V) = (9.617e+03um H, 6.284e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1d Route ============
[03/15 08:46:06  22511s] (I)       Usage: 8834 = (5343 H, 3491 V) = (1.85% H, 1.21% V) = (9.617e+03um H, 6.284e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1e Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1e ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 8834 = (5343 H, 3491 V) = (1.85% H, 1.21% V) = (9.617e+03um H, 6.284e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.590120e+04um
[03/15 08:46:06  22511s] [NR-eGR] 
[03/15 08:46:06  22511s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Running layer assignment with 1 threads
[03/15 08:46:06  22511s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Build MST ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Generate topology with single threads
[03/15 08:46:06  22511s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       total 2D Cap : 2202613 = (1155211 H, 1047402 V)
[03/15 08:46:06  22511s] [NR-eGR] Layer group 2: route 140 net(s) in layer range [3, 4]
[03/15 08:46:06  22511s] (I)       ============  Phase 1a Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1a ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 08:46:06  22511s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 9355 = (5565 H, 3790 V) = (0.48% H, 0.36% V) = (1.002e+04um H, 6.822e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1b Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1b ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 9355 = (5565 H, 3790 V) = (0.48% H, 0.36% V) = (1.002e+04um H, 6.822e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.683900e+04um
[03/15 08:46:06  22511s] (I)       ============  Phase 1c Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1c ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Level2 Grid: 72 x 72
[03/15 08:46:06  22511s] (I)       Started Two Level Routing ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 9355 = (5565 H, 3790 V) = (0.48% H, 0.36% V) = (1.002e+04um H, 6.822e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1d Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1d ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 9355 = (5565 H, 3790 V) = (0.48% H, 0.36% V) = (1.002e+04um H, 6.822e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1e Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1e ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 9355 = (5565 H, 3790 V) = (0.48% H, 0.36% V) = (1.002e+04um H, 6.822e+03um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.683900e+04um
[03/15 08:46:06  22511s] [NR-eGR] 
[03/15 08:46:06  22511s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Running layer assignment with 1 threads
[03/15 08:46:06  22511s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Started Build MST ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Generate topology with single threads
[03/15 08:46:06  22511s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       total 2D Cap : 6222918 = (2601263 H, 3621655 V)
[03/15 08:46:06  22511s] [NR-eGR] Layer group 3: route 57765 net(s) in layer range [2, 8]
[03/15 08:46:06  22511s] (I)       ============  Phase 1a Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1a ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 605926 = (321493 H, 284433 V) = (12.36% H, 7.85% V) = (5.787e+05um H, 5.120e+05um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1b Route ============
[03/15 08:46:06  22511s] (I)       Usage: 605926 = (321493 H, 284433 V) = (12.36% H, 7.85% V) = (5.787e+05um H, 5.120e+05um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.090667e+06um
[03/15 08:46:06  22511s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 08:46:06  22511s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 08:46:06  22511s] (I)       ============  Phase 1c Route ============
[03/15 08:46:06  22511s] (I)       Usage: 605926 = (321493 H, 284433 V) = (12.36% H, 7.85% V) = (5.787e+05um H, 5.120e+05um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1d Route ============
[03/15 08:46:06  22511s] (I)       Usage: 605926 = (321493 H, 284433 V) = (12.36% H, 7.85% V) = (5.787e+05um H, 5.120e+05um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] (I)       ============  Phase 1e Route ============
[03/15 08:46:06  22511s] (I)       Started Phase 1e ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Usage: 605926 = (321493 H, 284433 V) = (12.36% H, 7.85% V) = (5.787e+05um H, 5.120e+05um V)
[03/15 08:46:06  22511s] (I)       
[03/15 08:46:06  22511s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.090667e+06um
[03/15 08:46:06  22511s] [NR-eGR] 
[03/15 08:46:06  22511s] (I)       Current Phase 1l[Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22511s] (I)       Running layer assignment with 1 threads
[03/15 08:46:06  22512s] (I)       Finished Phase 1l ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22512s] (I)       ============  Phase 1l Route ============
[03/15 08:46:06  22512s] (I)       
[03/15 08:46:06  22512s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 08:46:06  22512s] [NR-eGR]                        OverCon           OverCon            
[03/15 08:46:06  22512s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/15 08:46:06  22512s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/15 08:46:06  22512s] [NR-eGR] ---------------------------------------------------------------
[03/15 08:46:06  22512s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:46:06  22512s] [NR-eGR]      M2  (2)         5( 0.00%)         1( 0.00%)   ( 0.00%) 
[03/15 08:46:06  22512s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:46:06  22512s] [NR-eGR]      M4  (4)        68( 0.06%)         0( 0.00%)   ( 0.06%) 
[03/15 08:46:06  22512s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:46:06  22512s] [NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:46:06  22512s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:46:06  22512s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:46:06  22512s] [NR-eGR] ---------------------------------------------------------------
[03/15 08:46:06  22512s] [NR-eGR] Total               78( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/15 08:46:06  22512s] [NR-eGR] 
[03/15 08:46:06  22512s] (I)       Finished Global Routing ( CPU: 0.70 sec, Real: 0.71 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22512s] (I)       total 2D Cap : 6223051 = (2601327 H, 3621724 V)
[03/15 08:46:06  22512s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 08:46:06  22512s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 08:46:06  22512s] (I)       ============= track Assignment ============
[03/15 08:46:06  22512s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22512s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22512s] (I)       Started Greedy Track Assignment ( Curr Mem: 3074.16 MB )
[03/15 08:46:06  22512s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 08:46:06  22512s] (I)       Running track assignment with 1 threads
[03/15 08:46:06  22512s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:06  22512s] (I)       Run Multi-thread track assignment
[03/15 08:46:07  22513s] (I)       Finished Greedy Track Assignment ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 3074.16 MB )
[03/15 08:46:07  22513s] [NR-eGR] --------------------------------------------------------------------------
[03/15 08:46:07  22513s] [NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 193271
[03/15 08:46:07  22513s] [NR-eGR]     M2  (2V) length: 3.606135e+05um, number of vias: 264576
[03/15 08:46:07  22513s] [NR-eGR]     M3  (3H) length: 4.264710e+05um, number of vias: 27299
[03/15 08:46:07  22513s] [NR-eGR]     M4  (4V) length: 1.679114e+05um, number of vias: 7119
[03/15 08:46:07  22513s] [NR-eGR]     M5  (5H) length: 1.679600e+05um, number of vias: 1805
[03/15 08:46:07  22513s] [NR-eGR]     M6  (6V) length: 1.891694e+04um, number of vias: 1051
[03/15 08:46:07  22513s] [NR-eGR]     M7  (7H) length: 1.090340e+04um, number of vias: 1463
[03/15 08:46:07  22513s] [NR-eGR]     M8  (8V) length: 7.093800e+03um, number of vias: 0
[03/15 08:46:07  22513s] [NR-eGR] Total length: 1.159870e+06um, number of vias: 496584
[03/15 08:46:07  22513s] [NR-eGR] --------------------------------------------------------------------------
[03/15 08:46:07  22513s] [NR-eGR] Total eGR-routed clock nets wire length: 9.264000e+02um 
[03/15 08:46:07  22513s] [NR-eGR] --------------------------------------------------------------------------
[03/15 08:46:08  22513s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.93 sec, Real: 2.88 sec, Curr Mem: 3010.64 MB )
[03/15 08:46:08  22513s] Extraction called for design 'core' of instances=54458 and nets=58348 using extraction engine 'preRoute' .
[03/15 08:46:08  22513s] PreRoute RC Extraction called for design core.
[03/15 08:46:08  22513s] RC Extraction called in multi-corner(2) mode.
[03/15 08:46:08  22513s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 08:46:08  22513s] RCMode: PreRoute
[03/15 08:46:08  22513s]       RC Corner Indexes            0       1   
[03/15 08:46:08  22513s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 08:46:08  22513s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 08:46:08  22513s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 08:46:08  22513s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 08:46:08  22513s] Shrink Factor                : 1.00000
[03/15 08:46:08  22513s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 08:46:08  22513s] Using capacitance table file ...
[03/15 08:46:08  22514s] LayerId::1 widthSet size::4
[03/15 08:46:08  22514s] LayerId::2 widthSet size::4
[03/15 08:46:08  22514s] LayerId::3 widthSet size::4
[03/15 08:46:08  22514s] LayerId::4 widthSet size::4
[03/15 08:46:08  22514s] LayerId::5 widthSet size::4
[03/15 08:46:08  22514s] LayerId::6 widthSet size::4
[03/15 08:46:08  22514s] LayerId::7 widthSet size::4
[03/15 08:46:08  22514s] LayerId::8 widthSet size::4
[03/15 08:46:08  22514s] Updating RC grid for preRoute extraction ...
[03/15 08:46:08  22514s] Initializing multi-corner capacitance tables ... 
[03/15 08:46:08  22514s] Initializing multi-corner resistance tables ...
[03/15 08:46:09  22514s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298658 ; uaWl: 0.986563 ; uaWlH: 0.301604 ; aWlH: 0.013336 ; Pmax: 0.841300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 08:46:09  22514s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2997.641M)
[03/15 08:46:11  22516s] Compute RC Scale Done ...
[03/15 08:46:11  22516s] OPERPROF: Starting HotSpotCal at level 1, MEM:2997.6M
[03/15 08:46:11  22516s] [hotspot] +------------+---------------+---------------+
[03/15 08:46:11  22516s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 08:46:11  22516s] [hotspot] +------------+---------------+---------------+
[03/15 08:46:11  22516s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 08:46:11  22516s] [hotspot] +------------+---------------+---------------+
[03/15 08:46:11  22516s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 08:46:11  22516s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 08:46:11  22516s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.016, MEM:2997.6M
[03/15 08:46:11  22516s] #################################################################################
[03/15 08:46:11  22516s] # Design Stage: PreRoute
[03/15 08:46:11  22516s] # Design Name: core
[03/15 08:46:11  22516s] # Design Mode: 65nm
[03/15 08:46:11  22516s] # Analysis Mode: MMMC Non-OCV 
[03/15 08:46:11  22516s] # Parasitics Mode: No SPEF/RCDB
[03/15 08:46:11  22516s] # Signoff Settings: SI Off 
[03/15 08:46:11  22516s] #################################################################################
[03/15 08:46:13  22519s] Calculate delays in BcWc mode...
[03/15 08:46:13  22519s] Topological Sorting (REAL = 0:00:00.0, MEM = 3006.8M, InitMEM = 2998.4M)
[03/15 08:46:13  22519s] Start delay calculation (fullDC) (1 T). (MEM=3006.76)
[03/15 08:46:14  22519s] End AAE Lib Interpolated Model. (MEM=3018.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:46:25  22530s] Total number of fetched objects 58161
[03/15 08:46:25  22530s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 08:46:25  22530s] End delay calculation. (MEM=3055.97 CPU=0:00:09.0 REAL=0:00:09.0)
[03/15 08:46:25  22530s] End delay calculation (fullDC). (MEM=3055.97 CPU=0:00:11.6 REAL=0:00:12.0)
[03/15 08:46:25  22530s] *** CDM Built up (cpu=0:00:14.2  real=0:00:14.0  mem= 3056.0M) ***
[03/15 08:46:26  22532s] Begin: GigaOpt postEco DRV Optimization
[03/15 08:46:26  22532s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
[03/15 08:46:26  22532s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:46:26  22532s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:46:26  22532s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:15:32.5/10:08:32.7 (0.6), mem = 3056.0M
[03/15 08:46:26  22532s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.19
[03/15 08:46:27  22533s] (I,S,L,T): WC_VIEW: 155.338, 70.9146, 2.63784, 228.89
[03/15 08:46:27  22533s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:46:27  22533s] ### Creating PhyDesignMc. totSessionCpu=6:15:33 mem=3056.0M
[03/15 08:46:27  22533s] OPERPROF: Starting DPlace-Init at level 1, MEM:3056.0M
[03/15 08:46:27  22533s] z: 2, totalTracks: 1
[03/15 08:46:27  22533s] z: 4, totalTracks: 1
[03/15 08:46:27  22533s] z: 6, totalTracks: 1
[03/15 08:46:27  22533s] z: 8, totalTracks: 1
[03/15 08:46:27  22533s] #spOpts: N=65 mergeVia=F 
[03/15 08:46:27  22533s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3056.0M
[03/15 08:46:27  22533s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3056.0M
[03/15 08:46:27  22533s] Core basic site is core
[03/15 08:46:27  22533s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 08:46:27  22533s] SiteArray: use 4,620,288 bytes
[03/15 08:46:27  22533s] SiteArray: current memory after site array memory allocation 3060.4M
[03/15 08:46:27  22533s] SiteArray: FP blocked sites are writable
[03/15 08:46:27  22533s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 08:46:27  22533s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3060.4M
[03/15 08:46:27  22533s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 08:46:27  22533s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:3060.4M
[03/15 08:46:27  22533s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.104, MEM:3060.4M
[03/15 08:46:27  22533s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:3060.4M
[03/15 08:46:27  22533s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3060.4MB).
[03/15 08:46:27  22533s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.213, MEM:3060.4M
[03/15 08:46:28  22533s] TotalInstCnt at PhyDesignMc Initialization: 54,458
[03/15 08:46:28  22533s] ### Creating PhyDesignMc, finished. totSessionCpu=6:15:34 mem=3060.4M
[03/15 08:46:28  22533s] ### Creating RouteCongInterface, started
[03/15 08:46:28  22533s] 
[03/15 08:46:28  22533s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/15 08:46:28  22533s] 
[03/15 08:46:28  22533s] #optDebug: {0, 1.200}
[03/15 08:46:28  22533s] ### Creating RouteCongInterface, finished
[03/15 08:46:28  22533s] ### Creating LA Mngr. totSessionCpu=6:15:34 mem=3060.4M
[03/15 08:46:28  22533s] ### Creating LA Mngr, finished. totSessionCpu=6:15:34 mem=3060.4M
[03/15 08:46:34  22540s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3079.5M
[03/15 08:46:34  22540s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:3079.5M
[03/15 08:46:35  22540s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 08:46:35  22540s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/15 08:46:35  22540s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 08:46:35  22540s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/15 08:46:35  22540s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 08:46:36  22541s] Info: violation cost 0.194797 (cap = 0.045414, tran = 0.149383, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 08:46:36  22541s] |     1|     3|    -0.03|     1|     1|    -0.00|     0|     0|     0|     0|    -0.92|  -538.24|       0|       0|       0|  65.93|          |         |
[03/15 08:46:36  22541s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 08:46:36  22542s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.92|  -538.17|       9|       4|       2|  65.94| 0:00:00.0|  3136.7M|
[03/15 08:46:36  22542s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 08:46:36  22542s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.92|  -538.17|       0|       0|       0|  65.94| 0:00:00.0|  3136.7M|
[03/15 08:46:36  22542s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 08:46:36  22542s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:46:36  22542s] Layer 3 has 251 constrained nets 
[03/15 08:46:36  22542s] Layer 7 has 57 constrained nets 
[03/15 08:46:36  22542s] **** End NDR-Layer Usage Statistics ****
[03/15 08:46:36  22542s] 
[03/15 08:46:36  22542s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=3136.7M) ***
[03/15 08:46:36  22542s] 
[03/15 08:46:36  22542s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3152.7M
[03/15 08:46:36  22542s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.180, MEM:3152.7M
[03/15 08:46:36  22542s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3152.7M
[03/15 08:46:36  22542s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3152.7M
[03/15 08:46:37  22542s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3152.7M
[03/15 08:46:37  22542s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.150, MEM:3152.7M
[03/15 08:46:37  22542s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3152.7M
[03/15 08:46:37  22542s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:3152.7M
[03/15 08:46:37  22542s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.246, MEM:3152.7M
[03/15 08:46:37  22542s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.247, MEM:3152.7M
[03/15 08:46:37  22542s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.26
[03/15 08:46:37  22542s] OPERPROF: Starting RefinePlace at level 1, MEM:3152.7M
[03/15 08:46:37  22542s] *** Starting refinePlace (6:15:43 mem=3152.7M) ***
[03/15 08:46:37  22542s] Total net bbox length = 1.007e+06 (5.322e+05 4.744e+05) (ext = 4.177e+04)
[03/15 08:46:37  22542s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:46:37  22542s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3152.7M
[03/15 08:46:37  22542s] Starting refinePlace ...
[03/15 08:46:37  22543s] 
[03/15 08:46:37  22543s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:46:38  22543s] Move report: legalization moves 48 insts, mean move: 2.39 um, max move: 7.80 um
[03/15 08:46:38  22543s] 	Max move on inst (ofifo_inst/col_idx_1__fifo_instance/U15): (573.80, 569.80) --> (573.20, 562.60)
[03/15 08:46:38  22543s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=3152.7MB) @(6:15:43 - 6:15:44).
[03/15 08:46:38  22544s] Move report: Detail placement moves 48 insts, mean move: 2.39 um, max move: 7.80 um
[03/15 08:46:38  22544s] 	Max move on inst (ofifo_inst/col_idx_1__fifo_instance/U15): (573.80, 569.80) --> (573.20, 562.60)
[03/15 08:46:38  22544s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3152.7MB
[03/15 08:46:38  22544s] Statistics of distance of Instance movement in refine placement:
[03/15 08:46:38  22544s]   maximum (X+Y) =         7.80 um
[03/15 08:46:38  22544s]   inst (ofifo_inst/col_idx_1__fifo_instance/U15) with max move: (573.8, 569.8) -> (573.2, 562.6)
[03/15 08:46:38  22544s]   mean    (X+Y) =         2.39 um
[03/15 08:46:38  22544s] Summary Report:
[03/15 08:46:38  22544s] Instances move: 48 (out of 54363 movable)
[03/15 08:46:38  22544s] Instances flipped: 0
[03/15 08:46:38  22544s] Mean displacement: 2.39 um
[03/15 08:46:38  22544s] Max displacement: 7.80 um (Instance: ofifo_inst/col_idx_1__fifo_instance/U15) (573.8, 569.8) -> (573.2, 562.6)
[03/15 08:46:38  22544s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/15 08:46:38  22544s] Total instances moved : 48
[03/15 08:46:38  22544s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.150, REAL:1.098, MEM:3152.7M
[03/15 08:46:38  22544s] Total net bbox length = 1.007e+06 (5.323e+05 4.745e+05) (ext = 4.177e+04)
[03/15 08:46:38  22544s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3152.7MB
[03/15 08:46:38  22544s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3152.7MB) @(6:15:43 - 6:15:44).
[03/15 08:46:38  22544s] *** Finished refinePlace (6:15:44 mem=3152.7M) ***
[03/15 08:46:38  22544s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.26
[03/15 08:46:38  22544s] OPERPROF: Finished RefinePlace at level 1, CPU:1.320, REAL:1.271, MEM:3152.7M
[03/15 08:46:38  22544s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3152.7M
[03/15 08:46:38  22544s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.146, MEM:3152.7M
[03/15 08:46:38  22544s] Finished re-routing un-routed nets (0:00:00.0 3152.7M)
[03/15 08:46:38  22544s] 
[03/15 08:46:39  22544s] OPERPROF: Starting DPlace-Init at level 1, MEM:3152.7M
[03/15 08:46:39  22544s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3152.7M
[03/15 08:46:39  22544s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.133, MEM:3152.7M
[03/15 08:46:39  22544s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3152.7M
[03/15 08:46:39  22544s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:3152.7M
[03/15 08:46:39  22544s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.225, MEM:3152.7M
[03/15 08:46:39  22545s] 
[03/15 08:46:39  22545s] Density : 0.6594
[03/15 08:46:39  22545s] Max route overflow : 0.0000
[03/15 08:46:39  22545s] 
[03/15 08:46:39  22545s] 
[03/15 08:46:39  22545s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=3152.7M) ***
[03/15 08:46:39  22545s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3117.6M
[03/15 08:46:39  22545s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.153, MEM:3117.6M
[03/15 08:46:39  22545s] TotalInstCnt at PhyDesignMc Destruction: 54,471
[03/15 08:46:40  22545s] (I,S,L,T): WC_VIEW: 155.348, 70.919, 2.63897, 228.906
[03/15 08:46:40  22545s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.19
[03/15 08:46:40  22545s] *** DrvOpt [finish] : cpu/real = 0:00:13.3/0:00:13.2 (1.0), totSession cpu/real = 6:15:45.8/10:08:45.9 (0.6), mem = 3117.6M
[03/15 08:46:40  22545s] 
[03/15 08:46:40  22545s] =============================================================================================
[03/15 08:46:40  22545s]  Step TAT Report for DrvOpt #5
[03/15 08:46:40  22545s] =============================================================================================
[03/15 08:46:40  22545s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:46:40  22545s] ---------------------------------------------------------------------------------------------
[03/15 08:46:40  22545s] [ RefinePlace            ]      1   0:00:03.1  (  23.5 % )     0:00:03.1 /  0:00:03.2    1.0
[03/15 08:46:40  22545s] [ SlackTraversorInit     ]      1   0:00:00.5  (   4.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:46:40  22545s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:46:40  22545s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   4.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:46:40  22545s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:46:40  22545s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:46:40  22545s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:46:40  22545s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:46:40  22545s] [ OptEval                ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 08:46:40  22545s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/15 08:46:40  22545s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[03/15 08:46:40  22545s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 08:46:40  22545s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/15 08:46:40  22545s] [ DrvFindVioNets         ]      3   0:00:00.8  (   5.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:46:40  22545s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[03/15 08:46:40  22545s] [ MISC                   ]          0:00:07.9  (  58.9 % )     0:00:07.9 /  0:00:07.9    1.0
[03/15 08:46:40  22545s] ---------------------------------------------------------------------------------------------
[03/15 08:46:40  22545s]  DrvOpt #5 TOTAL                    0:00:13.4  ( 100.0 % )     0:00:13.4 /  0:00:13.4    1.0
[03/15 08:46:40  22545s] ---------------------------------------------------------------------------------------------
[03/15 08:46:40  22545s] 
[03/15 08:46:40  22545s] End: GigaOpt postEco DRV Optimization
[03/15 08:46:40  22546s] GigaOpt: WNS changes after routing: -0.429 -> -0.452 (bump = 0.023)
[03/15 08:46:40  22546s] GigaOpt: WNS bump threshold: -14.5
[03/15 08:46:40  22546s] Begin: GigaOpt postEco optimization
[03/15 08:46:40  22546s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/15 08:46:40  22546s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:46:40  22546s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:46:40  22546s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:15:46.5/10:08:46.6 (0.6), mem = 3117.6M
[03/15 08:46:40  22546s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.20
[03/15 08:46:41  22547s] (I,S,L,T): WC_VIEW: 155.348, 70.919, 2.63897, 228.906
[03/15 08:46:41  22547s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:46:41  22547s] ### Creating PhyDesignMc. totSessionCpu=6:15:47 mem=3117.6M
[03/15 08:46:41  22547s] OPERPROF: Starting DPlace-Init at level 1, MEM:3117.6M
[03/15 08:46:41  22547s] z: 2, totalTracks: 1
[03/15 08:46:41  22547s] z: 4, totalTracks: 1
[03/15 08:46:41  22547s] z: 6, totalTracks: 1
[03/15 08:46:41  22547s] z: 8, totalTracks: 1
[03/15 08:46:41  22547s] #spOpts: N=65 mergeVia=F 
[03/15 08:46:41  22547s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3117.6M
[03/15 08:46:41  22547s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.106, MEM:3117.6M
[03/15 08:46:41  22547s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3117.6MB).
[03/15 08:46:41  22547s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.198, MEM:3117.6M
[03/15 08:46:42  22547s] TotalInstCnt at PhyDesignMc Initialization: 54,471
[03/15 08:46:42  22547s] ### Creating PhyDesignMc, finished. totSessionCpu=6:15:48 mem=3117.6M
[03/15 08:46:42  22547s] ### Creating RouteCongInterface, started
[03/15 08:46:42  22547s] 
[03/15 08:46:42  22547s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:46:42  22547s] 
[03/15 08:46:42  22547s] #optDebug: {0, 1.200}
[03/15 08:46:42  22547s] ### Creating RouteCongInterface, finished
[03/15 08:46:42  22547s] ### Creating LA Mngr. totSessionCpu=6:15:48 mem=3117.6M
[03/15 08:46:42  22547s] ### Creating LA Mngr, finished. totSessionCpu=6:15:48 mem=3117.6M
[03/15 08:46:47  22553s] *info: 251 clock nets excluded
[03/15 08:46:47  22553s] *info: 2 special nets excluded.
[03/15 08:46:47  22553s] *info: 203 no-driver nets excluded.
[03/15 08:46:47  22553s] *info: 111 nets with fixed/cover wires excluded.
[03/15 08:46:49  22555s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.7
[03/15 08:46:49  22555s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 08:46:50  22555s] ** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -538.167 Density 65.94
[03/15 08:46:50  22555s] Optimizer WNS Pass 0
[03/15 08:46:50  22555s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.919|-133.933|
|reg2reg   |-0.400|-404.234|
|HEPG      |-0.400|-404.234|
|All Paths |-0.919|-538.167|
+----------+------+--------+

[03/15 08:46:50  22556s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.400ns TNS -404.231ns; HEPG WNS -0.400ns TNS -404.231ns; all paths WNS -0.919ns TNS -538.164ns; Real time 1:20:59
[03/15 08:46:50  22556s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3136.7M
[03/15 08:46:50  22556s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:3136.7M
[03/15 08:46:50  22556s] Active Path Group: reg2reg  
[03/15 08:46:50  22556s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:46:50  22556s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:46:50  22556s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:46:50  22556s] |  -0.400|   -0.919|-404.234| -538.167|    65.94%|   0:00:00.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:46:51  22556s] |  -0.392|   -0.919|-402.613| -536.546|    65.94%|   0:00:01.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/15 08:46:52  22558s] |  -0.385|   -0.919|-401.799| -535.732|    65.94%|   0:00:01.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_12_/D   |
[03/15 08:46:53  22558s] |  -0.377|   -0.919|-400.532| -534.465|    65.94%|   0:00:01.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_12_/D   |
[03/15 08:46:55  22560s] |  -0.375|   -0.919|-398.776| -532.709|    65.94%|   0:00:02.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/15 08:46:55  22561s] |  -0.375|   -0.919|-398.190| -532.123|    65.94%|   0:00:00.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_/D   |
[03/15 08:46:56  22561s] |  -0.371|   -0.919|-398.266| -532.199|    65.94%|   0:00:01.0| 3152.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:04  22570s] |  -0.371|   -0.919|-397.855| -531.788|    65.94%|   0:00:08.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:05  22571s] |  -0.371|   -0.919|-397.854| -531.787|    65.94%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:06  22571s] |  -0.369|   -0.919|-397.506| -531.439|    65.94%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:47:09  22574s] |  -0.369|   -0.919|-396.730| -530.663|    65.94%|   0:00:03.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_19_/D  |
[03/15 08:47:11  22577s] |  -0.363|   -0.919|-396.312| -530.245|    65.95%|   0:00:02.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:36  22602s] |  -0.363|   -0.919|-395.525| -529.458|    65.95%|   0:00:25.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:39  22605s] |  -0.361|   -0.919|-398.913| -532.846|    65.97%|   0:00:03.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:45  22610s] |  -0.361|   -0.919|-398.910| -532.844|    65.98%|   0:00:06.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:46  22612s] |  -0.361|   -0.919|-398.527| -532.460|    66.00%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:47  22612s] |  -0.360|   -0.919|-398.254| -532.187|    66.00%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:47  22613s] INFO (IMPSP-237): Unable to unplace mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC2839_key_q_97 - no resize TGrid at inst's location.
[03/15 08:47:47  22613s] INFO (IMPSP-237): Unable to unplace mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_861_0 - no resize TGrid at inst's location.
[03/15 08:47:47  22613s] INFO (IMPSP-237): Unable to unplace mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC2839_key_q_97 - no resize TGrid at inst's location.
[03/15 08:47:47  22613s] |  -0.360|   -0.919|-398.197| -532.130|    66.00%|   0:00:00.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:48  22614s] |  -0.360|   -0.919|-397.831| -531.764|    66.00%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:48  22614s] |  -0.360|   -0.919|-397.811| -531.744|    66.00%|   0:00:00.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:49  22614s] |  -0.360|   -0.919|-397.739| -531.672|    66.01%|   0:00:01.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:49  22614s] |  -0.360|   -0.919|-397.739| -531.672|    66.01%|   0:00:00.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:47:49  22614s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:47:49  22614s] 
[03/15 08:47:49  22614s] *** Finish Core Optimize Step (cpu=0:00:58.5 real=0:00:59.0 mem=3105.2M) ***
[03/15 08:47:49  22614s] Active Path Group: default 
[03/15 08:47:49  22615s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:47:49  22615s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:47:49  22615s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:47:49  22615s] |  -0.919|   -0.919|-133.933| -531.672|    66.01%|   0:00:00.0| 3105.2M|   WC_VIEW|  default| out[35]                                            |
[03/15 08:47:51  22617s] |  -0.915|   -0.915|-133.919| -531.658|    66.01%|   0:00:02.0| 3105.2M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:47:51  22617s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:47:51  22617s] 
[03/15 08:47:51  22617s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:02.0 mem=3105.2M) ***
[03/15 08:47:52  22617s] 
[03/15 08:47:52  22617s] *** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:02 mem=3105.2M) ***
[03/15 08:47:52  22617s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-133.919|
|reg2reg   |-0.360|-397.739|
|HEPG      |-0.360|-397.739|
|All Paths |-0.915|-531.658|
+----------+------+--------+

[03/15 08:47:52  22617s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.360ns TNS -397.734ns; HEPG WNS -0.360ns TNS -397.734ns; all paths WNS -0.915ns TNS -531.653ns; Real time 1:22:01
[03/15 08:47:52  22617s] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -531.658 Density 66.01
[03/15 08:47:52  22617s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.13
[03/15 08:47:52  22618s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3105.2M
[03/15 08:47:52  22618s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:3105.2M
[03/15 08:47:52  22618s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3105.2M
[03/15 08:47:52  22618s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3105.2M
[03/15 08:47:52  22618s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3105.2M
[03/15 08:47:52  22618s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.121, MEM:3105.2M
[03/15 08:47:52  22618s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.205, MEM:3105.2M
[03/15 08:47:52  22618s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.205, MEM:3105.2M
[03/15 08:47:52  22618s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.27
[03/15 08:47:52  22618s] OPERPROF: Starting RefinePlace at level 1, MEM:3105.2M
[03/15 08:47:52  22618s] *** Starting refinePlace (6:16:58 mem=3105.2M) ***
[03/15 08:47:52  22618s] Total net bbox length = 1.008e+06 (5.326e+05 4.749e+05) (ext = 4.177e+04)
[03/15 08:47:52  22618s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:47:52  22618s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3105.2M
[03/15 08:47:52  22618s] Starting refinePlace ...
[03/15 08:47:53  22618s] 
[03/15 08:47:53  22618s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:47:53  22619s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:47:53  22619s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3105.2MB) @(6:16:59 - 6:17:00).
[03/15 08:47:53  22619s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:47:53  22619s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3105.2MB
[03/15 08:47:53  22619s] Statistics of distance of Instance movement in refine placement:
[03/15 08:47:53  22619s]   maximum (X+Y) =         0.00 um
[03/15 08:47:53  22619s]   mean    (X+Y) =         0.00 um
[03/15 08:47:53  22619s] Summary Report:
[03/15 08:47:53  22619s] Instances move: 0 (out of 54461 movable)
[03/15 08:47:53  22619s] Instances flipped: 0
[03/15 08:47:53  22619s] Mean displacement: 0.00 um
[03/15 08:47:53  22619s] Max displacement: 0.00 um 
[03/15 08:47:53  22619s] Total instances moved : 0
[03/15 08:47:53  22619s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.980, REAL:0.985, MEM:3105.2M
[03/15 08:47:53  22619s] Total net bbox length = 1.008e+06 (5.326e+05 4.749e+05) (ext = 4.177e+04)
[03/15 08:47:53  22619s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3105.2MB
[03/15 08:47:53  22619s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3105.2MB) @(6:16:58 - 6:17:00).
[03/15 08:47:53  22619s] *** Finished refinePlace (6:17:00 mem=3105.2M) ***
[03/15 08:47:53  22619s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.27
[03/15 08:47:53  22619s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:1.151, MEM:3105.2M
[03/15 08:47:54  22619s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3105.2M
[03/15 08:47:54  22620s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.143, MEM:3105.2M
[03/15 08:47:54  22620s] Finished re-routing un-routed nets (0:00:00.0 3105.2M)
[03/15 08:47:54  22620s] 
[03/15 08:47:54  22620s] OPERPROF: Starting DPlace-Init at level 1, MEM:3105.2M
[03/15 08:47:54  22620s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3105.2M
[03/15 08:47:54  22620s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:3105.2M
[03/15 08:47:54  22620s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.208, MEM:3105.2M
[03/15 08:47:55  22620s] 
[03/15 08:47:55  22620s] Density : 0.6601
[03/15 08:47:55  22620s] Max route overflow : 0.0000
[03/15 08:47:55  22620s] 
[03/15 08:47:55  22620s] 
[03/15 08:47:55  22620s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3105.2M) ***
[03/15 08:47:55  22620s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.13
[03/15 08:47:55  22621s] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -531.658 Density 66.01
[03/15 08:47:55  22621s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-133.919|
|reg2reg   |-0.360|-397.739|
|HEPG      |-0.360|-397.739|
|All Paths |-0.915|-531.658|
+----------+------+--------+

[03/15 08:47:55  22621s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:47:55  22621s] Layer 3 has 251 constrained nets 
[03/15 08:47:55  22621s] Layer 7 has 61 constrained nets 
[03/15 08:47:55  22621s] **** End NDR-Layer Usage Statistics ****
[03/15 08:47:55  22621s] 
[03/15 08:47:55  22621s] *** Finish post-CTS Setup Fixing (cpu=0:01:06 real=0:01:06 mem=3105.2M) ***
[03/15 08:47:55  22621s] 
[03/15 08:47:55  22621s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.7
[03/15 08:47:55  22621s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3070.1M
[03/15 08:47:55  22621s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:3070.1M
[03/15 08:47:55  22621s] TotalInstCnt at PhyDesignMc Destruction: 54,569
[03/15 08:47:55  22621s] (I,S,L,T): WC_VIEW: 155.474, 71.0138, 2.64239, 229.13
[03/15 08:47:55  22621s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.20
[03/15 08:47:55  22621s] *** SetupOpt [finish] : cpu/real = 0:01:15.1/0:01:15.1 (1.0), totSession cpu/real = 6:17:01.6/10:10:01.7 (0.6), mem = 3070.1M
[03/15 08:47:55  22621s] 
[03/15 08:47:55  22621s] =============================================================================================
[03/15 08:47:55  22621s]  Step TAT Report for WnsOpt #3
[03/15 08:47:55  22621s] =============================================================================================
[03/15 08:47:55  22621s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:47:55  22621s] ---------------------------------------------------------------------------------------------
[03/15 08:47:55  22621s] [ RefinePlace            ]      1   0:00:02.9  (   3.9 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 08:47:55  22621s] [ SlackTraversorInit     ]      2   0:00:00.8  (   1.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:47:55  22621s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:47:55  22621s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.5    1.0
[03/15 08:47:55  22621s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:47:55  22621s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:47:55  22621s] [ TransformInit          ]      1   0:00:07.5  (  10.0 % )     0:00:07.5 /  0:00:07.5    1.0
[03/15 08:47:55  22621s] [ OptSingleIteration     ]     39   0:00:00.1  (   0.2 % )     0:01:00.7 /  0:01:00.7    1.0
[03/15 08:47:55  22621s] [ OptGetWeight           ]     39   0:00:02.2  (   3.0 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 08:47:55  22621s] [ OptEval                ]     39   0:00:54.1  (  72.1 % )     0:00:54.1 /  0:00:54.2    1.0
[03/15 08:47:55  22621s] [ OptCommit              ]     39   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[03/15 08:47:55  22621s] [ IncrTimingUpdate       ]     33   0:00:02.1  (   2.8 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 08:47:55  22621s] [ PostCommitDelayUpdate  ]     40   0:00:00.2  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:47:55  22621s] [ IncrDelayCalc          ]    124   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:47:55  22621s] [ SetupOptGetWorkingSet  ]     73   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.6    1.1
[03/15 08:47:55  22621s] [ SetupOptGetActiveNode  ]     73   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/15 08:47:55  22621s] [ SetupOptSlackGraph     ]     39   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 08:47:55  22621s] [ MISC                   ]          0:00:02.4  (   3.2 % )     0:00:02.4 /  0:00:02.4    1.0
[03/15 08:47:55  22621s] ---------------------------------------------------------------------------------------------
[03/15 08:47:55  22621s]  WnsOpt #3 TOTAL                    0:01:15.1  ( 100.0 % )     0:01:15.1 /  0:01:15.1    1.0
[03/15 08:47:55  22621s] ---------------------------------------------------------------------------------------------
[03/15 08:47:55  22621s] 
[03/15 08:47:55  22621s] End: GigaOpt postEco optimization
[03/15 08:47:56  22622s] GigaOpt: WNS changes after postEco optimization: -0.429 -> -0.416 (bump = -0.013)
[03/15 08:47:56  22622s] GigaOpt: Skipping nonLegal postEco optimization
[03/15 08:47:56  22622s] Design TNS changes after trial route: -495.214 -> -531.658
[03/15 08:47:56  22622s] Begin: GigaOpt TNS recovery
[03/15 08:47:56  22622s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[03/15 08:47:56  22622s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:47:57  22622s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:47:57  22622s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:17:02.7/10:10:02.7 (0.6), mem = 3070.1M
[03/15 08:47:57  22622s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.21
[03/15 08:47:57  22623s] (I,S,L,T): WC_VIEW: 155.474, 71.0138, 2.64239, 229.13
[03/15 08:47:57  22623s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:47:57  22623s] ### Creating PhyDesignMc. totSessionCpu=6:17:03 mem=3070.1M
[03/15 08:47:57  22623s] OPERPROF: Starting DPlace-Init at level 1, MEM:3070.1M
[03/15 08:47:57  22623s] z: 2, totalTracks: 1
[03/15 08:47:57  22623s] z: 4, totalTracks: 1
[03/15 08:47:57  22623s] z: 6, totalTracks: 1
[03/15 08:47:57  22623s] z: 8, totalTracks: 1
[03/15 08:47:57  22623s] #spOpts: N=65 mergeVia=F 
[03/15 08:47:57  22623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3070.1M
[03/15 08:47:57  22623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:3070.1M
[03/15 08:47:57  22623s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3070.1MB).
[03/15 08:47:57  22623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.194, MEM:3070.1M
[03/15 08:47:58  22623s] TotalInstCnt at PhyDesignMc Initialization: 54,569
[03/15 08:47:58  22623s] ### Creating PhyDesignMc, finished. totSessionCpu=6:17:04 mem=3070.1M
[03/15 08:47:58  22623s] ### Creating RouteCongInterface, started
[03/15 08:47:58  22624s] 
[03/15 08:47:58  22624s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:47:58  22624s] 
[03/15 08:47:58  22624s] #optDebug: {0, 1.200}
[03/15 08:47:58  22624s] ### Creating RouteCongInterface, finished
[03/15 08:47:58  22624s] ### Creating LA Mngr. totSessionCpu=6:17:04 mem=3070.1M
[03/15 08:47:58  22624s] ### Creating LA Mngr, finished. totSessionCpu=6:17:04 mem=3070.1M
[03/15 08:48:03  22629s] *info: 251 clock nets excluded
[03/15 08:48:03  22629s] *info: 2 special nets excluded.
[03/15 08:48:03  22629s] *info: 203 no-driver nets excluded.
[03/15 08:48:03  22629s] *info: 111 nets with fixed/cover wires excluded.
[03/15 08:48:05  22631s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.8
[03/15 08:48:05  22631s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 08:48:06  22632s] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -531.658 Density 66.01
[03/15 08:48:06  22632s] Optimizer TNS Opt
[03/15 08:48:06  22632s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-133.919|
|reg2reg   |-0.360|-397.739|
|HEPG      |-0.360|-397.739|
|All Paths |-0.915|-531.658|
+----------+------+--------+

[03/15 08:48:06  22632s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.360ns TNS -397.734ns; HEPG WNS -0.360ns TNS -397.734ns; all paths WNS -0.915ns TNS -531.653ns; Real time 1:22:15
[03/15 08:48:06  22632s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3089.2M
[03/15 08:48:06  22632s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3089.2M
[03/15 08:48:06  22632s] Active Path Group: reg2reg  
[03/15 08:48:06  22632s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:48:06  22632s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:48:06  22632s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:48:06  22632s] |  -0.360|   -0.915|-397.739| -531.658|    66.01%|   0:00:00.0| 3105.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:48:19  22645s] |  -0.360|   -0.915|-396.648| -530.567|    66.01%|   0:00:13.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:48:21  22647s] |  -0.360|   -0.915|-395.499| -529.418|    66.03%|   0:00:02.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:48:22  22647s] |  -0.360|   -0.915|-395.471| -529.390|    66.04%|   0:00:01.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:48:24  22650s] |  -0.360|   -0.915|-395.124| -529.043|    66.04%|   0:00:02.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:48:24  22650s] |  -0.360|   -0.915|-395.006| -528.925|    66.04%|   0:00:00.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:48:25  22650s] |  -0.360|   -0.915|-394.985| -528.904|    66.04%|   0:00:01.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:48:28  22653s] |  -0.360|   -0.915|-393.258| -527.177|    66.04%|   0:00:03.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_/D  |
[03/15 08:48:28  22654s] |  -0.360|   -0.915|-392.748| -526.667|    66.05%|   0:00:00.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_/D  |
[03/15 08:48:29  22655s] |  -0.360|   -0.915|-392.684| -526.603|    66.05%|   0:00:01.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_/D  |
[03/15 08:48:29  22655s] |  -0.360|   -0.915|-392.616| -526.535|    66.05%|   0:00:00.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_/D  |
[03/15 08:48:32  22658s] |  -0.361|   -0.915|-391.703| -525.622|    66.05%|   0:00:03.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_16_/D  |
[03/15 08:48:33  22659s] |  -0.361|   -0.915|-391.602| -525.521|    66.05%|   0:00:01.0| 3107.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_16_/D  |
[03/15 08:48:37  22662s] |  -0.361|   -0.915|-391.231| -525.150|    66.05%|   0:00:04.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
[03/15 08:48:38  22663s] |  -0.361|   -0.915|-391.169| -525.088|    66.05%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
[03/15 08:48:43  22669s] |  -0.361|   -0.915|-389.262| -523.181|    66.06%|   0:00:05.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
[03/15 08:48:43  22669s] |  -0.361|   -0.915|-389.227| -523.146|    66.06%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
[03/15 08:48:46  22672s] |  -0.362|   -0.915|-388.101| -522.020|    66.07%|   0:00:03.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/15 08:48:50  22676s] |  -0.362|   -0.915|-388.966| -522.885|    66.07%|   0:00:04.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_15_/D   |
[03/15 08:48:52  22678s] |  -0.362|   -0.915|-388.559| -522.478|    66.08%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_14_/D   |
[03/15 08:48:53  22679s] |  -0.362|   -0.915|-388.398| -522.317|    66.08%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_14_/D   |
[03/15 08:48:55  22680s] |  -0.362|   -0.915|-387.718| -521.637|    66.08%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
[03/15 08:48:55  22681s] |  -0.362|   -0.915|-387.113| -521.032|    66.08%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
[03/15 08:48:56  22681s] |  -0.362|   -0.915|-387.067| -520.986|    66.08%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
[03/15 08:48:56  22681s] |  -0.362|   -0.915|-387.005| -520.924|    66.08%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
[03/15 08:48:56  22682s] |  -0.362|   -0.915|-386.722| -520.641|    66.08%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
[03/15 08:48:58  22684s] |  -0.362|   -0.915|-386.452| -520.371|    66.08%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 08:48:58  22684s] |  -0.362|   -0.915|-386.115| -520.034|    66.09%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 08:49:00  22685s] |  -0.362|   -0.915|-386.073| -519.992|    66.09%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 08:49:00  22686s] |  -0.362|   -0.915|-386.058| -519.977|    66.09%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 08:49:02  22688s] |  -0.362|   -0.915|-384.616| -518.535|    66.09%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/15 08:49:03  22689s] |  -0.362|   -0.915|-384.453| -518.372|    66.09%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/15 08:49:03  22689s] |  -0.362|   -0.915|-384.447| -518.366|    66.09%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/15 08:49:04  22690s] |  -0.362|   -0.915|-384.346| -518.265|    66.09%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_7_/D   |
[03/15 08:49:04  22690s] |  -0.362|   -0.915|-384.337| -518.256|    66.09%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_7_/D   |
[03/15 08:49:06  22692s] |  -0.362|   -0.915|-384.237| -518.156|    66.09%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 08:49:06  22692s] |  -0.362|   -0.915|-383.927| -517.846|    66.10%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 08:49:06  22692s] |  -0.362|   -0.915|-383.926| -517.845|    66.10%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 08:49:08  22693s] |  -0.362|   -0.915|-383.260| -517.180|    66.10%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/15 08:49:08  22694s] |  -0.362|   -0.915|-382.917| -516.836|    66.10%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/15 08:49:09  22695s] |  -0.362|   -0.915|-382.567| -516.487|    66.10%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_18_/D  |
[03/15 08:49:10  22695s] |  -0.362|   -0.915|-382.538| -516.457|    66.10%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_18_/D  |
[03/15 08:49:13  22699s] |  -0.362|   -0.915|-382.580| -516.500|    66.10%|   0:00:03.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_17_/D   |
[03/15 08:49:13  22699s] |  -0.362|   -0.915|-382.327| -516.246|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_17_/D   |
[03/15 08:49:14  22700s] |  -0.362|   -0.915|-382.171| -516.090|    66.11%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D  |
[03/15 08:49:14  22700s] |  -0.362|   -0.915|-382.167| -516.086|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D  |
[03/15 08:49:15  22701s] |  -0.362|   -0.915|-382.160| -516.079|    66.11%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D  |
[03/15 08:49:17  22702s] |  -0.362|   -0.915|-380.910| -514.829|    66.11%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_16_/D  |
[03/15 08:49:17  22703s] |  -0.362|   -0.915|-380.904| -514.824|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_16_/D  |
[03/15 08:49:18  22704s] |  -0.362|   -0.915|-380.812| -514.732|    66.11%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/15 08:49:18  22704s] |  -0.362|   -0.915|-380.771| -514.690|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/15 08:49:19  22705s] |  -0.362|   -0.915|-380.128| -514.048|    66.11%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
[03/15 08:49:21  22707s] |  -0.362|   -0.915|-380.004| -513.925|    66.11%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/15 08:49:21  22707s] |  -0.362|   -0.915|-380.000| -513.921|    66.11%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/15 08:49:23  22709s] |  -0.362|   -0.915|-379.499| -513.419|    66.11%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_11_/D  |
[03/15 08:49:23  22709s] |  -0.362|   -0.915|-379.398| -513.318|    66.12%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_11_/D  |
[03/15 08:49:23  22709s] |  -0.362|   -0.915|-379.393| -513.314|    66.12%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_11_/D  |
[03/15 08:49:23  22709s] |  -0.362|   -0.915|-379.386| -513.307|    66.12%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_11_/D  |
[03/15 08:49:25  22711s] |  -0.362|   -0.915|-378.774| -512.694|    66.12%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:49:25  22711s] |        |         |        |         |          |            |        |          |         | eg_101_/E                                          |
[03/15 08:49:25  22711s] |  -0.362|   -0.915|-378.542| -512.463|    66.12%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:49:25  22711s] |        |         |        |         |          |            |        |          |         | eg_101_/E                                          |
[03/15 08:49:26  22711s] |  -0.362|   -0.915|-378.541| -512.462|    66.12%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:49:26  22711s] |        |         |        |         |          |            |        |          |         | eg_101_/E                                          |
[03/15 08:49:28  22714s] |  -0.362|   -0.915|-376.948| -510.868|    66.12%|   0:00:02.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
[03/15 08:49:28  22714s] |  -0.362|   -0.915|-376.821| -510.742|    66.13%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
[03/15 08:49:29  22715s] |  -0.362|   -0.915|-376.810| -510.731|    66.13%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
[03/15 08:49:32  22717s] |  -0.362|   -0.915|-376.473| -510.401|    66.13%|   0:00:03.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:49:32  22717s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 08:49:32  22718s] |  -0.362|   -0.915|-376.412| -510.339|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:49:32  22718s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 08:49:32  22718s] |  -0.362|   -0.915|-376.406| -510.334|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:49:32  22718s] |        |         |        |         |          |            |        |          |         | eg_94_/E                                           |
[03/15 08:49:36  22722s] |  -0.362|   -0.915|-375.274| -509.227|    66.13%|   0:00:04.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:49:36  22722s] |        |         |        |         |          |            |        |          |         | eg_123_/E                                          |
[03/15 08:49:36  22722s] |  -0.362|   -0.916|-375.114| -509.078|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:49:36  22722s] |        |         |        |         |          |            |        |          |         | eg_123_/E                                          |
[03/15 08:49:37  22723s] |  -0.362|   -0.916|-375.089| -509.053|    66.14%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:49:37  22723s] |        |         |        |         |          |            |        |          |         | eg_123_/E                                          |
[03/15 08:49:39  22725s] |  -0.362|   -0.918|-374.408| -508.399|    66.13%|   0:00:02.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:49:39  22725s] |        |         |        |         |          |            |        |          |         | eg_125_/E                                          |
[03/15 08:49:39  22725s] |  -0.362|   -0.918|-374.218| -508.221|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:49:39  22725s] |        |         |        |         |          |            |        |          |         | eg_125_/E                                          |
[03/15 08:49:41  22727s] |  -0.362|   -0.918|-373.441| -507.445|    66.13%|   0:00:02.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:49:41  22727s] |        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
[03/15 08:49:41  22727s] |  -0.362|   -0.918|-373.301| -507.306|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:49:41  22727s] |        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
[03/15 08:49:41  22727s] |  -0.362|   -0.918|-373.280| -507.286|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 08:49:41  22727s] |        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
[03/15 08:49:44  22730s] |  -0.362|   -0.918|-372.400| -506.417|    66.13%|   0:00:03.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:49:44  22730s] |        |         |        |         |          |            |        |          |         | eg_90_/E                                           |
[03/15 08:49:45  22731s] |  -0.362|   -0.918|-372.225| -506.243|    66.13%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:49:45  22731s] |        |         |        |         |          |            |        |          |         | eg_90_/E                                           |
[03/15 08:49:45  22731s] |  -0.362|   -0.918|-372.220| -506.238|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:49:45  22731s] |        |         |        |         |          |            |        |          |         | eg_90_/E                                           |
[03/15 08:49:45  22731s] |  -0.362|   -0.918|-372.199| -506.217|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 08:49:45  22731s] |        |         |        |         |          |            |        |          |         | eg_90_/E                                           |
[03/15 08:49:49  22734s] |  -0.362|   -0.918|-371.857| -505.882|    66.13%|   0:00:04.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 08:49:49  22734s] |        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
[03/15 08:49:49  22735s] |  -0.362|   -0.918|-371.816| -505.841|    66.13%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 08:49:49  22735s] |        |         |        |         |          |            |        |          |         | eg_51_/E                                           |
[03/15 08:49:50  22736s] |  -0.362|   -0.918|-371.798| -505.824|    66.13%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 08:49:50  22736s] |        |         |        |         |          |            |        |          |         | _reg_120_/E                                        |
[03/15 08:49:51  22737s] |  -0.362|   -0.918|-371.860| -505.885|    66.14%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:49:51  22737s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:49:51  22737s] 
[03/15 08:49:51  22737s] *** Finish Core Optimize Step (cpu=0:01:45 real=0:01:45 mem=3146.9M) ***
[03/15 08:49:51  22737s] Active Path Group: default 
[03/15 08:49:51  22737s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:49:51  22737s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:49:51  22737s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:49:51  22737s] |  -0.918|   -0.918|-134.026| -505.885|    66.14%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[119]                                           |
[03/15 08:49:53  22739s] |  -0.915|   -0.915|-133.971| -505.832|    66.14%|   0:00:02.0| 3146.9M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:49:54  22740s] |  -0.915|   -0.915|-133.968| -505.829|    66.14%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:49:55  22741s] |  -0.915|   -0.915|-133.955| -505.816|    66.14%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:49:57  22742s] |  -0.915|   -0.915|-133.885| -505.746|    66.14%|   0:00:02.0| 3146.9M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:49:57  22743s] |  -0.915|   -0.915|-133.859| -505.720|    66.14%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:49:57  22743s] |  -0.915|   -0.915|-133.856| -505.717|    66.14%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[134]                                           |
[03/15 08:49:58  22744s] |  -0.915|   -0.915|-133.697| -505.558|    66.15%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[71]                                            |
[03/15 08:49:58  22744s] |  -0.915|   -0.915|-133.686| -505.547|    66.15%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[71]                                            |
[03/15 08:49:58  22744s] |  -0.915|   -0.915|-133.668| -505.529|    66.15%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[71]                                            |
[03/15 08:49:59  22745s] |  -0.915|   -0.915|-133.478| -505.339|    66.15%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:50:00  22745s] |  -0.915|   -0.915|-133.431| -505.292|    66.15%|   0:00:01.0| 3146.9M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:50:00  22745s] |  -0.915|   -0.915|-133.425| -505.286|    66.15%|   0:00:00.0| 3146.9M|   WC_VIEW|  default| out[64]                                            |
[03/15 08:50:01  22746s] |  -0.915|   -0.915|-133.243| -505.104|    66.15%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
[03/15 08:50:01  22747s] |  -0.915|   -0.915|-133.225| -505.086|    66.15%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
[03/15 08:50:01  22747s] |  -0.915|   -0.915|-133.160| -505.022|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
[03/15 08:50:01  22747s] |  -0.915|   -0.915|-133.125| -504.987|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
[03/15 08:50:01  22747s] |  -0.915|   -0.915|-133.102| -504.964|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[29]                                            |
[03/15 08:50:02  22748s] |  -0.915|   -0.915|-133.037| -504.899|    66.16%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[53]                                            |
[03/15 08:50:02  22748s] |  -0.915|   -0.915|-132.994| -504.856|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[53]                                            |
[03/15 08:50:02  22748s] |  -0.915|   -0.915|-132.988| -504.850|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[53]                                            |
[03/15 08:50:03  22748s] |  -0.915|   -0.915|-132.986| -504.848|    66.16%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[53]                                            |
[03/15 08:50:03  22749s] |  -0.915|   -0.915|-132.775| -504.637|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[54]                                            |
[03/15 08:50:03  22749s] |  -0.915|   -0.915|-132.745| -504.607|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[54]                                            |
[03/15 08:50:03  22749s] |  -0.915|   -0.915|-132.726| -504.588|    66.16%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[54]                                            |
[03/15 08:50:04  22750s] |  -0.915|   -0.915|-132.593| -504.455|    66.17%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[155]                                           |
[03/15 08:50:04  22750s] |  -0.915|   -0.915|-132.559| -504.421|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[155]                                           |
[03/15 08:50:04  22750s] |  -0.915|   -0.915|-132.465| -504.327|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[155]                                           |
[03/15 08:50:04  22750s] |  -0.915|   -0.915|-132.450| -504.312|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[155]                                           |
[03/15 08:50:06  22752s] |  -0.915|   -0.915|-131.984| -503.845|    66.17%|   0:00:02.0| 3166.0M|   WC_VIEW|  default| out[131]                                           |
[03/15 08:50:06  22752s] |  -0.915|   -0.915|-131.977| -503.839|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[131]                                           |
[03/15 08:50:06  22752s] |  -0.915|   -0.915|-131.604| -503.466|    66.17%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[82]                                            |
[03/15 08:50:07  22753s] |  -0.915|   -0.915|-131.592| -503.454|    66.18%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[131]                                           |
[03/15 08:50:07  22753s] |  -0.915|   -0.915|-131.577| -503.439|    66.18%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[131]                                           |
[03/15 08:50:08  22754s] |  -0.915|   -0.915|-131.329| -503.191|    66.18%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
[03/15 08:50:09  22754s] |  -0.915|   -0.915|-131.259| -503.121|    66.18%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
[03/15 08:50:09  22754s] |  -0.915|   -0.915|-131.230| -503.092|    66.18%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
[03/15 08:50:09  22755s] |  -0.915|   -0.915|-131.228| -503.090|    66.18%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
[03/15 08:50:09  22755s] |  -0.915|   -0.915|-131.227| -503.089|    66.18%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[79]                                            |
[03/15 08:50:10  22756s] |  -0.915|   -0.915|-130.939| -502.801|    66.19%|   0:00:01.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
[03/15 08:50:10  22756s] |  -0.915|   -0.915|-130.931| -502.793|    66.19%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
[03/15 08:50:10  22756s] |  -0.915|   -0.915|-130.806| -502.668|    66.19%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
[03/15 08:50:10  22756s] |  -0.915|   -0.915|-130.763| -502.625|    66.19%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
[03/15 08:50:10  22756s] |  -0.915|   -0.915|-130.733| -502.595|    66.19%|   0:00:00.0| 3166.0M|   WC_VIEW|  default| out[24]                                            |
[03/15 08:50:12  22758s] |  -0.915|   -0.915|-130.577| -502.439|    66.19%|   0:00:02.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
[03/15 08:50:12  22758s] |  -0.915|   -0.915|-130.575| -502.437|    66.19%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
[03/15 08:50:12  22758s] |  -0.915|   -0.915|-130.352| -502.214|    66.20%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
[03/15 08:50:12  22758s] |  -0.915|   -0.915|-130.335| -502.198|    66.20%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
[03/15 08:50:13  22758s] |  -0.915|   -0.915|-130.240| -502.103|    66.20%|   0:00:01.0| 3204.1M|   WC_VIEW|  default| out[75]                                            |
[03/15 08:50:14  22759s] |  -0.915|   -0.915|-130.023| -501.885|    66.20%|   0:00:01.0| 3204.1M|   WC_VIEW|  default| out[20]                                            |
[03/15 08:50:14  22760s] |  -0.915|   -0.915|-130.015| -501.878|    66.20%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[20]                                            |
[03/15 08:50:15  22760s] |  -0.915|   -0.915|-129.949| -501.811|    66.21%|   0:00:01.0| 3204.1M|   WC_VIEW|  default| out[4]                                             |
[03/15 08:50:15  22761s] |  -0.915|   -0.915|-129.912| -501.774|    66.21%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[15]                                            |
[03/15 08:50:15  22761s] |  -0.915|   -0.915|-129.910| -501.773|    66.21%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[15]                                            |
[03/15 08:50:15  22761s] |  -0.915|   -0.915|-129.893| -501.756|    66.21%|   0:00:00.0| 3204.1M|   WC_VIEW|  default| out[15]                                            |
[03/15 08:50:16  22762s] |  -0.915|   -0.915|-129.802| -501.665|    66.21%|   0:00:01.0| 3151.6M|   WC_VIEW|  default| out[2]                                             |
[03/15 08:50:16  22762s] |  -0.915|   -0.915|-129.792| -501.655|    66.21%|   0:00:00.0| 3151.6M|   WC_VIEW|  default| out[2]                                             |
[03/15 08:50:16  22762s] |  -0.915|   -0.915|-129.733| -501.595|    66.21%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[2]                                             |
[03/15 08:50:16  22762s] |  -0.915|   -0.915|-129.728| -501.590|    66.21%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[2]                                             |
[03/15 08:50:16  22762s] |  -0.915|   -0.915|-129.705| -501.567|    66.21%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[2]                                             |
[03/15 08:50:17  22763s] |  -0.915|   -0.915|-129.585| -501.448|    66.22%|   0:00:01.0| 3170.7M|   WC_VIEW|  default| out[14]                                            |
[03/15 08:50:17  22763s] |  -0.915|   -0.915|-129.527| -501.390|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[14]                                            |
[03/15 08:50:17  22763s] |  -0.915|   -0.915|-129.527| -501.390|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[14]                                            |
[03/15 08:50:18  22764s] |  -0.915|   -0.915|-129.490| -501.353|    66.22%|   0:00:01.0| 3170.7M|   WC_VIEW|  default| out[141]                                           |
[03/15 08:50:18  22764s] |  -0.915|   -0.915|-129.455| -501.318|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[125]                                           |
[03/15 08:50:18  22764s] |  -0.915|   -0.915|-129.422| -501.285|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[125]                                           |
[03/15 08:50:18  22764s] |  -0.915|   -0.915|-129.401| -501.264|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[125]                                           |
[03/15 08:50:19  22765s] |  -0.915|   -0.915|-129.382| -501.246|    66.22%|   0:00:01.0| 3170.7M|   WC_VIEW|  default| out[142]                                           |
[03/15 08:50:19  22765s] |  -0.915|   -0.915|-129.339| -501.202|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[142]                                           |
[03/15 08:50:19  22765s] |  -0.915|   -0.915|-129.325| -501.188|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[142]                                           |
[03/15 08:50:19  22765s] |  -0.915|   -0.915|-129.310| -501.174|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[142]                                           |
[03/15 08:50:19  22765s] |  -0.915|   -0.915|-129.307| -501.170|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[152]                                           |
[03/15 08:50:19  22765s] |  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[152]                                           |
[03/15 08:50:19  22765s] |  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:50:19  22765s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:50:19  22765s] 
[03/15 08:50:19  22765s] *** Finish Core Optimize Step (cpu=0:00:28.0 real=0:00:28.0 mem=3170.7M) ***
[03/15 08:50:19  22765s] 
[03/15 08:50:19  22765s] *** Finished Optimize Step Cumulative (cpu=0:02:13 real=0:02:13 mem=3170.7M) ***
[03/15 08:50:19  22765s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

[03/15 08:50:19  22765s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.362ns TNS -371.858ns; HEPG WNS -0.362ns TNS -371.858ns; all paths WNS -0.915ns TNS -501.141ns; Real time 1:24:28
[03/15 08:50:19  22765s] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -501.145 Density 66.22
[03/15 08:50:19  22765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.14
[03/15 08:50:20  22766s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3170.7M
[03/15 08:50:20  22766s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.161, MEM:3170.7M
[03/15 08:50:20  22766s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3170.7M
[03/15 08:50:20  22766s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3170.7M
[03/15 08:50:20  22766s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3170.7M
[03/15 08:50:20  22766s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.118, MEM:3170.7M
[03/15 08:50:20  22766s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.200, MEM:3170.7M
[03/15 08:50:20  22766s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.200, MEM:3170.7M
[03/15 08:50:20  22766s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.28
[03/15 08:50:20  22766s] OPERPROF: Starting RefinePlace at level 1, MEM:3170.7M
[03/15 08:50:20  22766s] *** Starting refinePlace (6:19:27 mem=3170.7M) ***
[03/15 08:50:20  22766s] Total net bbox length = 1.009e+06 (5.334e+05 4.758e+05) (ext = 4.176e+04)
[03/15 08:50:20  22766s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:50:20  22766s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3170.7M
[03/15 08:50:20  22766s] Starting refinePlace ...
[03/15 08:50:20  22766s] 
[03/15 08:50:20  22766s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:50:21  22767s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:50:21  22767s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3170.7MB) @(6:19:27 - 6:19:28).
[03/15 08:50:21  22767s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:50:21  22767s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3170.7MB
[03/15 08:50:21  22767s] Statistics of distance of Instance movement in refine placement:
[03/15 08:50:21  22767s]   maximum (X+Y) =         0.00 um
[03/15 08:50:21  22767s]   mean    (X+Y) =         0.00 um
[03/15 08:50:21  22767s] Summary Report:
[03/15 08:50:21  22767s] Instances move: 0 (out of 54535 movable)
[03/15 08:50:21  22767s] Instances flipped: 0
[03/15 08:50:21  22767s] Mean displacement: 0.00 um
[03/15 08:50:21  22767s] Max displacement: 0.00 um 
[03/15 08:50:21  22767s] Total instances moved : 0
[03/15 08:50:21  22767s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.960, REAL:0.957, MEM:3170.7M
[03/15 08:50:21  22767s] Total net bbox length = 1.009e+06 (5.334e+05 4.758e+05) (ext = 4.176e+04)
[03/15 08:50:21  22767s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3170.7MB
[03/15 08:50:21  22767s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3170.7MB) @(6:19:27 - 6:19:28).
[03/15 08:50:21  22767s] *** Finished refinePlace (6:19:28 mem=3170.7M) ***
[03/15 08:50:21  22767s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.28
[03/15 08:50:21  22767s] OPERPROF: Finished RefinePlace at level 1, CPU:1.120, REAL:1.115, MEM:3170.7M
[03/15 08:50:21  22767s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3170.7M
[03/15 08:50:22  22768s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:3170.7M
[03/15 08:50:22  22768s] Finished re-routing un-routed nets (0:00:00.0 3170.7M)
[03/15 08:50:22  22768s] 
[03/15 08:50:22  22768s] OPERPROF: Starting DPlace-Init at level 1, MEM:3170.7M
[03/15 08:50:22  22768s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3170.7M
[03/15 08:50:22  22768s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:3170.7M
[03/15 08:50:22  22768s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.206, MEM:3170.7M
[03/15 08:50:22  22768s] 
[03/15 08:50:22  22768s] Density : 0.6622
[03/15 08:50:22  22768s] Max route overflow : 0.0000
[03/15 08:50:22  22768s] 
[03/15 08:50:22  22768s] 
[03/15 08:50:22  22768s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3170.7M) ***
[03/15 08:50:22  22768s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.14
[03/15 08:50:23  22769s] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -501.145 Density 66.22
[03/15 08:50:23  22769s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

[03/15 08:50:23  22769s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:50:23  22769s] Layer 3 has 251 constrained nets 
[03/15 08:50:23  22769s] Layer 7 has 60 constrained nets 
[03/15 08:50:23  22769s] **** End NDR-Layer Usage Statistics ****
[03/15 08:50:23  22769s] 
[03/15 08:50:23  22769s] *** Finish post-CTS Setup Fixing (cpu=0:02:18 real=0:02:18 mem=3170.7M) ***
[03/15 08:50:23  22769s] 
[03/15 08:50:23  22769s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.8
[03/15 08:50:23  22769s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3135.6M
[03/15 08:50:23  22769s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.142, MEM:3135.6M
[03/15 08:50:23  22769s] TotalInstCnt at PhyDesignMc Destruction: 54,643
[03/15 08:50:23  22769s] (I,S,L,T): WC_VIEW: 155.979, 71.3048, 2.66657, 229.95
[03/15 08:50:23  22769s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.21
[03/15 08:50:23  22769s] *** SetupOpt [finish] : cpu/real = 0:02:26.9/0:02:26.7 (1.0), totSession cpu/real = 6:19:29.7/10:12:29.4 (0.6), mem = 3135.6M
[03/15 08:50:23  22769s] 
[03/15 08:50:23  22769s] =============================================================================================
[03/15 08:50:23  22769s]  Step TAT Report for TnsOpt #5
[03/15 08:50:23  22769s] =============================================================================================
[03/15 08:50:23  22769s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:50:23  22769s] ---------------------------------------------------------------------------------------------
[03/15 08:50:23  22769s] [ RefinePlace            ]      1   0:00:02.9  (   2.0 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 08:50:23  22769s] [ SlackTraversorInit     ]      2   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:50:23  22769s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:50:23  22769s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:50:23  22769s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:50:23  22769s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:50:23  22769s] [ TransformInit          ]      1   0:00:07.5  (   5.1 % )     0:00:07.5 /  0:00:07.5    1.0
[03/15 08:50:23  22769s] [ OptSingleIteration     ]    395   0:00:00.7  (   0.5 % )     0:02:01.0 /  0:02:01.3    1.0
[03/15 08:50:23  22769s] [ OptGetWeight           ]    395   0:00:04.1  (   2.8 % )     0:00:04.1 /  0:00:04.2    1.0
[03/15 08:50:23  22769s] [ OptEval                ]    395   0:01:32.8  (  63.2 % )     0:01:32.8 /  0:01:33.0    1.0
[03/15 08:50:23  22769s] [ OptCommit              ]    395   0:00:01.5  (   1.0 % )     0:00:01.5 /  0:00:01.4    0.9
[03/15 08:50:23  22769s] [ IncrTimingUpdate       ]    244   0:00:04.3  (   2.9 % )     0:00:04.3 /  0:00:04.3    1.0
[03/15 08:50:23  22769s] [ PostCommitDelayUpdate  ]    396   0:00:00.9  (   0.6 % )     0:00:03.4 /  0:00:03.4    1.0
[03/15 08:50:23  22769s] [ IncrDelayCalc          ]    721   0:00:02.5  (   1.7 % )     0:00:02.5 /  0:00:02.6    1.1
[03/15 08:50:23  22769s] [ SetupOptGetWorkingSet  ]    790   0:00:06.6  (   4.5 % )     0:00:06.6 /  0:00:06.6    1.0
[03/15 08:50:23  22769s] [ SetupOptGetActiveNode  ]    790   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.4
[03/15 08:50:23  22769s] [ SetupOptSlackGraph     ]    395   0:00:07.6  (   5.2 % )     0:00:07.6 /  0:00:07.6    1.0
[03/15 08:50:23  22769s] [ MISC                   ]          0:00:13.7  (   9.4 % )     0:00:13.7 /  0:00:13.7    1.0
[03/15 08:50:23  22769s] ---------------------------------------------------------------------------------------------
[03/15 08:50:23  22769s]  TnsOpt #5 TOTAL                    0:02:26.7  ( 100.0 % )     0:02:26.7 /  0:02:26.9    1.0
[03/15 08:50:23  22769s] ---------------------------------------------------------------------------------------------
[03/15 08:50:23  22769s] 
[03/15 08:50:23  22769s] End: GigaOpt TNS recovery
[03/15 08:50:23  22769s] *** Steiner Routed Nets: 0.801%; Threshold: 100; Threshold for Hold: 100
[03/15 08:50:23  22769s] ### Creating LA Mngr. totSessionCpu=6:19:30 mem=3135.6M
[03/15 08:50:23  22769s] ### Creating LA Mngr, finished. totSessionCpu=6:19:30 mem=3135.6M
[03/15 08:50:23  22769s] Re-routed 0 nets
[03/15 08:50:23  22769s] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 08:50:23  22769s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/15 08:50:23  22769s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:50:24  22769s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:50:24  22769s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:19:29.9/10:12:29.7 (0.6), mem = 3135.6M
[03/15 08:50:24  22769s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.22
[03/15 08:50:24  22770s] (I,S,L,T): WC_VIEW: 155.979, 71.3048, 2.66657, 229.95
[03/15 08:50:24  22770s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:50:24  22770s] ### Creating PhyDesignMc. totSessionCpu=6:19:31 mem=3135.6M
[03/15 08:50:24  22770s] OPERPROF: Starting DPlace-Init at level 1, MEM:3135.6M
[03/15 08:50:24  22770s] z: 2, totalTracks: 1
[03/15 08:50:24  22770s] z: 4, totalTracks: 1
[03/15 08:50:24  22770s] z: 6, totalTracks: 1
[03/15 08:50:24  22770s] z: 8, totalTracks: 1
[03/15 08:50:24  22770s] #spOpts: N=65 mergeVia=F 
[03/15 08:50:24  22770s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3135.6M
[03/15 08:50:24  22770s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:3135.6M
[03/15 08:50:24  22770s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3135.6MB).
[03/15 08:50:24  22770s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.200, MEM:3135.6M
[03/15 08:50:25  22771s] TotalInstCnt at PhyDesignMc Initialization: 54,643
[03/15 08:50:25  22771s] ### Creating PhyDesignMc, finished. totSessionCpu=6:19:31 mem=3135.6M
[03/15 08:50:25  22771s] ### Creating RouteCongInterface, started
[03/15 08:50:25  22771s] 
[03/15 08:50:25  22771s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:50:25  22771s] 
[03/15 08:50:25  22771s] #optDebug: {0, 1.200}
[03/15 08:50:25  22771s] ### Creating RouteCongInterface, finished
[03/15 08:50:25  22771s] ### Creating LA Mngr. totSessionCpu=6:19:31 mem=3135.6M
[03/15 08:50:25  22771s] ### Creating LA Mngr, finished. totSessionCpu=6:19:31 mem=3135.6M
[03/15 08:50:30  22776s] *info: 251 clock nets excluded
[03/15 08:50:30  22776s] *info: 2 special nets excluded.
[03/15 08:50:30  22776s] *info: 203 no-driver nets excluded.
[03/15 08:50:30  22776s] *info: 111 nets with fixed/cover wires excluded.
[03/15 08:50:32  22778s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.9
[03/15 08:50:32  22778s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 08:50:33  22779s] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -501.145 Density 66.22
[03/15 08:50:33  22779s] Optimizer TNS Opt
[03/15 08:50:33  22779s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

[03/15 08:50:33  22779s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.362ns TNS -371.858ns; HEPG WNS -0.362ns TNS -371.858ns; all paths WNS -0.915ns TNS -501.141ns; Real time 1:24:42
[03/15 08:50:33  22779s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3154.7M
[03/15 08:50:33  22779s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:3154.7M
[03/15 08:50:33  22779s] Active Path Group: reg2reg  
[03/15 08:50:33  22779s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:50:33  22779s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:50:33  22779s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:50:33  22779s] |  -0.362|   -0.915|-371.863| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:50:39  22785s] |  -0.362|   -0.915|-371.863| -501.145|    66.22%|   0:00:06.0| 3170.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_14_/D   |
[03/15 08:50:40  22786s] |  -0.362|   -0.915|-371.863| -501.145|    66.22%|   0:00:01.0| 3170.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 08:50:40  22786s] |        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
[03/15 08:50:42  22788s] |  -0.362|   -0.915|-371.863| -501.145|    66.22%|   0:00:02.0| 3170.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 08:50:42  22788s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:50:42  22788s] 
[03/15 08:50:42  22788s] *** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:09.0 mem=3170.7M) ***
[03/15 08:50:42  22788s] Active Path Group: default 
[03/15 08:50:42  22788s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:50:42  22788s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:50:42  22788s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:50:42  22788s] |  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:50:42  22788s] |  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[24]                                            |
[03/15 08:50:42  22788s] |  -0.915|   -0.915|-129.282| -501.145|    66.22%|   0:00:00.0| 3170.7M|   WC_VIEW|  default| out[39]                                            |
[03/15 08:50:42  22788s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:50:42  22788s] 
[03/15 08:50:42  22788s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=3170.7M) ***
[03/15 08:50:42  22788s] 
[03/15 08:50:42  22788s] *** Finished Optimize Step Cumulative (cpu=0:00:09.3 real=0:00:09.0 mem=3170.7M) ***
[03/15 08:50:42  22788s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

[03/15 08:50:43  22788s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.362ns TNS -371.858ns; HEPG WNS -0.362ns TNS -371.858ns; all paths WNS -0.915ns TNS -501.141ns; Real time 1:24:52
[03/15 08:50:43  22788s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.915|-129.282|
|reg2reg   |-0.362|-371.863|
|HEPG      |-0.362|-371.863|
|All Paths |-0.915|-501.145|
+----------+------+--------+

[03/15 08:50:43  22788s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:50:43  22788s] Layer 3 has 251 constrained nets 
[03/15 08:50:43  22788s] Layer 7 has 60 constrained nets 
[03/15 08:50:43  22788s] **** End NDR-Layer Usage Statistics ****
[03/15 08:50:43  22788s] 
[03/15 08:50:43  22788s] *** Finish post-CTS Setup Fixing (cpu=0:00:10.2 real=0:00:11.0 mem=3170.7M) ***
[03/15 08:50:43  22788s] 
[03/15 08:50:43  22788s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.9
[03/15 08:50:43  22789s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3135.6M
[03/15 08:50:43  22789s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.146, MEM:3135.6M
[03/15 08:50:43  22789s] TotalInstCnt at PhyDesignMc Destruction: 54,643
[03/15 08:50:43  22789s] (I,S,L,T): WC_VIEW: 155.979, 71.3048, 2.66657, 229.95
[03/15 08:50:43  22789s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.22
[03/15 08:50:43  22789s] *** SetupOpt [finish] : cpu/real = 0:00:19.5/0:00:19.5 (1.0), totSession cpu/real = 6:19:49.5/10:12:49.2 (0.6), mem = 3135.6M
[03/15 08:50:43  22789s] 
[03/15 08:50:43  22789s] =============================================================================================
[03/15 08:50:43  22789s]  Step TAT Report for TnsOpt #6
[03/15 08:50:43  22789s] =============================================================================================
[03/15 08:50:43  22789s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:50:43  22789s] ---------------------------------------------------------------------------------------------
[03/15 08:50:43  22789s] [ SlackTraversorInit     ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:50:43  22789s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:50:43  22789s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:50:43  22789s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:50:43  22789s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:50:43  22789s] [ TransformInit          ]      1   0:00:07.4  (  38.0 % )     0:00:07.4 /  0:00:07.4    1.0
[03/15 08:50:43  22789s] [ OptSingleIteration     ]     52   0:00:00.0  (   0.2 % )     0:00:04.7 /  0:00:04.7    1.0
[03/15 08:50:43  22789s] [ OptGetWeight           ]     52   0:00:03.2  (  16.3 % )     0:00:03.2 /  0:00:03.3    1.0
[03/15 08:50:43  22789s] [ OptEval                ]     52   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.8
[03/15 08:50:43  22789s] [ OptCommit              ]     52   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:50:43  22789s] [ IncrTimingUpdate       ]     57   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 08:50:43  22789s] [ PostCommitDelayUpdate  ]     52   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:50:43  22789s] [ SetupOptGetWorkingSet  ]     52   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    0.9
[03/15 08:50:43  22789s] [ SetupOptGetActiveNode  ]     52   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:50:43  22789s] [ SetupOptSlackGraph     ]     52   0:00:00.9  (   4.4 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 08:50:43  22789s] [ MISC                   ]          0:00:06.3  (  32.1 % )     0:00:06.3 /  0:00:06.3    1.0
[03/15 08:50:43  22789s] ---------------------------------------------------------------------------------------------
[03/15 08:50:43  22789s]  TnsOpt #6 TOTAL                    0:00:19.5  ( 100.0 % )     0:00:19.5 /  0:00:19.5    1.0
[03/15 08:50:43  22789s] ---------------------------------------------------------------------------------------------
[03/15 08:50:43  22789s] 
[03/15 08:50:43  22789s] End: GigaOpt Optimization in post-eco TNS mode
[03/15 08:50:45  22791s]   Timing/DRV Snapshot: (REF)
[03/15 08:50:45  22791s]      Weighted WNS: -0.417
[03/15 08:50:45  22791s]       All  PG WNS: -0.915
[03/15 08:50:45  22791s]       High PG WNS: -0.362
[03/15 08:50:45  22791s]       All  PG TNS: -501.145
[03/15 08:50:45  22791s]       High PG TNS: -371.863
[03/15 08:50:45  22791s]          Tran DRV: 0
[03/15 08:50:45  22791s]           Cap DRV: 0
[03/15 08:50:45  22791s]        Fanout DRV: 0
[03/15 08:50:45  22791s]            Glitch: 0
[03/15 08:50:45  22791s]    Category Slack: { [L, -0.915] [H, -0.362] }
[03/15 08:50:45  22791s] 
[03/15 08:50:45  22791s] **optDesign ... cpu = 1:22:14, real = 1:22:07, mem = 2638.2M, totSessionCpu=6:19:52 **
[03/15 08:50:45  22791s] **optDesign ... cpu = 1:22:14, real = 1:22:07, mem = 2636.2M, totSessionCpu=6:19:52 **
[03/15 08:50:45  22791s] ** Profile ** Start :  cpu=0:00:00.0, mem=3030.6M
[03/15 08:50:46  22791s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3030.6M
[03/15 08:50:46  22792s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.122, MEM:3030.6M
[03/15 08:50:46  22792s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3030.6M
[03/15 08:50:46  22792s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3040.6M
[03/15 08:50:48  22794s] ** Profile ** DRVs :  cpu=0:00:01.5, mem=3040.6M
[03/15 08:50:48  22794s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.915  | -0.362  | -0.915  |
|           TNS (ns):|-501.141 |-371.858 |-129.282 |
|    Violating Paths:|  2824   |  2664   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.222%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3040.6M
[03/15 08:50:48  22794s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -postCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/15 08:50:48  22794s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:50:48  22794s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:50:48  22794s] ### Creating LA Mngr. totSessionCpu=6:19:54 mem=3040.6M
[03/15 08:50:48  22794s] ### Creating LA Mngr, finished. totSessionCpu=6:19:54 mem=3040.6M
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s] Begin: Power Optimization
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s] Begin Power Analysis
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s]              0V	    VSS
[03/15 08:50:48  22794s]            0.9V	    VDD
[03/15 08:50:48  22794s] Begin Processing Timing Library for Power Calculation
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s] Begin Processing Timing Library for Power Calculation
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s] Begin Processing Power Net/Grid for Power Calculation
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2638.24MB/4194.97MB/2791.28MB)
[03/15 08:50:48  22794s] 
[03/15 08:50:48  22794s] Begin Processing Timing Window Data for Power Calculation
[03/15 08:50:48  22794s] 
[03/15 08:50:49  22795s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2638.50MB/4194.97MB/2791.28MB)
[03/15 08:50:49  22795s] 
[03/15 08:50:49  22795s] Begin Processing User Attributes
[03/15 08:50:49  22795s] 
[03/15 08:50:49  22795s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2638.50MB/4194.97MB/2791.28MB)
[03/15 08:50:49  22795s] 
[03/15 08:50:49  22795s] Begin Processing Signal Activity
[03/15 08:50:49  22795s] 
[03/15 08:50:52  22798s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)
[03/15 08:50:52  22798s] 
[03/15 08:50:52  22798s] Begin Power Computation
[03/15 08:50:52  22798s] 
[03/15 08:50:52  22798s]       ----------------------------------------------------------
[03/15 08:50:52  22798s]       # of cell(s) missing both power/leakage table: 0
[03/15 08:50:52  22798s]       # of cell(s) missing power table: 0
[03/15 08:50:52  22798s]       # of cell(s) missing leakage table: 0
[03/15 08:50:52  22798s]       # of MSMV cell(s) missing power_level: 0
[03/15 08:50:52  22798s]       ----------------------------------------------------------
[03/15 08:50:52  22798s] 
[03/15 08:50:52  22798s] 
[03/15 08:50:58  22804s] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)
[03/15 08:50:58  22804s] 
[03/15 08:50:58  22804s] Begin Processing User Attributes
[03/15 08:50:58  22804s] 
[03/15 08:50:58  22804s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)
[03/15 08:50:58  22804s] 
[03/15 08:50:58  22804s] Ended Power Analysis: (cpu=0:00:10, real=0:00:09, mem(process/total/peak)=2640.95MB/4194.97MB/2791.28MB)
[03/15 08:50:58  22804s] 
[03/15 08:50:58  22804s] *



[03/15 08:50:58  22804s] Total Power
[03/15 08:50:58  22804s] -----------------------------------------------------------------------------------------
[03/15 08:50:58  22804s] Total Internal Power:      160.75763812 	   64.7203%
[03/15 08:50:58  22804s] Total Switching Power:      84.84529192 	   34.1584%
[03/15 08:50:58  22804s] Total Leakage Power:         2.78521201 	    1.1213%
[03/15 08:50:58  22804s] Total Power:               248.38814105
[03/15 08:50:58  22804s] -----------------------------------------------------------------------------------------
[03/15 08:50:59  22805s] Processing average sequential pin duty cycle 
[03/15 08:50:59  22805s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:50:59  22805s] ### Creating PhyDesignMc. totSessionCpu=6:20:06 mem=3066.7M
[03/15 08:50:59  22805s] OPERPROF: Starting DPlace-Init at level 1, MEM:3066.7M
[03/15 08:50:59  22805s] z: 2, totalTracks: 1
[03/15 08:50:59  22805s] z: 4, totalTracks: 1
[03/15 08:50:59  22805s] z: 6, totalTracks: 1
[03/15 08:50:59  22805s] z: 8, totalTracks: 1
[03/15 08:50:59  22805s] #spOpts: N=65 mergeVia=F 
[03/15 08:50:59  22805s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3066.7M
[03/15 08:50:59  22805s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:3066.7M
[03/15 08:51:00  22805s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3066.7MB).
[03/15 08:51:00  22805s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.205, MEM:3066.7M
[03/15 08:51:00  22806s] TotalInstCnt at PhyDesignMc Initialization: 54,643
[03/15 08:51:00  22806s] ### Creating PhyDesignMc, finished. totSessionCpu=6:20:06 mem=3066.7M
[03/15 08:51:00  22806s]   Timing Snapshot: (REF)
[03/15 08:51:00  22806s]      Weighted WNS: -0.417
[03/15 08:51:00  22806s]       All  PG WNS: -0.915
[03/15 08:51:00  22806s]       High PG WNS: -0.362
[03/15 08:51:00  22806s]       All  PG TNS: -501.145
[03/15 08:51:00  22806s]       High PG TNS: -371.863
[03/15 08:51:00  22806s]    Category Slack: { [L, -0.915] [H, -0.362] }
[03/15 08:51:00  22806s] 
[03/15 08:51:03  22809s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3082.7M
[03/15 08:51:03  22809s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3082.7M
[03/15 08:51:15  22821s] 
[03/15 08:51:15  22821s] Phase 1 finished in (cpu = 0:00:10.8) (real = 0:00:10.0) **
[03/15 08:51:16  22822s] 
[03/15 08:51:16  22822s] =============================================================================================
[03/15 08:51:16  22822s]  Step TAT Report for PowerOpt #3
[03/15 08:51:16  22822s] =============================================================================================
[03/15 08:51:16  22822s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:51:16  22822s] ---------------------------------------------------------------------------------------------
[03/15 08:51:16  22822s] [ SlackTraversorInit     ]      1   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:51:16  22822s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:51:16  22822s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:51:16  22822s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:51:16  22822s] [ BottleneckAnalyzerInit ]      1   0:00:05.7  (  37.2 % )     0:00:05.7 /  0:00:05.7    1.0
[03/15 08:51:16  22822s] [ OptSingleIteration     ]      5   0:00:01.1  (   6.9 % )     0:00:04.8 /  0:00:04.8    1.0
[03/15 08:51:16  22822s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:51:16  22822s] [ OptEval                ]      7   0:00:02.3  (  15.2 % )     0:00:02.3 /  0:00:02.3    1.0
[03/15 08:51:16  22822s] [ OptCommit              ]      7   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 08:51:16  22822s] [ IncrTimingUpdate       ]      7   0:00:00.7  (   4.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 08:51:16  22822s] [ PostCommitDelayUpdate  ]      6   0:00:00.2  (   1.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 08:51:16  22822s] [ IncrDelayCalc          ]     49   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:51:16  22822s] [ DrvFindVioNets         ]      1   0:00:00.7  (   4.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 08:51:16  22822s] [ MISC                   ]          0:00:03.4  (  21.9 % )     0:00:03.4 /  0:00:03.4    1.0
[03/15 08:51:16  22822s] ---------------------------------------------------------------------------------------------
[03/15 08:51:16  22822s]  PowerOpt #3 TOTAL                  0:00:15.3  ( 100.0 % )     0:00:15.3 /  0:00:15.3    1.0
[03/15 08:51:16  22822s] ---------------------------------------------------------------------------------------------
[03/15 08:51:16  22822s] 
[03/15 08:51:16  22822s] Finished Timing Update in (cpu = 0:00:15.7) (real = 0:00:16.0) **
[03/15 08:51:16  22822s] OPT: Doing preprocessing before recovery...
[03/15 08:51:17  22823s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3180.2M
[03/15 08:51:17  22823s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:3180.2M
[03/15 08:51:27  22833s] skewClock sized 48 and inserted 0 insts
[03/15 08:51:29  22835s]   Timing Snapshot: (TGT)
[03/15 08:51:29  22835s]      Weighted WNS: -0.412
[03/15 08:51:29  22835s]       All  PG WNS: -1.043
[03/15 08:51:29  22835s]       High PG WNS: -0.342
[03/15 08:51:29  22835s]       All  PG TNS: -459.468
[03/15 08:51:29  22835s]       High PG TNS: -314.081
[03/15 08:51:29  22835s]    Category Slack: { [L, -1.043] [H, -0.342] }
[03/15 08:51:29  22835s] 
[03/15 08:51:29  22835s] Checking setup slack degradation ...
[03/15 08:51:29  22835s] 
[03/15 08:51:29  22835s] Recovery Manager:
[03/15 08:51:29  22835s]   Low  Effort WNS Jump: 0.129 (REF: -0.915, TGT: -1.043, Threshold: 0.010) - Trigger
[03/15 08:51:29  22835s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.342, Threshold: 0.010) - Skip
[03/15 08:51:29  22835s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -459.468, Threshold: 100.000) - Skip
[03/15 08:51:29  22835s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -314.081, Threshold: 5.000) - Skip
[03/15 08:51:29  22835s] 
[03/15 08:51:30  22836s] Begin: GigaOpt nonLegal postEco optimization
[03/15 08:51:30  22836s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -lowEffort
[03/15 08:51:39  22845s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3224.1M
[03/15 08:51:39  22845s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3224.1M
[03/15 08:51:45  22851s]   Timing Snapshot: (TGT)
[03/15 08:51:45  22851s]      Weighted WNS: -0.410
[03/15 08:51:45  22851s]       All  PG WNS: -1.043
[03/15 08:51:45  22851s]       High PG WNS: -0.340
[03/15 08:51:45  22851s]       All  PG TNS: -458.996
[03/15 08:51:45  22851s]       High PG TNS: -313.608
[03/15 08:51:45  22851s]    Category Slack: { [L, -1.043] [H, -0.340] }
[03/15 08:51:45  22851s] 
[03/15 08:51:45  22851s] Checking setup slack degradation ...
[03/15 08:51:45  22851s] 
[03/15 08:51:45  22851s] Recovery Manager:
[03/15 08:51:45  22851s]   Low  Effort WNS Jump: 0.129 (REF: -0.915, TGT: -1.043, Threshold: 0.010) - Trigger
[03/15 08:51:45  22851s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.340, Threshold: 0.010) - Skip
[03/15 08:51:45  22851s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -458.996, Threshold: 100.000) - Skip
[03/15 08:51:45  22851s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -313.608, Threshold: 5.000) - Skip
[03/15 08:51:45  22851s] 
[03/15 08:51:48  22854s] 
[03/15 08:51:48  22854s] =============================================================================================
[03/15 08:51:48  22854s]  Step TAT Report for WnsOpt #4
[03/15 08:51:48  22854s] =============================================================================================
[03/15 08:51:48  22854s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:51:48  22854s] ---------------------------------------------------------------------------------------------
[03/15 08:51:48  22854s] [ SlackTraversorInit     ]      2   0:00:00.8  (   4.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:51:48  22854s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:51:48  22854s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:51:48  22854s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:51:48  22854s] [ TransformInit          ]      1   0:00:07.4  (  42.1 % )     0:00:07.4 /  0:00:07.5    1.0
[03/15 08:51:48  22854s] [ OptSingleIteration     ]     46   0:00:00.1  (   0.6 % )     0:00:07.1 /  0:00:07.1    1.0
[03/15 08:51:48  22854s] [ OptGetWeight           ]     46   0:00:00.9  (   5.3 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 08:51:48  22854s] [ OptEval                ]     46   0:00:03.5  (  20.0 % )     0:00:03.5 /  0:00:03.5    1.0
[03/15 08:51:48  22854s] [ OptCommit              ]     46   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:51:48  22854s] [ IncrTimingUpdate       ]     32   0:00:00.7  (   3.9 % )     0:00:00.7 /  0:00:00.6    0.9
[03/15 08:51:48  22854s] [ PostCommitDelayUpdate  ]     46   0:00:00.1  (   0.5 % )     0:00:00.3 /  0:00:00.4    1.1
[03/15 08:51:48  22854s] [ IncrDelayCalc          ]    101   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.1
[03/15 08:51:48  22854s] [ SetupOptGetWorkingSet  ]     41   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.5    1.1
[03/15 08:51:48  22854s] [ SetupOptGetActiveNode  ]     41   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:51:48  22854s] [ SetupOptSlackGraph     ]     41   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:51:48  22854s] [ MISC                   ]          0:00:02.1  (  11.9 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 08:51:48  22854s] ---------------------------------------------------------------------------------------------
[03/15 08:51:48  22854s]  WnsOpt #4 TOTAL                    0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:17.7    1.0
[03/15 08:51:48  22854s] ---------------------------------------------------------------------------------------------
[03/15 08:51:48  22854s] 
[03/15 08:51:48  22854s] End: GigaOpt nonLegal postEco optimization
[03/15 08:51:48  22854s] Begin: GigaOpt TNS non-legal recovery
[03/15 08:51:48  22854s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 0.9 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -inPostEcoStage
[03/15 08:51:57  22863s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3240.1M
[03/15 08:51:57  22863s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3240.1M
[03/15 08:52:38  22904s]   Timing Snapshot: (TGT)
[03/15 08:52:38  22904s]      Weighted WNS: -0.409
[03/15 08:52:38  22904s]       All  PG WNS: -1.029
[03/15 08:52:38  22904s]       High PG WNS: -0.341
[03/15 08:52:38  22904s]       All  PG TNS: -446.426
[03/15 08:52:38  22904s]       High PG TNS: -301.300
[03/15 08:52:38  22904s]    Category Slack: { [L, -1.029] [H, -0.341] }
[03/15 08:52:38  22904s] 
[03/15 08:52:38  22904s] Checking setup slack degradation ...
[03/15 08:52:38  22904s] 
[03/15 08:52:38  22904s] Recovery Manager:
[03/15 08:52:38  22904s]   Low  Effort WNS Jump: 0.114 (REF: -0.915, TGT: -1.029, Threshold: 0.010) - Trigger
[03/15 08:52:38  22904s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.341, Threshold: 0.010) - Skip
[03/15 08:52:38  22904s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -446.426, Threshold: 100.000) - Skip
[03/15 08:52:38  22904s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -301.300, Threshold: 5.000) - Skip
[03/15 08:52:38  22904s] 
[03/15 08:52:38  22904s] 
[03/15 08:52:38  22904s] =============================================================================================
[03/15 08:52:38  22904s]  Step TAT Report for TnsOpt #7
[03/15 08:52:38  22904s] =============================================================================================
[03/15 08:52:38  22904s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:52:38  22904s] ---------------------------------------------------------------------------------------------
[03/15 08:52:38  22904s] [ SlackTraversorInit     ]      2   0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:52:38  22904s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:52:38  22904s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:52:38  22904s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:52:38  22904s] [ TransformInit          ]      1   0:00:07.4  (  14.9 % )     0:00:07.4 /  0:00:07.4    1.0
[03/15 08:52:38  22904s] [ OptSingleIteration     ]    257   0:00:00.3  (   0.7 % )     0:00:32.7 /  0:00:32.7    1.0
[03/15 08:52:38  22904s] [ OptGetWeight           ]    257   0:00:03.3  (   6.8 % )     0:00:03.3 /  0:00:03.3    1.0
[03/15 08:52:38  22904s] [ OptEval                ]    257   0:00:16.9  (  34.0 % )     0:00:16.9 /  0:00:16.7    1.0
[03/15 08:52:38  22904s] [ OptCommit              ]    257   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:52:38  22904s] [ IncrTimingUpdate       ]    101   0:00:01.0  (   2.1 % )     0:00:01.0 /  0:00:01.1    1.0
[03/15 08:52:38  22904s] [ PostCommitDelayUpdate  ]    257   0:00:00.2  (   0.4 % )     0:00:00.5 /  0:00:00.5    0.9
[03/15 08:52:38  22904s] [ IncrDelayCalc          ]    233   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    0.9
[03/15 08:52:38  22904s] [ SetupOptGetWorkingSet  ]    257   0:00:03.9  (   7.9 % )     0:00:03.9 /  0:00:03.9    1.0
[03/15 08:52:38  22904s] [ SetupOptGetActiveNode  ]    257   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.2
[03/15 08:52:38  22904s] [ SetupOptSlackGraph     ]    257   0:00:06.5  (  13.1 % )     0:00:06.5 /  0:00:06.6    1.0
[03/15 08:52:38  22904s] [ MISC                   ]          0:00:08.5  (  17.2 % )     0:00:08.5 /  0:00:08.6    1.0
[03/15 08:52:38  22904s] ---------------------------------------------------------------------------------------------
[03/15 08:52:38  22904s]  TnsOpt #7 TOTAL                    0:00:49.6  ( 100.0 % )     0:00:49.6 /  0:00:49.6    1.0
[03/15 08:52:38  22904s] ---------------------------------------------------------------------------------------------
[03/15 08:52:38  22904s] 
[03/15 08:52:38  22904s] End: GigaOpt TNS non-legal recovery
[03/15 08:52:40  22906s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3230.6M
[03/15 08:52:40  22906s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.152, MEM:3230.6M
[03/15 08:52:40  22906s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3230.6M
[03/15 08:52:40  22906s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3230.6M
[03/15 08:52:40  22907s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3230.6M
[03/15 08:52:41  22907s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.122, MEM:3230.6M
[03/15 08:52:41  22907s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.210, MEM:3230.6M
[03/15 08:52:41  22907s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.210, MEM:3230.6M
[03/15 08:52:41  22907s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.29
[03/15 08:52:41  22907s] OPERPROF: Starting RefinePlace at level 1, MEM:3230.6M
[03/15 08:52:41  22907s] *** Starting refinePlace (6:21:47 mem=3230.6M) ***
[03/15 08:52:41  22907s] Total net bbox length = 1.009e+06 (5.336e+05 4.758e+05) (ext = 4.176e+04)
[03/15 08:52:41  22907s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:52:41  22907s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3230.6M
[03/15 08:52:41  22907s] Starting refinePlace ...
[03/15 08:52:41  22907s] 
[03/15 08:52:41  22907s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:52:42  22908s] Move report: legalization moves 525 insts, mean move: 2.47 um, max move: 16.80 um
[03/15 08:52:42  22908s] 	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/FE_RC_8010_0): (635.80, 251.20) --> (626.20, 244.00)
[03/15 08:52:42  22908s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3230.6MB) @(6:21:47 - 6:21:48).
[03/15 08:52:42  22908s] Move report: Detail placement moves 525 insts, mean move: 2.47 um, max move: 16.80 um
[03/15 08:52:42  22908s] 	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/FE_RC_8010_0): (635.80, 251.20) --> (626.20, 244.00)
[03/15 08:52:42  22908s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3230.6MB
[03/15 08:52:42  22908s] Statistics of distance of Instance movement in refine placement:
[03/15 08:52:42  22908s]   maximum (X+Y) =        16.80 um
[03/15 08:52:42  22908s]   inst (ofifo_inst/col_idx_5__fifo_instance/FE_RC_8010_0) with max move: (635.8, 251.2) -> (626.2, 244)
[03/15 08:52:42  22908s]   mean    (X+Y) =         2.47 um
[03/15 08:52:42  22908s] Summary Report:
[03/15 08:52:42  22908s] Instances move: 525 (out of 54547 movable)
[03/15 08:52:42  22908s] Instances flipped: 0
[03/15 08:52:42  22908s] Mean displacement: 2.47 um
[03/15 08:52:42  22908s] Max displacement: 16.80 um (Instance: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8010_0) (635.8, 251.2) -> (626.2, 244)
[03/15 08:52:42  22908s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D0
[03/15 08:52:42  22908s] Total instances moved : 525
[03/15 08:52:42  22908s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.990, REAL:0.994, MEM:3230.6M
[03/15 08:52:42  22908s] Total net bbox length = 1.011e+06 (5.342e+05 4.765e+05) (ext = 4.176e+04)
[03/15 08:52:42  22908s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3230.6MB
[03/15 08:52:42  22908s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3230.6MB) @(6:21:47 - 6:21:48).
[03/15 08:52:42  22908s] *** Finished refinePlace (6:21:48 mem=3230.6M) ***
[03/15 08:52:42  22908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.29
[03/15 08:52:42  22908s] OPERPROF: Finished RefinePlace at level 1, CPU:1.170, REAL:1.171, MEM:3230.6M
[03/15 08:52:42  22908s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3230.6M
[03/15 08:52:42  22908s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.147, MEM:3230.6M
[03/15 08:52:42  22908s] Finished re-routing un-routed nets (0:00:00.0 3230.6M)
[03/15 08:52:42  22908s] 
[03/15 08:52:42  22908s] OPERPROF: Starting DPlace-Init at level 1, MEM:3230.6M
[03/15 08:52:42  22908s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3230.6M
[03/15 08:52:42  22909s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:3230.6M
[03/15 08:52:42  22909s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.203, MEM:3230.6M
[03/15 08:52:43  22909s] 
[03/15 08:52:43  22909s] Density : 0.6619
[03/15 08:52:43  22909s] Max route overflow : 0.0000
[03/15 08:52:43  22909s] 
[03/15 08:52:43  22909s]   Timing Snapshot: (TGT)
[03/15 08:52:43  22909s]      Weighted WNS: -0.410
[03/15 08:52:43  22909s]       All  PG WNS: -1.032
[03/15 08:52:43  22909s]       High PG WNS: -0.341
[03/15 08:52:43  22909s]       All  PG TNS: -446.383
[03/15 08:52:43  22909s]       High PG TNS: -301.175
[03/15 08:52:43  22909s]    Category Slack: { [L, -1.032] [H, -0.341] }
[03/15 08:52:43  22909s] 
[03/15 08:52:43  22909s] Checking setup slack degradation ...
[03/15 08:52:43  22909s] 
[03/15 08:52:43  22909s] Recovery Manager:
[03/15 08:52:43  22909s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:52:43  22909s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.341, Threshold: 0.010) - Skip
[03/15 08:52:43  22909s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -446.383, Threshold: 100.000) - Skip
[03/15 08:52:43  22909s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -301.175, Threshold: 5.000) - Skip
[03/15 08:52:43  22909s] 
[03/15 08:52:44  22910s] Begin: GigaOpt postEco optimization
[03/15 08:52:44  22910s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.98 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -postEcoForPowerRecovery  -useDynPwrCost 
[03/15 08:52:53  22919s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3240.1M
[03/15 08:52:53  22919s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3240.1M
[03/15 08:52:59  22925s]   Timing Snapshot: (TGT)
[03/15 08:52:59  22925s]      Weighted WNS: -0.409
[03/15 08:52:59  22925s]       All  PG WNS: -1.032
[03/15 08:52:59  22925s]       High PG WNS: -0.340
[03/15 08:52:59  22925s]       All  PG TNS: -446.380
[03/15 08:52:59  22925s]       High PG TNS: -301.172
[03/15 08:52:59  22925s]    Category Slack: { [L, -1.032] [H, -0.340] }
[03/15 08:52:59  22925s] 
[03/15 08:52:59  22925s] Checking setup slack degradation ...
[03/15 08:52:59  22925s] 
[03/15 08:52:59  22925s] Recovery Manager:
[03/15 08:52:59  22925s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:52:59  22925s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.340, Threshold: 0.010) - Skip
[03/15 08:52:59  22925s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -446.380, Threshold: 100.000) - Skip
[03/15 08:52:59  22925s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -301.172, Threshold: 5.000) - Skip
[03/15 08:52:59  22925s] 
[03/15 08:53:00  22926s] 
[03/15 08:53:00  22926s] =============================================================================================
[03/15 08:53:00  22926s]  Step TAT Report for WnsOpt #5
[03/15 08:53:00  22926s] =============================================================================================
[03/15 08:53:00  22926s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:53:00  22926s] ---------------------------------------------------------------------------------------------
[03/15 08:53:00  22926s] [ SlackTraversorInit     ]      3   0:00:01.3  (   8.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/15 08:53:00  22926s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:53:00  22926s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:53:00  22926s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:53:00  22926s] [ TransformInit          ]      1   0:00:07.4  (  46.3 % )     0:00:07.4 /  0:00:07.4    1.0
[03/15 08:53:00  22926s] [ OptSingleIteration     ]     25   0:00:00.0  (   0.3 % )     0:00:04.8 /  0:00:04.8    1.0
[03/15 08:53:00  22926s] [ OptGetWeight           ]     25   0:00:00.8  (   5.3 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:53:00  22926s] [ OptEval                ]     25   0:00:02.7  (  16.8 % )     0:00:02.7 /  0:00:02.7    1.0
[03/15 08:53:00  22926s] [ OptCommit              ]     25   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/15 08:53:00  22926s] [ IncrTimingUpdate       ]     16   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:53:00  22926s] [ PostCommitDelayUpdate  ]     25   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[03/15 08:53:00  22926s] [ IncrDelayCalc          ]     38   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.5
[03/15 08:53:00  22926s] [ SetupOptGetWorkingSet  ]     22   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 08:53:00  22926s] [ SetupOptGetActiveNode  ]     22   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/15 08:53:00  22926s] [ SetupOptSlackGraph     ]     22   0:00:00.6  (   3.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:53:00  22926s] [ MISC                   ]          0:00:02.3  (  14.4 % )     0:00:02.3 /  0:00:02.3    1.0
[03/15 08:53:00  22926s] ---------------------------------------------------------------------------------------------
[03/15 08:53:00  22926s]  WnsOpt #5 TOTAL                    0:00:16.0  ( 100.0 % )     0:00:16.0 /  0:00:16.0    1.0
[03/15 08:53:00  22926s] ---------------------------------------------------------------------------------------------
[03/15 08:53:00  22926s] 
[03/15 08:53:00  22926s] End: GigaOpt postEco optimization
[03/15 08:53:01  22927s]   Timing Snapshot: (TGT)
[03/15 08:53:01  22927s]      Weighted WNS: -0.409
[03/15 08:53:01  22927s]       All  PG WNS: -1.032
[03/15 08:53:01  22927s]       High PG WNS: -0.340
[03/15 08:53:01  22927s]       All  PG TNS: -446.365
[03/15 08:53:01  22927s]       High PG TNS: -301.172
[03/15 08:53:01  22927s]    Category Slack: { [L, -1.032] [H, -0.340] }
[03/15 08:53:01  22927s] 
[03/15 08:53:01  22927s] Checking setup slack degradation ...
[03/15 08:53:01  22927s] 
[03/15 08:53:01  22927s] Recovery Manager:
[03/15 08:53:01  22927s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:53:01  22927s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.340, Threshold: 0.010) - Skip
[03/15 08:53:01  22927s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -446.365, Threshold: 100.000) - Skip
[03/15 08:53:01  22927s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -301.172, Threshold: 5.000) - Skip
[03/15 08:53:01  22927s] 
[03/15 08:53:01  22927s] Trigger unconditional timing recovery
[03/15 08:53:02  22928s] Begin: GigaOpt postEco optimization
[03/15 08:53:02  22928s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.85 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -skipLowEffortCategoryOptimization -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/15 08:53:11  22937s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3240.1M
[03/15 08:53:11  22937s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3240.1M
[03/15 08:53:32  22958s]   Timing Snapshot: (TGT)
[03/15 08:53:32  22958s]      Weighted WNS: -0.409
[03/15 08:53:32  22958s]       All  PG WNS: -1.032
[03/15 08:53:32  22958s]       High PG WNS: -0.340
[03/15 08:53:32  22958s]       All  PG TNS: -446.521
[03/15 08:53:32  22958s]       High PG TNS: -301.329
[03/15 08:53:32  22958s]    Category Slack: { [L, -1.032] [H, -0.340] }
[03/15 08:53:32  22958s] 
[03/15 08:53:32  22958s] Checking setup slack degradation ...
[03/15 08:53:32  22958s] 
[03/15 08:53:32  22958s] Recovery Manager:
[03/15 08:53:32  22958s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:53:32  22958s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.340, Threshold: 0.010) - Skip
[03/15 08:53:32  22958s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -446.521, Threshold: 100.000) - Skip
[03/15 08:53:32  22958s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -301.329, Threshold: 5.000) - Skip
[03/15 08:53:32  22958s] 
[03/15 08:53:33  22959s] 
[03/15 08:53:33  22959s] =============================================================================================
[03/15 08:53:33  22959s]  Step TAT Report for WnsOpt #6
[03/15 08:53:33  22959s] =============================================================================================
[03/15 08:53:33  22959s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:53:33  22959s] ---------------------------------------------------------------------------------------------
[03/15 08:53:33  22959s] [ SlackTraversorInit     ]      2   0:00:00.8  (   2.6 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:53:33  22959s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:53:33  22959s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:53:33  22959s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:53:33  22959s] [ TransformInit          ]      1   0:00:07.4  (  24.1 % )     0:00:07.4 /  0:00:07.5    1.0
[03/15 08:53:33  22959s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.1 % )     0:00:20.6 /  0:00:20.5    1.0
[03/15 08:53:33  22959s] [ OptGetWeight           ]     10   0:00:01.2  (   3.9 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 08:53:33  22959s] [ OptEval                ]     10   0:00:18.4  (  60.0 % )     0:00:18.4 /  0:00:18.4    1.0
[03/15 08:53:33  22959s] [ OptCommit              ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 08:53:33  22959s] [ IncrTimingUpdate       ]     10   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:53:33  22959s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 08:53:33  22959s] [ IncrDelayCalc          ]     19   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[03/15 08:53:33  22959s] [ SetupOptGetWorkingSet  ]     18   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 08:53:33  22959s] [ SetupOptGetActiveNode  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:53:33  22959s] [ SetupOptSlackGraph     ]     10   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 08:53:33  22959s] [ MISC                   ]          0:00:01.8  (   5.8 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 08:53:33  22959s] ---------------------------------------------------------------------------------------------
[03/15 08:53:33  22959s]  WnsOpt #6 TOTAL                    0:00:30.7  ( 100.0 % )     0:00:30.7 /  0:00:30.8    1.0
[03/15 08:53:33  22959s] ---------------------------------------------------------------------------------------------
[03/15 08:53:33  22959s] 
[03/15 08:53:33  22959s] End: GigaOpt postEco optimization
[03/15 08:53:34  22960s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3207.1M
[03/15 08:53:34  22960s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.159, MEM:3207.1M
[03/15 08:53:34  22960s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3207.1M
[03/15 08:53:34  22960s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3207.1M
[03/15 08:53:34  22960s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3207.1M
[03/15 08:53:34  22960s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.121, MEM:3207.1M
[03/15 08:53:34  22960s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.209, MEM:3207.1M
[03/15 08:53:34  22960s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.210, MEM:3207.1M
[03/15 08:53:34  22960s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.30
[03/15 08:53:34  22960s] OPERPROF: Starting RefinePlace at level 1, MEM:3207.1M
[03/15 08:53:34  22960s] *** Starting refinePlace (6:22:41 mem=3207.1M) ***
[03/15 08:53:34  22960s] Total net bbox length = 1.011e+06 (5.343e+05 4.765e+05) (ext = 4.176e+04)
[03/15 08:53:34  22960s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:53:34  22960s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3207.1M
[03/15 08:53:34  22960s] Starting refinePlace ...
[03/15 08:53:34  22961s] 
[03/15 08:53:34  22961s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:53:35  22961s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:53:35  22961s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3207.1MB) @(6:22:41 - 6:22:42).
[03/15 08:53:35  22961s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:53:35  22961s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3207.1MB
[03/15 08:53:35  22961s] Statistics of distance of Instance movement in refine placement:
[03/15 08:53:35  22961s]   maximum (X+Y) =         0.00 um
[03/15 08:53:35  22961s]   mean    (X+Y) =         0.00 um
[03/15 08:53:35  22961s] Summary Report:
[03/15 08:53:35  22961s] Instances move: 0 (out of 54542 movable)
[03/15 08:53:35  22961s] Instances flipped: 0
[03/15 08:53:35  22961s] Mean displacement: 0.00 um
[03/15 08:53:35  22961s] Max displacement: 0.00 um 
[03/15 08:53:35  22961s] Total instances moved : 0
[03/15 08:53:35  22961s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.970, REAL:0.966, MEM:3207.1M
[03/15 08:53:35  22961s] Total net bbox length = 1.011e+06 (5.343e+05 4.765e+05) (ext = 4.176e+04)
[03/15 08:53:35  22961s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3207.1MB
[03/15 08:53:35  22961s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3207.1MB) @(6:22:41 - 6:22:42).
[03/15 08:53:35  22961s] *** Finished refinePlace (6:22:42 mem=3207.1M) ***
[03/15 08:53:35  22961s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.30
[03/15 08:53:35  22961s] OPERPROF: Finished RefinePlace at level 1, CPU:1.130, REAL:1.134, MEM:3207.1M
[03/15 08:53:35  22962s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3207.1M
[03/15 08:53:36  22962s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.147, MEM:3207.1M
[03/15 08:53:36  22962s] Finished re-routing un-routed nets (0:00:00.0 3207.1M)
[03/15 08:53:36  22962s] 
[03/15 08:53:36  22962s] OPERPROF: Starting DPlace-Init at level 1, MEM:3207.1M
[03/15 08:53:36  22962s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3207.1M
[03/15 08:53:36  22962s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.125, MEM:3207.1M
[03/15 08:53:36  22962s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.212, MEM:3207.1M
[03/15 08:53:36  22962s] 
[03/15 08:53:36  22962s] Density : 0.6620
[03/15 08:53:36  22962s] Max route overflow : 0.0000
[03/15 08:53:36  22962s] 
[03/15 08:53:36  22962s] Begin: Core Power Optimization
[03/15 08:53:36  22962s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:22:42.9/10:15:42.5 (0.6), mem = 3207.1M
[03/15 08:53:36  22962s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.28
[03/15 08:53:37  22963s] (I,S,L,T): WC_VIEW: 155.797, 71.2637, 2.66602, 229.727
[03/15 08:53:37  22963s] ### Creating RouteCongInterface, started
[03/15 08:53:37  22963s] 
[03/15 08:53:37  22963s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/15 08:53:37  22963s] 
[03/15 08:53:37  22963s] #optDebug: {0, 1.200}
[03/15 08:53:37  22963s] ### Creating RouteCongInterface, finished
[03/15 08:53:37  22963s] ### Creating LA Mngr. totSessionCpu=6:22:44 mem=3207.1M
[03/15 08:53:37  22963s] ### Creating LA Mngr, finished. totSessionCpu=6:22:44 mem=3207.1M
[03/15 08:53:37  22963s] Usable buffer cells for single buffer setup transform:
[03/15 08:53:37  22963s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 08:53:37  22963s] Number of usable buffer cells above: 18
[03/15 08:53:38  22964s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3207.1M
[03/15 08:53:38  22964s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3207.1M
[03/15 08:53:39  22966s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 08:53:39  22966s] Reclaim Optimization WNS Slack -1.032  TNS Slack -446.589 Density 66.20
[03/15 08:53:39  22966s] +----------+---------+--------+--------+------------+--------+
[03/15 08:53:39  22966s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 08:53:39  22966s] +----------+---------+--------+--------+------------+--------+
[03/15 08:53:39  22966s] |    66.20%|        -|  -1.032|-446.589|   0:00:00.0| 3207.1M|
[03/15 08:53:39  22966s] Running power reclaim iteration with 26.34194 cutoff 
[03/15 08:53:40  22966s] |    66.20%|        0|  -1.032|-446.589|   0:00:01.0| 3207.1M|
[03/15 08:53:40  22966s] Running power reclaim iteration with 26.34194 cutoff 
[03/15 08:54:11  22997s] |    66.15%|      163|  -1.032|-446.589|   0:00:31.0| 3205.1M|
[03/15 08:54:12  22999s] |    66.15%|        3|  -1.032|-446.589|   0:00:01.0| 3205.1M|
[03/15 08:54:12  22999s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 08:54:12  22999s] Running power reclaim iteration with 39.51291 cutoff 
[03/15 08:54:26  23012s] |    66.13%|       39|  -1.032|-446.489|   0:00:14.0| 3205.1M|
[03/15 08:54:26  23013s] Running power reclaim iteration with 5.26839 cutoff 
[03/15 08:54:40  23027s] |    66.13%|       28|  -1.032|-446.487|   0:00:14.0| 3205.1M|
[03/15 08:54:41  23027s]  *** Final WNS Slack -1.032  TNS Slack -446.486 
[03/15 08:54:41  23027s] +----------+---------+--------+--------+------------+--------+
[03/15 08:54:41  23027s] Reclaim Optimization End WNS Slack -1.032  TNS Slack -446.486 Density 66.13
[03/15 08:54:41  23027s] 
[03/15 08:54:41  23027s] ** Summary: Restruct = 166 Buffer Deletion = 0 Declone = 0 Resize = 64 **
[03/15 08:54:41  23027s] --------------------------------------------------------------
[03/15 08:54:41  23027s] |                                   | Total     | Sequential |
[03/15 08:54:41  23027s] --------------------------------------------------------------
[03/15 08:54:41  23027s] | Num insts resized                 |      57  |       0    |
[03/15 08:54:41  23027s] | Num insts undone                  |       3  |       0    |
[03/15 08:54:41  23027s] | Num insts Downsized               |      46  |       0    |
[03/15 08:54:41  23027s] | Num insts Samesized               |      11  |       0    |
[03/15 08:54:41  23027s] | Num insts Upsized                 |       0  |       0    |
[03/15 08:54:41  23027s] | Num multiple commits+uncommits    |       7  |       -    |
[03/15 08:54:41  23027s] --------------------------------------------------------------
[03/15 08:54:41  23027s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:54:41  23027s] Layer 3 has 251 constrained nets 
[03/15 08:54:41  23027s] Layer 7 has 60 constrained nets 
[03/15 08:54:41  23027s] **** End NDR-Layer Usage Statistics ****
[03/15 08:54:41  23027s] 
[03/15 08:54:41  23027s] Number of insts committed for which the initial cell was dont use = 0
[03/15 08:54:41  23027s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/15 08:54:41  23027s] End: Core Power Optimization (cpu = 0:01:05) (real = 0:01:05) **
[03/15 08:54:41  23027s] (I,S,L,T): WC_VIEW: 155.574, 71.0635, 2.66316, 229.3
[03/15 08:54:41  23027s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.28
[03/15 08:54:41  23027s] *** PowerOpt [finish] : cpu/real = 0:01:04.8/0:01:04.7 (1.0), totSession cpu/real = 6:23:47.8/10:16:47.2 (0.6), mem = 3205.1M
[03/15 08:54:41  23027s] 
[03/15 08:54:41  23027s] =============================================================================================
[03/15 08:54:41  23027s]  Step TAT Report for PowerOpt #4
[03/15 08:54:41  23027s] =============================================================================================
[03/15 08:54:41  23027s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:54:41  23027s] ---------------------------------------------------------------------------------------------
[03/15 08:54:41  23027s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:54:41  23027s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:54:41  23027s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:54:41  23027s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:54:41  23027s] [ BottleneckAnalyzerInit ]      2   0:00:11.4  (  17.6 % )     0:00:11.4 /  0:00:11.4    1.0
[03/15 08:54:41  23027s] [ OptSingleIteration     ]     10   0:00:02.6  (   4.0 % )     0:00:48.2 /  0:00:48.2    1.0
[03/15 08:54:41  23027s] [ OptGetWeight           ]    107   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[03/15 08:54:41  23027s] [ OptEval                ]    107   0:00:44.4  (  68.6 % )     0:00:44.4 /  0:00:44.6    1.0
[03/15 08:54:41  23027s] [ OptCommit              ]    107   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    0.9
[03/15 08:54:41  23027s] [ IncrTimingUpdate       ]     40   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    0.9
[03/15 08:54:41  23027s] [ PostCommitDelayUpdate  ]     86   0:00:00.1  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:54:41  23027s] [ IncrDelayCalc          ]    139   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.4    1.0
[03/15 08:54:41  23027s] [ DrvFindVioNets         ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:54:41  23027s] [ MISC                   ]          0:00:04.0  (   6.1 % )     0:00:04.0 /  0:00:04.0    1.0
[03/15 08:54:41  23027s] ---------------------------------------------------------------------------------------------
[03/15 08:54:41  23027s]  PowerOpt #4 TOTAL                  0:01:04.7  ( 100.0 % )     0:01:04.7 /  0:01:04.8    1.0
[03/15 08:54:41  23027s] ---------------------------------------------------------------------------------------------
[03/15 08:54:41  23027s] 
[03/15 08:54:41  23028s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3205.1M
[03/15 08:54:41  23028s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.155, MEM:3205.1M
[03/15 08:54:41  23028s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3205.1M
[03/15 08:54:41  23028s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3205.1M
[03/15 08:54:41  23028s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3205.1M
[03/15 08:54:42  23028s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.121, MEM:3205.1M
[03/15 08:54:42  23028s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.214, MEM:3205.1M
[03/15 08:54:42  23028s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.214, MEM:3205.1M
[03/15 08:54:42  23028s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.31
[03/15 08:54:42  23028s] OPERPROF: Starting RefinePlace at level 1, MEM:3205.1M
[03/15 08:54:42  23028s] *** Starting refinePlace (6:23:48 mem=3205.1M) ***
[03/15 08:54:42  23028s] Total net bbox length = 1.011e+06 (5.343e+05 4.763e+05) (ext = 4.176e+04)
[03/15 08:54:42  23028s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:54:42  23028s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3205.1M
[03/15 08:54:42  23028s] Starting refinePlace ...
[03/15 08:54:42  23028s] 
[03/15 08:54:42  23028s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:54:43  23029s] Move report: legalization moves 225 insts, mean move: 2.20 um, max move: 16.00 um
[03/15 08:54:43  23029s] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12646_0): (439.80, 578.80) --> (431.00, 571.60)
[03/15 08:54:43  23029s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3205.1MB) @(6:23:49 - 6:23:49).
[03/15 08:54:43  23029s] Move report: Detail placement moves 225 insts, mean move: 2.20 um, max move: 16.00 um
[03/15 08:54:43  23029s] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12646_0): (439.80, 578.80) --> (431.00, 571.60)
[03/15 08:54:43  23029s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3205.1MB
[03/15 08:54:43  23029s] Statistics of distance of Instance movement in refine placement:
[03/15 08:54:43  23029s]   maximum (X+Y) =        16.00 um
[03/15 08:54:43  23029s]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12646_0) with max move: (439.8, 578.8) -> (431, 571.6)
[03/15 08:54:43  23029s]   mean    (X+Y) =         2.20 um
[03/15 08:54:43  23029s] Summary Report:
[03/15 08:54:43  23029s] Instances move: 225 (out of 54334 movable)
[03/15 08:54:43  23029s] Instances flipped: 0
[03/15 08:54:43  23029s] Mean displacement: 2.20 um
[03/15 08:54:43  23029s] Max displacement: 16.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12646_0) (439.8, 578.8) -> (431, 571.6)
[03/15 08:54:43  23029s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/15 08:54:43  23029s] Total instances moved : 225
[03/15 08:54:43  23029s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.980, REAL:0.976, MEM:3205.1M
[03/15 08:54:43  23029s] Total net bbox length = 1.011e+06 (5.346e+05 4.766e+05) (ext = 4.176e+04)
[03/15 08:54:43  23029s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3205.1MB
[03/15 08:54:43  23029s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3205.1MB) @(6:23:48 - 6:23:49).
[03/15 08:54:43  23029s] *** Finished refinePlace (6:23:50 mem=3205.1M) ***
[03/15 08:54:43  23029s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.31
[03/15 08:54:43  23029s] OPERPROF: Finished RefinePlace at level 1, CPU:1.140, REAL:1.134, MEM:3205.1M
[03/15 08:54:43  23029s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3205.1M
[03/15 08:54:43  23029s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.145, MEM:3205.1M
[03/15 08:54:43  23029s] Finished re-routing un-routed nets (0:00:00.0 3205.1M)
[03/15 08:54:43  23029s] 
[03/15 08:54:43  23030s] OPERPROF: Starting DPlace-Init at level 1, MEM:3205.1M
[03/15 08:54:43  23030s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3205.1M
[03/15 08:54:43  23030s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:3205.1M
[03/15 08:54:43  23030s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.202, MEM:3205.1M
[03/15 08:54:44  23030s] 
[03/15 08:54:44  23030s] Density : 0.6613
[03/15 08:54:44  23030s] Max route overflow : 0.0000
[03/15 08:54:44  23030s] 
[03/15 08:54:44  23030s] 
[03/15 08:54:44  23030s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3205.1M) ***
[03/15 08:54:45  23031s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 08:54:45  23032s]   Timing Snapshot: (TGT)
[03/15 08:54:45  23032s]      Weighted WNS: -0.409
[03/15 08:54:45  23032s]       All  PG WNS: -1.032
[03/15 08:54:45  23032s]       High PG WNS: -0.340
[03/15 08:54:45  23032s]       All  PG TNS: -446.490
[03/15 08:54:45  23032s]       High PG TNS: -301.298
[03/15 08:54:45  23032s]    Category Slack: { [L, -1.032] [H, -0.340] }
[03/15 08:54:45  23032s] 
[03/15 08:54:45  23032s] Checking setup slack degradation ...
[03/15 08:54:45  23032s] 
[03/15 08:54:45  23032s] Recovery Manager:
[03/15 08:54:45  23032s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:54:45  23032s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.340, Threshold: 0.010) - Skip
[03/15 08:54:45  23032s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -446.490, Threshold: 100.000) - Skip
[03/15 08:54:45  23032s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -301.298, Threshold: 5.000) - Skip
[03/15 08:54:45  23032s] 
[03/15 08:54:46  23032s] Begin: GigaOpt nonLegal postEco optimization
[03/15 08:54:46  23032s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -lowEffort
[03/15 08:54:46  23032s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:54:46  23032s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:54:46  23032s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:23:52.7/10:16:52.1 (0.6), mem = 3205.1M
[03/15 08:54:46  23032s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.29
[03/15 08:54:47  23033s] (I,S,L,T): WC_VIEW: 155.574, 71.065, 2.66316, 229.302
[03/15 08:54:47  23033s] ### Creating RouteCongInterface, started
[03/15 08:54:47  23033s] 
[03/15 08:54:47  23033s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:54:47  23033s] 
[03/15 08:54:47  23033s] #optDebug: {0, 1.200}
[03/15 08:54:47  23033s] ### Creating RouteCongInterface, finished
[03/15 08:54:47  23033s] ### Creating LA Mngr. totSessionCpu=6:23:54 mem=3205.1M
[03/15 08:54:47  23033s] ### Creating LA Mngr, finished. totSessionCpu=6:23:54 mem=3205.1M
[03/15 08:54:52  23038s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:54:52  23038s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:54:54  23041s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.14
[03/15 08:54:54  23041s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 08:54:55  23041s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -446.490 Density 66.13
[03/15 08:54:55  23041s] Optimizer WNS Pass 0
[03/15 08:54:55  23041s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.192|
|reg2reg   |-0.340|-301.298|
|HEPG      |-0.340|-301.298|
|All Paths |-1.032|-446.490|
+----------+------+--------+

[03/15 08:54:55  23041s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.340ns TNS -301.291ns; HEPG WNS -0.340ns TNS -301.291ns; all paths WNS -1.032ns TNS -446.484ns; Real time 1:29:04
[03/15 08:54:55  23041s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3214.6M
[03/15 08:54:55  23041s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:3214.6M
[03/15 08:54:55  23041s] Active Path Group: reg2reg  
[03/15 08:54:55  23042s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:54:55  23042s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:54:55  23042s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:54:55  23042s] |  -0.340|   -1.032|-301.298| -446.490|    66.13%|   0:00:00.0| 3214.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 08:54:58  23044s] |  -0.339|   -1.032|-301.250| -446.442|    66.13%|   0:00:03.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 08:54:58  23045s] |  -0.338|   -1.032|-301.330| -446.522|    66.13%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 08:54:58  23045s] |  -0.338|   -1.032|-301.255| -446.447|    66.13%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 08:54:59  23045s] |  -0.339|   -1.032|-301.255| -446.447|    66.13%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 08:54:59  23045s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:54:59  23045s] 
[03/15 08:54:59  23045s] *** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=3233.7M) ***
[03/15 08:54:59  23046s]   Timing Snapshot: (TGT)
[03/15 08:54:59  23046s]      Weighted WNS: -0.408
[03/15 08:54:59  23046s]       All  PG WNS: -1.032
[03/15 08:54:59  23046s]       High PG WNS: -0.339
[03/15 08:54:59  23046s]       All  PG TNS: -446.447
[03/15 08:54:59  23046s]       High PG TNS: -301.255
[03/15 08:54:59  23046s]    Category Slack: { [L, -1.032] [H, -0.339] }
[03/15 08:54:59  23046s] 
[03/15 08:54:59  23046s] Checking setup slack degradation ...
[03/15 08:54:59  23046s] 
[03/15 08:54:59  23046s] Recovery Manager:
[03/15 08:54:59  23046s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:54:59  23046s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.339, Threshold: 0.010) - Skip
[03/15 08:54:59  23046s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -446.447, Threshold: 100.000) - Skip
[03/15 08:54:59  23046s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -301.255, Threshold: 5.000) - Skip
[03/15 08:54:59  23046s] 
[03/15 08:54:59  23046s] Active Path Group: default 
[03/15 08:55:00  23046s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:00  23046s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:55:00  23046s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:00  23046s] |  -1.032|   -1.032|-145.192| -446.447|    66.13%|   0:00:01.0| 3233.7M|   WC_VIEW|  default| out[104]                                           |
[03/15 08:55:00  23046s] |  -1.032|   -1.032|-145.191| -446.445|    66.13%|   0:00:00.0| 3233.7M|   WC_VIEW|  default| out[104]                                           |
[03/15 08:55:00  23046s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:00  23046s] 
[03/15 08:55:00  23046s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=3233.7M) ***
[03/15 08:55:00  23046s] 
[03/15 08:55:00  23046s] *** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:05.0 mem=3233.7M) ***
[03/15 08:55:00  23046s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.339|-301.255|
|HEPG      |-0.339|-301.255|
|All Paths |-1.032|-446.445|
+----------+------+--------+

[03/15 08:55:00  23046s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -301.249ns; HEPG WNS -0.338ns TNS -301.249ns; all paths WNS -1.032ns TNS -446.439ns; Real time 1:29:09
[03/15 08:55:00  23046s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -446.445 Density 66.13
[03/15 08:55:00  23046s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.339|-301.255|
|HEPG      |-0.339|-301.255|
|All Paths |-1.032|-446.445|
+----------+------+--------+

[03/15 08:55:00  23046s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:55:00  23046s] Layer 3 has 251 constrained nets 
[03/15 08:55:00  23046s] Layer 7 has 60 constrained nets 
[03/15 08:55:00  23046s] **** End NDR-Layer Usage Statistics ****
[03/15 08:55:00  23046s] 
[03/15 08:55:00  23046s] *** Finish post-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=3233.7M) ***
[03/15 08:55:00  23046s] 
[03/15 08:55:00  23046s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.14
[03/15 08:55:00  23046s] (I,S,L,T): WC_VIEW: 155.588, 71.0783, 2.66358, 229.329
[03/15 08:55:00  23046s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.29
[03/15 08:55:00  23046s] *** SetupOpt [finish] : cpu/real = 0:00:14.3/0:00:14.3 (1.0), totSession cpu/real = 6:24:06.9/10:17:06.4 (0.6), mem = 3224.1M
[03/15 08:55:00  23046s] 
[03/15 08:55:00  23046s] =============================================================================================
[03/15 08:55:00  23046s]  Step TAT Report for WnsOpt #7
[03/15 08:55:00  23046s] =============================================================================================
[03/15 08:55:00  23046s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:55:00  23046s] ---------------------------------------------------------------------------------------------
[03/15 08:55:00  23046s] [ SlackTraversorInit     ]      2   0:00:00.8  (   5.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:55:00  23046s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:55:00  23046s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:55:00  23046s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:55:00  23046s] [ TransformInit          ]      1   0:00:07.5  (  52.7 % )     0:00:07.5 /  0:00:07.5    1.0
[03/15 08:55:00  23046s] [ OptSingleIteration     ]     26   0:00:00.0  (   0.3 % )     0:00:03.6 /  0:00:03.6    1.0
[03/15 08:55:00  23046s] [ OptGetWeight           ]     26   0:00:00.8  (   5.9 % )     0:00:00.8 /  0:00:00.9    1.0
[03/15 08:55:00  23046s] [ OptEval                ]     26   0:00:01.4  (   9.5 % )     0:00:01.4 /  0:00:01.3    1.0
[03/15 08:55:00  23046s] [ OptCommit              ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.8
[03/15 08:55:00  23046s] [ IncrTimingUpdate       ]     17   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:55:00  23046s] [ PostCommitDelayUpdate  ]     26   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[03/15 08:55:00  23046s] [ IncrDelayCalc          ]     39   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/15 08:55:00  23046s] [ SetupOptGetWorkingSet  ]     24   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 08:55:00  23046s] [ SetupOptGetActiveNode  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:55:00  23046s] [ SetupOptSlackGraph     ]     24   0:00:00.6  (   4.0 % )     0:00:00.6 /  0:00:00.5    0.9
[03/15 08:55:00  23046s] [ MISC                   ]          0:00:02.2  (  15.3 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 08:55:00  23046s] ---------------------------------------------------------------------------------------------
[03/15 08:55:00  23046s]  WnsOpt #7 TOTAL                    0:00:14.3  ( 100.0 % )     0:00:14.3 /  0:00:14.3    1.0
[03/15 08:55:00  23046s] ---------------------------------------------------------------------------------------------
[03/15 08:55:00  23046s] 
[03/15 08:55:00  23046s] End: GigaOpt nonLegal postEco optimization
[03/15 08:55:01  23047s] Begin: GigaOpt TNS non-legal recovery
[03/15 08:55:01  23047s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 0.9 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -inPostEcoStage
[03/15 08:55:01  23047s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:55:01  23047s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:55:01  23047s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:24:07.7/10:17:07.1 (0.6), mem = 3224.1M
[03/15 08:55:01  23047s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.30
[03/15 08:55:02  23048s] (I,S,L,T): WC_VIEW: 155.588, 71.0783, 2.66358, 229.329
[03/15 08:55:02  23048s] ### Creating RouteCongInterface, started
[03/15 08:55:02  23048s] 
[03/15 08:55:02  23048s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:55:02  23048s] 
[03/15 08:55:02  23048s] #optDebug: {0, 1.200}
[03/15 08:55:02  23048s] ### Creating RouteCongInterface, finished
[03/15 08:55:02  23048s] ### Creating LA Mngr. totSessionCpu=6:24:09 mem=3224.1M
[03/15 08:55:02  23048s] ### Creating LA Mngr, finished. totSessionCpu=6:24:09 mem=3224.1M
[03/15 08:55:07  23053s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:55:07  23053s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:55:09  23056s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.15
[03/15 08:55:09  23056s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 08:55:10  23056s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -446.445 Density 66.13
[03/15 08:55:10  23056s] Optimizer TNS Opt
[03/15 08:55:10  23056s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.339|-301.255|
|HEPG      |-0.339|-301.255|
|All Paths |-1.032|-446.445|
+----------+------+--------+

[03/15 08:55:10  23056s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.338ns TNS -301.249ns; HEPG WNS -0.338ns TNS -301.249ns; all paths WNS -1.032ns TNS -446.439ns; Real time 1:29:19
[03/15 08:55:10  23056s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3233.7M
[03/15 08:55:10  23056s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3233.7M
[03/15 08:55:10  23056s] Active Path Group: reg2reg  
[03/15 08:55:10  23056s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:10  23056s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:55:10  23056s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:10  23056s] |  -0.339|   -1.032|-301.255| -446.445|    66.13%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 08:55:12  23059s] |  -0.338|   -1.032|-301.259| -446.450|    66.13%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 08:55:14  23060s] |  -0.338|   -1.032|-301.259| -446.450|    66.13%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D   |
[03/15 08:55:15  23061s] |  -0.338|   -1.032|-301.220| -446.411|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_11_/D  |
[03/15 08:55:17  23063s] |  -0.338|   -1.032|-301.214| -446.404|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 08:55:17  23063s] |  -0.338|   -1.032|-301.179| -446.370|    66.14%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 08:55:19  23065s] |  -0.338|   -1.032|-301.179| -446.370|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_17_/D  |
[03/15 08:55:19  23065s] |  -0.338|   -1.032|-301.175| -446.366|    66.14%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/15 08:55:21  23067s] |  -0.338|   -1.032|-301.165| -446.356|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/15 08:55:22  23068s] |  -0.338|   -1.032|-301.033| -446.224|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_/D   |
[03/15 08:55:23  23069s] |  -0.338|   -1.032|-301.033| -446.224|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/15 08:55:24  23070s] |  -0.338|   -1.032|-301.009| -446.200|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
[03/15 08:55:26  23072s] |  -0.338|   -1.032|-301.009| -446.200|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
[03/15 08:55:27  23073s] |  -0.338|   -1.032|-301.027| -446.217|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_18_/D   |
[03/15 08:55:30  23076s] |  -0.338|   -1.032|-301.005| -446.195|    66.14%|   0:00:03.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_7_/D   |
[03/15 08:55:32  23078s] |  -0.338|   -1.032|-300.634| -445.825|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 08:55:32  23078s] |        |         |        |         |          |            |        |          |         | eg_107_/E                                          |
[03/15 08:55:34  23080s] |  -0.338|   -1.032|-300.606| -445.797|    66.14%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 08:55:34  23080s] |        |         |        |         |          |            |        |          |         | eg_83_/E                                           |
[03/15 08:55:35  23081s] |  -0.338|   -1.032|-300.591| -445.782|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 08:55:35  23081s] |        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
[03/15 08:55:35  23081s] |  -0.338|   -1.032|-300.588| -445.778|    66.14%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 08:55:35  23081s] |        |         |        |         |          |            |        |          |         | eg_33_/E                                           |
[03/15 08:55:36  23083s] |  -0.338|   -1.032|-300.577| -445.768|    66.14%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
[03/15 08:55:38  23085s] |  -0.338|   -1.032|-300.535| -445.726|    66.15%|   0:00:02.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
[03/15 08:55:39  23085s] |  -0.338|   -1.032|-300.525| -445.716|    66.15%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
[03/15 08:55:39  23085s] |  -0.338|   -1.032|-300.508| -445.699|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
[03/15 08:55:40  23086s] |  -0.338|   -1.032|-300.473| -445.664|    66.15%|   0:00:01.0| 3233.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 08:55:40  23086s] |        |         |        |         |          |            |        |          |         | _reg_76_/E                                         |
[03/15 08:55:40  23086s] |  -0.338|   -1.032|-300.481| -445.672|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/15 08:55:40  23086s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:40  23086s] 
[03/15 08:55:40  23086s] *** Finish Core Optimize Step (cpu=0:00:30.1 real=0:00:30.0 mem=3233.7M) ***
[03/15 08:55:41  23087s]   Timing Snapshot: (TGT)
[03/15 08:55:41  23087s]      Weighted WNS: -0.407
[03/15 08:55:41  23087s]       All  PG WNS: -1.032
[03/15 08:55:41  23087s]       High PG WNS: -0.338
[03/15 08:55:41  23087s]       All  PG TNS: -445.672
[03/15 08:55:41  23087s]       High PG TNS: -300.481
[03/15 08:55:41  23087s]    Category Slack: { [L, -1.032] [H, -0.338] }
[03/15 08:55:41  23087s] 
[03/15 08:55:41  23087s] Checking setup slack degradation ...
[03/15 08:55:41  23087s] 
[03/15 08:55:41  23087s] Recovery Manager:
[03/15 08:55:41  23087s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:55:41  23087s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.338, Threshold: 0.010) - Skip
[03/15 08:55:41  23087s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -445.672, Threshold: 100.000) - Skip
[03/15 08:55:41  23087s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -300.481, Threshold: 5.000) - Skip
[03/15 08:55:41  23087s] 
[03/15 08:55:41  23087s] 
[03/15 08:55:41  23087s] *** Finished Optimize Step Cumulative (cpu=0:00:30.6 real=0:00:31.0 mem=3233.7M) ***
[03/15 08:55:41  23087s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.481|
|HEPG      |-0.338|-300.481|
|All Paths |-1.032|-445.672|
+----------+------+--------+

[03/15 08:55:41  23087s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.338ns TNS -300.476ns; HEPG WNS -0.338ns TNS -300.476ns; all paths WNS -1.032ns TNS -445.666ns; Real time 1:29:50
[03/15 08:55:41  23087s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.672 Density 66.15
[03/15 08:55:41  23087s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.481|
|HEPG      |-0.338|-300.481|
|All Paths |-1.032|-445.672|
+----------+------+--------+

[03/15 08:55:41  23087s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:55:41  23087s] Layer 3 has 251 constrained nets 
[03/15 08:55:41  23087s] Layer 7 has 60 constrained nets 
[03/15 08:55:41  23087s] **** End NDR-Layer Usage Statistics ****
[03/15 08:55:41  23087s] 
[03/15 08:55:41  23087s] *** Finish post-CTS Setup Fixing (cpu=0:00:31.5 real=0:00:32.0 mem=3233.7M) ***
[03/15 08:55:41  23087s] 
[03/15 08:55:41  23087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.15
[03/15 08:55:41  23087s] (I,S,L,T): WC_VIEW: 155.622, 71.1074, 2.66446, 229.393
[03/15 08:55:41  23087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.30
[03/15 08:55:41  23087s] *** SetupOpt [finish] : cpu/real = 0:00:40.2/0:00:40.1 (1.0), totSession cpu/real = 6:24:47.9/10:17:47.2 (0.6), mem = 3224.1M
[03/15 08:55:41  23087s] 
[03/15 08:55:41  23087s] =============================================================================================
[03/15 08:55:41  23087s]  Step TAT Report for TnsOpt #8
[03/15 08:55:41  23087s] =============================================================================================
[03/15 08:55:41  23087s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:55:41  23087s] ---------------------------------------------------------------------------------------------
[03/15 08:55:41  23087s] [ SlackTraversorInit     ]      2   0:00:00.8  (   2.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:55:41  23087s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:55:41  23087s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:55:41  23087s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:55:41  23087s] [ TransformInit          ]      1   0:00:07.4  (  18.6 % )     0:00:07.4 /  0:00:07.5    1.0
[03/15 08:55:41  23087s] [ OptSingleIteration     ]    167   0:00:00.2  (   0.6 % )     0:00:24.2 /  0:00:24.3    1.0
[03/15 08:55:41  23087s] [ OptGetWeight           ]    167   0:00:03.1  (   7.6 % )     0:00:03.1 /  0:00:03.1    1.0
[03/15 08:55:41  23087s] [ OptEval                ]    167   0:00:14.3  (  35.6 % )     0:00:14.3 /  0:00:14.4    1.0
[03/15 08:55:41  23087s] [ OptCommit              ]    167   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/15 08:55:41  23087s] [ IncrTimingUpdate       ]     66   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.4    0.9
[03/15 08:55:41  23087s] [ PostCommitDelayUpdate  ]    167   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[03/15 08:55:41  23087s] [ IncrDelayCalc          ]    116   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[03/15 08:55:41  23087s] [ SetupOptGetWorkingSet  ]    167   0:00:02.3  (   5.7 % )     0:00:02.3 /  0:00:02.3    1.0
[03/15 08:55:41  23087s] [ SetupOptGetActiveNode  ]    167   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/15 08:55:41  23087s] [ SetupOptSlackGraph     ]    167   0:00:03.7  (   9.2 % )     0:00:03.7 /  0:00:03.7    1.0
[03/15 08:55:41  23087s] [ MISC                   ]          0:00:07.4  (  18.5 % )     0:00:07.4 /  0:00:07.4    1.0
[03/15 08:55:41  23087s] ---------------------------------------------------------------------------------------------
[03/15 08:55:41  23087s]  TnsOpt #8 TOTAL                    0:00:40.1  ( 100.0 % )     0:00:40.1 /  0:00:40.2    1.0
[03/15 08:55:41  23087s] ---------------------------------------------------------------------------------------------
[03/15 08:55:41  23087s] 
[03/15 08:55:41  23087s] End: GigaOpt TNS non-legal recovery
[03/15 08:55:42  23088s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3224.1M
[03/15 08:55:42  23089s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.148, MEM:3224.1M
[03/15 08:55:42  23089s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3224.1M
[03/15 08:55:42  23089s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3224.1M
[03/15 08:55:42  23089s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3224.1M
[03/15 08:55:42  23089s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.121, MEM:3224.1M
[03/15 08:55:42  23089s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.208, MEM:3224.1M
[03/15 08:55:42  23089s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.208, MEM:3224.1M
[03/15 08:55:42  23089s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.32
[03/15 08:55:42  23089s] OPERPROF: Starting RefinePlace at level 1, MEM:3224.1M
[03/15 08:55:42  23089s] *** Starting refinePlace (6:24:49 mem=3224.1M) ***
[03/15 08:55:42  23089s] Total net bbox length = 1.011e+06 (5.346e+05 4.766e+05) (ext = 4.176e+04)
[03/15 08:55:43  23089s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:55:43  23089s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3224.1M
[03/15 08:55:43  23089s] Starting refinePlace ...
[03/15 08:55:43  23089s] 
[03/15 08:55:43  23089s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:55:44  23090s] Move report: legalization moves 131 insts, mean move: 2.92 um, max move: 13.80 um
[03/15 08:55:44  23090s] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_14078_0): (404.60, 56.80) --> (409.40, 65.80)
[03/15 08:55:44  23090s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3224.1MB) @(6:24:49 - 6:24:50).
[03/15 08:55:44  23090s] Move report: Detail placement moves 131 insts, mean move: 2.92 um, max move: 13.80 um
[03/15 08:55:44  23090s] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_14078_0): (404.60, 56.80) --> (409.40, 65.80)
[03/15 08:55:44  23090s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3224.1MB
[03/15 08:55:44  23090s] Statistics of distance of Instance movement in refine placement:
[03/15 08:55:44  23090s]   maximum (X+Y) =        13.80 um
[03/15 08:55:44  23090s]   inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_14078_0) with max move: (404.6, 56.8) -> (409.4, 65.8)
[03/15 08:55:44  23090s]   mean    (X+Y) =         2.92 um
[03/15 08:55:44  23090s] Summary Report:
[03/15 08:55:44  23090s] Instances move: 131 (out of 54334 movable)
[03/15 08:55:44  23090s] Instances flipped: 0
[03/15 08:55:44  23090s] Mean displacement: 2.92 um
[03/15 08:55:44  23090s] Max displacement: 13.80 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_14078_0) (404.6, 56.8) -> (409.4, 65.8)
[03/15 08:55:44  23090s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/15 08:55:44  23090s] Total instances moved : 131
[03/15 08:55:44  23090s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.000, REAL:1.005, MEM:3224.1M
[03/15 08:55:44  23090s] Total net bbox length = 1.012e+06 (5.349e+05 4.767e+05) (ext = 4.176e+04)
[03/15 08:55:44  23090s] Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 3224.1MB
[03/15 08:55:44  23090s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:02.0, mem=3224.1MB) @(6:24:49 - 6:24:50).
[03/15 08:55:44  23090s] *** Finished refinePlace (6:24:50 mem=3224.1M) ***
[03/15 08:55:44  23090s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.32
[03/15 08:55:44  23090s] OPERPROF: Finished RefinePlace at level 1, CPU:1.170, REAL:1.173, MEM:3224.1M
[03/15 08:55:44  23090s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3224.1M
[03/15 08:55:44  23090s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.150, MEM:3224.1M
[03/15 08:55:44  23090s] Finished re-routing un-routed nets (0:00:00.0 3224.1M)
[03/15 08:55:44  23090s] 
[03/15 08:55:44  23091s] OPERPROF: Starting DPlace-Init at level 1, MEM:3224.1M
[03/15 08:55:44  23091s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3224.1M
[03/15 08:55:44  23091s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:3224.1M
[03/15 08:55:44  23091s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.221, MEM:3224.1M
[03/15 08:55:45  23091s] 
[03/15 08:55:45  23091s] Density : 0.6615
[03/15 08:55:45  23091s] Max route overflow : 0.0000
[03/15 08:55:45  23091s] 
[03/15 08:55:45  23091s] 
[03/15 08:55:45  23091s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3224.1M) ***
[03/15 08:55:45  23092s]   Timing Snapshot: (TGT)
[03/15 08:55:45  23092s]      Weighted WNS: -0.407
[03/15 08:55:45  23092s]       All  PG WNS: -1.032
[03/15 08:55:45  23092s]       High PG WNS: -0.338
[03/15 08:55:45  23092s]       All  PG TNS: -445.702
[03/15 08:55:45  23092s]       High PG TNS: -300.512
[03/15 08:55:45  23092s]    Category Slack: { [L, -1.032] [H, -0.338] }
[03/15 08:55:45  23092s] 
[03/15 08:55:45  23092s] Checking setup slack degradation ...
[03/15 08:55:45  23092s] 
[03/15 08:55:45  23092s] Recovery Manager:
[03/15 08:55:45  23092s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:55:45  23092s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.338, Threshold: 0.010) - Skip
[03/15 08:55:45  23092s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -445.702, Threshold: 100.000) - Skip
[03/15 08:55:45  23092s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -300.512, Threshold: 5.000) - Skip
[03/15 08:55:45  23092s] 
[03/15 08:55:46  23092s] Begin: GigaOpt postEco optimization
[03/15 08:55:46  23092s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.98 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -postEcoForPowerRecovery   
[03/15 08:55:46  23092s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:55:46  23092s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:55:46  23092s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:24:52.7/10:17:52.0 (0.6), mem = 3224.1M
[03/15 08:55:46  23092s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.31
[03/15 08:55:47  23093s] (I,S,L,T): WC_VIEW: 155.622, 71.1087, 2.66446, 229.395
[03/15 08:55:47  23093s] ### Creating RouteCongInterface, started
[03/15 08:55:47  23093s] 
[03/15 08:55:47  23093s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:55:47  23093s] 
[03/15 08:55:47  23093s] #optDebug: {0, 1.200}
[03/15 08:55:47  23093s] ### Creating RouteCongInterface, finished
[03/15 08:55:47  23093s] ### Creating LA Mngr. totSessionCpu=6:24:54 mem=3224.1M
[03/15 08:55:47  23093s] ### Creating LA Mngr, finished. totSessionCpu=6:24:54 mem=3224.1M
[03/15 08:55:52  23098s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:55:52  23099s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:55:54  23101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.16
[03/15 08:55:54  23101s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 08:55:55  23101s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.702 Density 66.15
[03/15 08:55:55  23101s] Optimizer WNS Pass 0
[03/15 08:55:55  23101s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.512|
|HEPG      |-0.338|-300.512|
|All Paths |-1.032|-445.702|
+----------+------+--------+

[03/15 08:55:55  23101s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -300.506ns; HEPG WNS -0.338ns TNS -300.506ns; all paths WNS -1.032ns TNS -445.697ns; Real time 1:30:04
[03/15 08:55:55  23101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3233.7M
[03/15 08:55:55  23101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3233.7M
[03/15 08:55:55  23101s] Active Path Group: reg2reg  
[03/15 08:55:55  23102s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:55  23102s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:55:55  23102s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:55  23102s] |  -0.338|   -1.032|-300.512| -445.702|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/15 08:55:59  23105s] |  -0.338|   -1.032|-300.518| -445.708|    66.15%|   0:00:04.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 08:55:59  23105s] |  -0.338|   -1.032|-300.518| -445.709|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 08:55:59  23105s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:55:59  23105s] 
[03/15 08:55:59  23105s] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=3233.7M) ***
[03/15 08:55:59  23106s]   Timing Snapshot: (TGT)
[03/15 08:55:59  23106s]      Weighted WNS: -0.407
[03/15 08:55:59  23106s]       All  PG WNS: -1.032
[03/15 08:55:59  23106s]       High PG WNS: -0.338
[03/15 08:55:59  23106s]       All  PG TNS: -445.709
[03/15 08:55:59  23106s]       High PG TNS: -300.518
[03/15 08:55:59  23106s]    Category Slack: { [L, -1.032] [H, -0.338] }
[03/15 08:55:59  23106s] 
[03/15 08:55:59  23106s] Checking setup slack degradation ...
[03/15 08:55:59  23106s] 
[03/15 08:55:59  23106s] Recovery Manager:
[03/15 08:55:59  23106s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:55:59  23106s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.338, Threshold: 0.010) - Skip
[03/15 08:55:59  23106s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -445.709, Threshold: 100.000) - Skip
[03/15 08:55:59  23106s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -300.518, Threshold: 5.000) - Skip
[03/15 08:55:59  23106s] 
[03/15 08:55:59  23106s] Active Path Group: default 
[03/15 08:56:00  23106s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:00  23106s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:56:00  23106s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:00  23106s] |  -1.032|   -1.032|-145.191| -445.709|    66.15%|   0:00:01.0| 3233.7M|   WC_VIEW|  default| out[104]                                           |
[03/15 08:56:00  23106s] |  -1.032|   -1.032|-145.191| -445.709|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  default| out[104]                                           |
[03/15 08:56:00  23106s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:00  23106s] 
[03/15 08:56:00  23106s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=3233.7M) ***
[03/15 08:56:00  23106s] 
[03/15 08:56:00  23106s] *** Finished Optimize Step Cumulative (cpu=0:00:04.8 real=0:00:05.0 mem=3233.7M) ***
[03/15 08:56:00  23106s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.518|
|HEPG      |-0.338|-300.518|
|All Paths |-1.032|-445.709|
+----------+------+--------+

[03/15 08:56:00  23106s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -300.512ns; HEPG WNS -0.338ns TNS -300.512ns; all paths WNS -1.032ns TNS -445.703ns; Real time 1:30:09
[03/15 08:56:00  23106s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.709 Density 66.15
[03/15 08:56:00  23106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.8994.16
[03/15 08:56:00  23106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.8994.16
[03/15 08:56:00  23107s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.709 Density 66.15
[03/15 08:56:00  23107s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.518|
|HEPG      |-0.338|-300.518|
|All Paths |-1.032|-445.709|
+----------+------+--------+

[03/15 08:56:00  23107s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:56:00  23107s] Layer 3 has 251 constrained nets 
[03/15 08:56:00  23107s] Layer 7 has 60 constrained nets 
[03/15 08:56:00  23107s] **** End NDR-Layer Usage Statistics ****
[03/15 08:56:00  23107s] 
[03/15 08:56:00  23107s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=3233.7M) ***
[03/15 08:56:00  23107s] 
[03/15 08:56:00  23107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.16
[03/15 08:56:01  23107s] (I,S,L,T): WC_VIEW: 155.634, 71.1179, 2.66472, 229.417
[03/15 08:56:01  23107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.31
[03/15 08:56:01  23107s] *** SetupOpt [finish] : cpu/real = 0:00:14.8/0:00:14.8 (1.0), totSession cpu/real = 6:25:07.5/10:18:06.8 (0.6), mem = 3224.1M
[03/15 08:56:01  23107s] 
[03/15 08:56:01  23107s] =============================================================================================
[03/15 08:56:01  23107s]  Step TAT Report for WnsOpt #8
[03/15 08:56:01  23107s] =============================================================================================
[03/15 08:56:01  23107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:56:01  23107s] ---------------------------------------------------------------------------------------------
[03/15 08:56:01  23107s] [ SlackTraversorInit     ]      3   0:00:01.2  (   8.1 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 08:56:01  23107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:01  23107s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:56:01  23107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:01  23107s] [ TransformInit          ]      1   0:00:07.5  (  50.6 % )     0:00:07.5 /  0:00:07.5    1.0
[03/15 08:56:01  23107s] [ OptSingleIteration     ]     14   0:00:00.0  (   0.1 % )     0:00:03.8 /  0:00:03.8    1.0
[03/15 08:56:01  23107s] [ OptGetWeight           ]     14   0:00:00.8  (   5.6 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:56:01  23107s] [ OptEval                ]     14   0:00:02.1  (  14.2 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 08:56:01  23107s] [ OptCommit              ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/15 08:56:01  23107s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 08:56:01  23107s] [ PostCommitDelayUpdate  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/15 08:56:01  23107s] [ IncrDelayCalc          ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 08:56:01  23107s] [ SetupOptGetWorkingSet  ]     12   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.0
[03/15 08:56:01  23107s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:01  23107s] [ SetupOptSlackGraph     ]     12   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:56:01  23107s] [ MISC                   ]          0:00:02.1  (  14.4 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 08:56:01  23107s] ---------------------------------------------------------------------------------------------
[03/15 08:56:01  23107s]  WnsOpt #8 TOTAL                    0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:14.8    1.0
[03/15 08:56:01  23107s] ---------------------------------------------------------------------------------------------
[03/15 08:56:01  23107s] 
[03/15 08:56:01  23107s] End: GigaOpt postEco optimization
[03/15 08:56:02  23108s]   Timing Snapshot: (TGT)
[03/15 08:56:02  23108s]      Weighted WNS: -0.407
[03/15 08:56:02  23108s]       All  PG WNS: -1.032
[03/15 08:56:02  23108s]       High PG WNS: -0.338
[03/15 08:56:02  23108s]       All  PG TNS: -445.709
[03/15 08:56:02  23108s]       High PG TNS: -300.518
[03/15 08:56:02  23108s]    Category Slack: { [L, -1.032] [H, -0.338] }
[03/15 08:56:02  23108s] 
[03/15 08:56:02  23108s] Checking setup slack degradation ...
[03/15 08:56:02  23108s] 
[03/15 08:56:02  23108s] Recovery Manager:
[03/15 08:56:02  23108s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:56:02  23108s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.338, Threshold: 0.010) - Skip
[03/15 08:56:02  23108s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -445.709, Threshold: 100.000) - Skip
[03/15 08:56:02  23108s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -300.518, Threshold: 5.000) - Skip
[03/15 08:56:02  23108s] 
[03/15 08:56:02  23108s] Trigger unconditional timing recovery
[03/15 08:56:02  23109s] Begin: GigaOpt postEco optimization
[03/15 08:56:02  23109s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.85 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -skipLowEffortCategoryOptimization -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/15 08:56:02  23109s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:56:03  23109s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:56:03  23109s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:25:09.4/10:18:08.8 (0.6), mem = 3224.1M
[03/15 08:56:03  23109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.32
[03/15 08:56:03  23110s] (I,S,L,T): WC_VIEW: 155.634, 71.1179, 2.66472, 229.417
[03/15 08:56:03  23110s] ### Creating RouteCongInterface, started
[03/15 08:56:03  23110s] 
[03/15 08:56:03  23110s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:56:03  23110s] 
[03/15 08:56:03  23110s] #optDebug: {0, 1.200}
[03/15 08:56:03  23110s] ### Creating RouteCongInterface, finished
[03/15 08:56:03  23110s] ### Creating LA Mngr. totSessionCpu=6:25:10 mem=3224.1M
[03/15 08:56:03  23110s] ### Creating LA Mngr, finished. totSessionCpu=6:25:10 mem=3224.1M
[03/15 08:56:09  23115s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:56:09  23115s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:56:11  23117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.17
[03/15 08:56:11  23117s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 08:56:11  23118s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.709 Density 66.15
[03/15 08:56:11  23118s] Optimizer WNS Pass 0
[03/15 08:56:11  23118s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.518|
|HEPG      |-0.338|-300.518|
|All Paths |-1.032|-445.709|
+----------+------+--------+

[03/15 08:56:11  23118s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -300.512ns; HEPG WNS -0.338ns TNS -300.512ns; all paths WNS -1.032ns TNS -445.703ns; Real time 1:30:20
[03/15 08:56:11  23118s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3233.7M
[03/15 08:56:11  23118s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3233.7M
[03/15 08:56:12  23118s] Active Path Group: reg2reg  
[03/15 08:56:12  23118s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:12  23118s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:56:12  23118s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:12  23118s] |  -0.338|   -1.032|-300.518| -445.709|    66.15%|   0:00:00.0| 3233.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 08:56:24  23130s] |  -0.338|   -1.032|-300.425| -445.616|    66.15%|   0:00:12.0| 3226.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 08:56:24  23130s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:24  23130s] 
[03/15 08:56:24  23130s] *** Finish Core Optimize Step (cpu=0:00:12.1 real=0:00:12.0 mem=3226.2M) ***
[03/15 08:56:24  23131s]   Timing Snapshot: (TGT)
[03/15 08:56:24  23131s]      Weighted WNS: -0.407
[03/15 08:56:24  23131s]       All  PG WNS: -1.032
[03/15 08:56:24  23131s]       High PG WNS: -0.338
[03/15 08:56:24  23131s]       All  PG TNS: -445.616
[03/15 08:56:24  23131s]       High PG TNS: -300.425
[03/15 08:56:24  23131s]    Category Slack: { [L, -1.032] [H, -0.338] }
[03/15 08:56:24  23131s] 
[03/15 08:56:24  23131s] Checking setup slack degradation ...
[03/15 08:56:24  23131s] 
[03/15 08:56:24  23131s] Recovery Manager:
[03/15 08:56:24  23131s]   Low  Effort WNS Jump: 0.118 (REF: -0.915, TGT: -1.032, Threshold: 0.010) - Trigger
[03/15 08:56:24  23131s]   High Effort WNS Jump: 0.000 (REF: -0.362, TGT: -0.338, Threshold: 0.010) - Skip
[03/15 08:56:24  23131s]   Low  Effort TNS Jump: 0.000 (REF: -501.145, TGT: -445.616, Threshold: 100.000) - Skip
[03/15 08:56:24  23131s]   High Effort TNS Jump: 0.000 (REF: -371.863, TGT: -300.425, Threshold: 5.000) - Skip
[03/15 08:56:24  23131s] 
[03/15 08:56:24  23131s] 
[03/15 08:56:24  23131s] *** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:12.0 mem=3226.2M) ***
[03/15 08:56:24  23131s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.425|
|HEPG      |-0.338|-300.425|
|All Paths |-1.032|-445.616|
+----------+------+--------+

[03/15 08:56:24  23131s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.338ns TNS -300.420ns; HEPG WNS -0.338ns TNS -300.420ns; all paths WNS -1.032ns TNS -445.611ns; Real time 1:30:33
[03/15 08:56:24  23131s] ** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -445.616 Density 66.15
[03/15 08:56:24  23131s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.032|-145.191|
|reg2reg   |-0.338|-300.425|
|HEPG      |-0.338|-300.425|
|All Paths |-1.032|-445.616|
+----------+------+--------+

[03/15 08:56:24  23131s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:56:24  23131s] Layer 3 has 251 constrained nets 
[03/15 08:56:24  23131s] Layer 7 has 60 constrained nets 
[03/15 08:56:24  23131s] **** End NDR-Layer Usage Statistics ****
[03/15 08:56:24  23131s] 
[03/15 08:56:24  23131s] *** Finish post-CTS Setup Fixing (cpu=0:00:13.4 real=0:00:13.0 mem=3226.2M) ***
[03/15 08:56:24  23131s] 
[03/15 08:56:24  23131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.17
[03/15 08:56:25  23131s] (I,S,L,T): WC_VIEW: 155.636, 71.1201, 2.66481, 229.421
[03/15 08:56:25  23131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.32
[03/15 08:56:25  23131s] *** SetupOpt [finish] : cpu/real = 0:00:22.1/0:00:22.1 (1.0), totSession cpu/real = 6:25:31.5/10:18:30.8 (0.6), mem = 3216.6M
[03/15 08:56:25  23131s] 
[03/15 08:56:25  23131s] =============================================================================================
[03/15 08:56:25  23131s]  Step TAT Report for WnsOpt #9
[03/15 08:56:25  23131s] =============================================================================================
[03/15 08:56:25  23131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:56:25  23131s] ---------------------------------------------------------------------------------------------
[03/15 08:56:25  23131s] [ SlackTraversorInit     ]      2   0:00:00.8  (   3.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:56:25  23131s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:25  23131s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:56:25  23131s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:25  23131s] [ TransformInit          ]      1   0:00:07.4  (  33.6 % )     0:00:07.4 /  0:00:07.5    1.0
[03/15 08:56:25  23131s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:11.9 /  0:00:11.9    1.0
[03/15 08:56:25  23131s] [ OptGetWeight           ]      6   0:00:00.8  (   3.5 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:56:25  23131s] [ OptEval                ]      6   0:00:10.7  (  48.5 % )     0:00:10.7 /  0:00:10.7    1.0
[03/15 08:56:25  23131s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/15 08:56:25  23131s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/15 08:56:25  23131s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 08:56:25  23131s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/15 08:56:25  23131s] [ SetupOptGetWorkingSet  ]     11   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.1
[03/15 08:56:25  23131s] [ SetupOptGetActiveNode  ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:25  23131s] [ SetupOptSlackGraph     ]      6   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:56:25  23131s] [ MISC                   ]          0:00:01.8  (   8.0 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 08:56:25  23131s] ---------------------------------------------------------------------------------------------
[03/15 08:56:25  23131s]  WnsOpt #9 TOTAL                    0:00:22.1  ( 100.0 % )     0:00:22.1 /  0:00:22.1    1.0
[03/15 08:56:25  23131s] ---------------------------------------------------------------------------------------------
[03/15 08:56:25  23131s] 
[03/15 08:56:25  23131s] End: GigaOpt postEco optimization
[03/15 08:56:26  23132s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3216.6M
[03/15 08:56:26  23132s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.154, MEM:3216.6M
[03/15 08:56:26  23132s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3216.6M
[03/15 08:56:26  23132s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3216.6M
[03/15 08:56:26  23132s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3216.6M
[03/15 08:56:26  23132s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.122, MEM:3216.6M
[03/15 08:56:26  23132s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.207, MEM:3216.6M
[03/15 08:56:26  23132s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.208, MEM:3216.6M
[03/15 08:56:26  23132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.33
[03/15 08:56:26  23132s] OPERPROF: Starting RefinePlace at level 1, MEM:3216.6M
[03/15 08:56:26  23132s] *** Starting refinePlace (6:25:33 mem=3216.6M) ***
[03/15 08:56:26  23133s] Total net bbox length = 1.012e+06 (5.349e+05 4.768e+05) (ext = 4.176e+04)
[03/15 08:56:26  23133s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:56:26  23133s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3216.6M
[03/15 08:56:26  23133s] Starting refinePlace ...
[03/15 08:56:26  23133s] 
[03/15 08:56:26  23133s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:56:27  23134s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:56:27  23134s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3216.6MB) @(6:25:33 - 6:25:34).
[03/15 08:56:27  23134s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:56:27  23134s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3216.6MB
[03/15 08:56:27  23134s] Statistics of distance of Instance movement in refine placement:
[03/15 08:56:27  23134s]   maximum (X+Y) =         0.00 um
[03/15 08:56:27  23134s]   mean    (X+Y) =         0.00 um
[03/15 08:56:27  23134s] Summary Report:
[03/15 08:56:27  23134s] Instances move: 0 (out of 54335 movable)
[03/15 08:56:27  23134s] Instances flipped: 0
[03/15 08:56:27  23134s] Mean displacement: 0.00 um
[03/15 08:56:27  23134s] Max displacement: 0.00 um 
[03/15 08:56:27  23134s] Total instances moved : 0
[03/15 08:56:27  23134s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.970, REAL:0.968, MEM:3216.6M
[03/15 08:56:27  23134s] Total net bbox length = 1.012e+06 (5.349e+05 4.768e+05) (ext = 4.176e+04)
[03/15 08:56:27  23134s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3216.6MB
[03/15 08:56:27  23134s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3216.6MB) @(6:25:33 - 6:25:34).
[03/15 08:56:27  23134s] *** Finished refinePlace (6:25:34 mem=3216.6M) ***
[03/15 08:56:27  23134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.33
[03/15 08:56:27  23134s] OPERPROF: Finished RefinePlace at level 1, CPU:1.140, REAL:1.141, MEM:3216.6M
[03/15 08:56:27  23134s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3216.6M
[03/15 08:56:28  23134s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.146, MEM:3216.6M
[03/15 08:56:28  23134s] Finished re-routing un-routed nets (0:00:00.0 3216.6M)
[03/15 08:56:28  23134s] 
[03/15 08:56:28  23134s] OPERPROF: Starting DPlace-Init at level 1, MEM:3216.6M
[03/15 08:56:28  23134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3216.6M
[03/15 08:56:28  23134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.123, MEM:3216.6M
[03/15 08:56:28  23134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.209, MEM:3216.6M
[03/15 08:56:28  23135s] 
[03/15 08:56:28  23135s] Density : 0.6615
[03/15 08:56:28  23135s] Max route overflow : 0.0000
[03/15 08:56:28  23135s] 
[03/15 08:56:28  23135s] 
[03/15 08:56:28  23135s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=3216.6M) ***
[03/15 08:56:28  23135s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/15 08:56:28  23135s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:56:29  23135s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:56:29  23135s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:25:35.4/10:18:34.7 (0.6), mem = 3216.6M
[03/15 08:56:29  23135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.33
[03/15 08:56:29  23136s] (I,S,L,T): WC_VIEW: 155.636, 71.1201, 2.66481, 229.421
[03/15 08:56:29  23136s] ### Creating RouteCongInterface, started
[03/15 08:56:29  23136s] 
[03/15 08:56:29  23136s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 08:56:29  23136s] 
[03/15 08:56:29  23136s] #optDebug: {0, 1.200}
[03/15 08:56:29  23136s] ### Creating RouteCongInterface, finished
[03/15 08:56:29  23136s] ### Creating LA Mngr. totSessionCpu=6:25:36 mem=3216.6M
[03/15 08:56:29  23136s] ### Creating LA Mngr, finished. totSessionCpu=6:25:36 mem=3216.6M
[03/15 08:56:35  23141s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:56:35  23141s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:56:37  23143s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3226.2M
[03/15 08:56:37  23143s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3226.2M
[03/15 08:56:38  23144s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:38  23144s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 08:56:38  23144s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:38  23144s] |  -1.032|   -1.032|-445.616| -445.616|    66.15%|   0:00:01.0| 3226.2M|   WC_VIEW|  default| out[104]                                           |
[03/15 08:56:38  23144s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 08:56:38  23144s] 
[03/15 08:56:38  23144s] *** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=3226.2M) ***
[03/15 08:56:38  23144s] 
[03/15 08:56:38  23144s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3226.2M) ***
[03/15 08:56:38  23144s] **** Begin NDR-Layer Usage Statistics ****
[03/15 08:56:38  23144s] Layer 3 has 251 constrained nets 
[03/15 08:56:38  23144s] Layer 7 has 60 constrained nets 
[03/15 08:56:38  23144s] **** End NDR-Layer Usage Statistics ****
[03/15 08:56:38  23144s] (I,S,L,T): WC_VIEW: 155.636, 71.1201, 2.66481, 229.421
[03/15 08:56:38  23144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.33
[03/15 08:56:38  23144s] *** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 6:25:44.9/10:18:44.2 (0.6), mem = 3216.6M
[03/15 08:56:38  23144s] 
[03/15 08:56:38  23144s] =============================================================================================
[03/15 08:56:38  23144s]  Step TAT Report for HardenOpt #2
[03/15 08:56:38  23144s] =============================================================================================
[03/15 08:56:38  23144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:56:38  23144s] ---------------------------------------------------------------------------------------------
[03/15 08:56:38  23144s] [ SlackTraversorInit     ]      1   0:00:00.4  (   4.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 08:56:38  23144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:38  23144s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 08:56:38  23144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:38  23144s] [ TransformInit          ]      1   0:00:07.4  (  78.4 % )     0:00:07.4 /  0:00:07.4    1.0
[03/15 08:56:38  23144s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/15 08:56:38  23144s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:38  23144s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 08:56:38  23144s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:38  23144s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:38  23144s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[03/15 08:56:38  23144s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:56:38  23144s] [ MISC                   ]          0:00:01.4  (  15.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 08:56:38  23144s] ---------------------------------------------------------------------------------------------
[03/15 08:56:38  23144s]  HardenOpt #2 TOTAL                 0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:09.4    1.0
[03/15 08:56:38  23144s] ---------------------------------------------------------------------------------------------
[03/15 08:56:38  23144s] 
[03/15 08:56:38  23144s] Executing incremental physical updates
[03/15 08:56:38  23144s] 
[03/15 08:56:38  23144s] Begin Power Analysis
[03/15 08:56:38  23144s] 
[03/15 08:56:38  23145s]              0V	    VSS
[03/15 08:56:38  23145s]            0.9V	    VDD
[03/15 08:56:38  23145s] Begin Processing Timing Library for Power Calculation
[03/15 08:56:38  23145s] 
[03/15 08:56:38  23145s] Begin Processing Timing Library for Power Calculation
[03/15 08:56:38  23145s] 
[03/15 08:56:38  23145s] 
[03/15 08:56:38  23145s] 
[03/15 08:56:38  23145s] Begin Processing Power Net/Grid for Power Calculation
[03/15 08:56:38  23145s] 
[03/15 08:56:38  23145s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2747.92MB/4371.02MB/2791.28MB)
[03/15 08:56:38  23145s] 
[03/15 08:56:38  23145s] Begin Processing Timing Window Data for Power Calculation
[03/15 08:56:38  23145s] 
[03/15 08:56:39  23145s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2747.92MB/4371.02MB/2791.28MB)
[03/15 08:56:39  23145s] 
[03/15 08:56:39  23145s] Begin Processing User Attributes
[03/15 08:56:39  23145s] 
[03/15 08:56:39  23145s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2747.92MB/4371.02MB/2791.28MB)
[03/15 08:56:39  23145s] 
[03/15 08:56:39  23145s] Begin Processing Signal Activity
[03/15 08:56:39  23145s] 
[03/15 08:56:42  23148s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2748.57MB/4371.02MB/2791.28MB)
[03/15 08:56:42  23148s] 
[03/15 08:56:42  23148s] Begin Power Computation
[03/15 08:56:42  23148s] 
[03/15 08:56:42  23148s]       ----------------------------------------------------------
[03/15 08:56:42  23148s]       # of cell(s) missing both power/leakage table: 0
[03/15 08:56:42  23148s]       # of cell(s) missing power table: 0
[03/15 08:56:42  23148s]       # of cell(s) missing leakage table: 0
[03/15 08:56:42  23148s]       # of MSMV cell(s) missing power_level: 0
[03/15 08:56:42  23148s]       ----------------------------------------------------------
[03/15 08:56:42  23148s] 
[03/15 08:56:42  23148s] 
[03/15 08:56:48  23154s] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2748.58MB/4371.02MB/2791.28MB)
[03/15 08:56:48  23154s] 
[03/15 08:56:48  23154s] Begin Processing User Attributes
[03/15 08:56:48  23154s] 
[03/15 08:56:48  23154s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2748.58MB/4371.02MB/2791.28MB)
[03/15 08:56:48  23154s] 
[03/15 08:56:48  23154s] Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2748.58MB/4371.02MB/2791.28MB)
[03/15 08:56:48  23154s] 
[03/15 08:56:48  23154s] *



[03/15 08:56:48  23154s] Total Power
[03/15 08:56:48  23154s] -----------------------------------------------------------------------------------------
[03/15 08:56:48  23154s] Total Internal Power:      159.81669960 	   64.6760%
[03/15 08:56:48  23154s] Total Switching Power:      84.50712451 	   34.1991%
[03/15 08:56:48  23154s] Total Leakage Power:         2.77979934 	    1.1250%
[03/15 08:56:48  23154s] Total Power:               247.10362240
[03/15 08:56:48  23154s] -----------------------------------------------------------------------------------------
[03/15 08:56:49  23156s] Processing average sequential pin duty cycle 
[03/15 08:56:49  23156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3166.3M
[03/15 08:56:49  23156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.144, MEM:3166.3M
[03/15 08:56:49  23156s] TotalInstCnt at PhyDesignMc Destruction: 54,431
[03/15 08:56:50  23156s] ** Power Reclaim End WNS Slack -1.032  TNS Slack -445.616 
[03/15 08:56:50  23156s] End: Power Optimization (cpu=0:05:50, real=0:05:50, mem=3040.28M, totSessionCpu=6:25:57).
[03/15 08:56:50  23156s] **optDesign ... cpu = 1:28:19, real = 1:28:12, mem = 2651.3M, totSessionCpu=6:25:57 **
[03/15 08:56:50  23156s] #optDebug: fT-D <X 1 0 0 0>
[03/15 08:56:50  23157s] 
[03/15 08:56:50  23157s] Active setup views:
[03/15 08:56:50  23157s]  WC_VIEW
[03/15 08:56:50  23157s]   Dominating endpoints: 0
[03/15 08:56:50  23157s]   Dominating TNS: -0.000
[03/15 08:56:50  23157s] 
[03/15 08:56:51  23157s] Extraction called for design 'core' of instances=54431 and nets=58321 using extraction engine 'preRoute' .
[03/15 08:56:51  23157s] PreRoute RC Extraction called for design core.
[03/15 08:56:51  23157s] RC Extraction called in multi-corner(2) mode.
[03/15 08:56:51  23157s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 08:56:51  23157s] RCMode: PreRoute
[03/15 08:56:51  23157s]       RC Corner Indexes            0       1   
[03/15 08:56:51  23157s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 08:56:51  23157s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 08:56:51  23157s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 08:56:51  23157s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 08:56:51  23157s] Shrink Factor                : 1.00000
[03/15 08:56:51  23157s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 08:56:51  23157s] Using capacitance table file ...
[03/15 08:56:51  23157s] RC Grid backup saved.
[03/15 08:56:51  23157s] LayerId::1 widthSet size::4
[03/15 08:56:51  23157s] LayerId::2 widthSet size::4
[03/15 08:56:51  23157s] LayerId::3 widthSet size::4
[03/15 08:56:51  23157s] LayerId::4 widthSet size::4
[03/15 08:56:51  23157s] LayerId::5 widthSet size::4
[03/15 08:56:51  23157s] LayerId::6 widthSet size::4
[03/15 08:56:51  23157s] LayerId::7 widthSet size::4
[03/15 08:56:51  23157s] LayerId::8 widthSet size::4
[03/15 08:56:51  23157s] Skipped RC grid update for preRoute extraction.
[03/15 08:56:51  23157s] Initializing multi-corner capacitance tables ... 
[03/15 08:56:51  23157s] Initializing multi-corner resistance tables ...
[03/15 08:56:51  23158s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298658 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.841300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 08:56:51  23158s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 3015.766M)
[03/15 08:56:51  23158s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3015.77 MB )
[03/15 08:56:51  23158s] (I)       Started Loading and Dumping File ( Curr Mem: 3015.77 MB )
[03/15 08:56:51  23158s] (I)       Reading DB...
[03/15 08:56:51  23158s] (I)       Read data from FE... (mem=3015.8M)
[03/15 08:56:51  23158s] (I)       Read nodes and places... (mem=3015.8M)
[03/15 08:56:52  23158s] (I)       Done Read nodes and places (cpu=0.090s, mem=3030.6M)
[03/15 08:56:52  23158s] (I)       Read nets... (mem=3030.6M)
[03/15 08:56:52  23158s] (I)       Done Read nets (cpu=0.210s, mem=3047.6M)
[03/15 08:56:52  23158s] (I)       Done Read data from FE (cpu=0.300s, mem=3047.6M)
[03/15 08:56:52  23158s] (I)       before initializing RouteDB syMemory usage = 3047.6 MB
[03/15 08:56:52  23158s] (I)       Build term to term wires: false
[03/15 08:56:52  23158s] (I)       Honor MSV route constraint: false
[03/15 08:56:52  23158s] (I)       Maximum routing layer  : 127
[03/15 08:56:52  23158s] (I)       Minimum routing layer  : 2
[03/15 08:56:52  23158s] (I)       Supply scale factor H  : 1.00
[03/15 08:56:52  23158s] (I)       Supply scale factor V  : 1.00
[03/15 08:56:52  23158s] (I)       Tracks used by clock wire: 0
[03/15 08:56:52  23158s] (I)       Reverse direction      : 
[03/15 08:56:52  23158s] (I)       Honor partition pin guides: true
[03/15 08:56:52  23158s] (I)       Route selected nets only: false
[03/15 08:56:52  23158s] (I)       Route secondary PG pins: false
[03/15 08:56:52  23158s] (I)       Second PG max fanout   : 2147483647
[03/15 08:56:52  23158s] (I)       Apply function for special wires: true
[03/15 08:56:52  23158s] (I)       Layer by layer blockage reading: true
[03/15 08:56:52  23158s] (I)       Offset calculation fix : true
[03/15 08:56:52  23158s] (I)       Route stripe layer range: 
[03/15 08:56:52  23158s] (I)       Honor partition fences : 
[03/15 08:56:52  23158s] (I)       Honor partition pin    : 
[03/15 08:56:52  23158s] (I)       Honor partition fences with feedthrough: 
[03/15 08:56:52  23158s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 08:56:52  23158s] (I)       Use row-based GCell size
[03/15 08:56:52  23158s] (I)       Use row-based GCell align
[03/15 08:56:52  23158s] (I)       GCell unit size   : 3600
[03/15 08:56:52  23158s] (I)       GCell multiplier  : 1
[03/15 08:56:52  23158s] (I)       GCell row height  : 3600
[03/15 08:56:52  23158s] (I)       Actual row height : 3600
[03/15 08:56:52  23158s] (I)       GCell align ref   : 20000 20000
[03/15 08:56:52  23158s] [NR-eGR] Track table information for default rule: 
[03/15 08:56:52  23158s] [NR-eGR] M1 has no routable track
[03/15 08:56:52  23158s] [NR-eGR] M2 has single uniform track structure
[03/15 08:56:52  23158s] [NR-eGR] M3 has single uniform track structure
[03/15 08:56:52  23158s] [NR-eGR] M4 has single uniform track structure
[03/15 08:56:52  23158s] [NR-eGR] M5 has single uniform track structure
[03/15 08:56:52  23158s] [NR-eGR] M6 has single uniform track structure
[03/15 08:56:52  23158s] [NR-eGR] M7 has single uniform track structure
[03/15 08:56:52  23158s] [NR-eGR] M8 has single uniform track structure
[03/15 08:56:52  23158s] (I)       ===========================================================================
[03/15 08:56:52  23158s] (I)       == Report All Rule Vias ==
[03/15 08:56:52  23158s] (I)       ===========================================================================
[03/15 08:56:52  23158s] (I)        Via Rule : (Default)
[03/15 08:56:52  23158s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 08:56:52  23158s] (I)       ---------------------------------------------------------------------------
[03/15 08:56:52  23158s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 08:56:52  23158s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 08:56:52  23158s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 08:56:52  23158s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 08:56:52  23158s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 08:56:52  23158s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 08:56:52  23158s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 08:56:52  23158s] (I)        8    0 : ---                         0 : ---                      
[03/15 08:56:52  23158s] (I)       ===========================================================================
[03/15 08:56:52  23158s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3047.64 MB )
[03/15 08:56:52  23158s] [NR-eGR] Read 232 PG shapes
[03/15 08:56:52  23158s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3047.64 MB )
[03/15 08:56:52  23158s] [NR-eGR] #Routing Blockages  : 0
[03/15 08:56:52  23158s] [NR-eGR] #Instance Blockages : 0
[03/15 08:56:52  23158s] [NR-eGR] #PG Blockages       : 232
[03/15 08:56:52  23158s] [NR-eGR] #Bump Blockages     : 0
[03/15 08:56:52  23158s] [NR-eGR] #Boundary Blockages : 0
[03/15 08:56:52  23158s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 08:56:52  23158s] [NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 28036
[03/15 08:56:52  23158s] (I)       readDataFromPlaceDB
[03/15 08:56:52  23158s] (I)       Read net information..
[03/15 08:56:52  23158s] [NR-eGR] Read numTotalNets=58112  numIgnoredNets=111
[03/15 08:56:52  23158s] (I)       Read testcase time = 0.030 seconds
[03/15 08:56:52  23158s] 
[03/15 08:56:52  23158s] (I)       early_global_route_priority property id does not exist.
[03/15 08:56:52  23158s] (I)       Start initializing grid graph
[03/15 08:56:52  23158s] (I)       End initializing grid graph
[03/15 08:56:52  23158s] (I)       Model blockages into capacity
[03/15 08:56:52  23158s] (I)       Read Num Blocks=232  Num Prerouted Wires=28036  Num CS=0
[03/15 08:56:52  23158s] (I)       Started Modeling ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Started Modeling Layer 1 ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Started Modeling Layer 2 ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 9869
[03/15 08:56:52  23158s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Started Modeling Layer 3 ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 15150
[03/15 08:56:52  23158s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Started Modeling Layer 4 ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 2825
[03/15 08:56:52  23158s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Started Modeling Layer 5 ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 170
[03/15 08:56:52  23158s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Started Modeling Layer 6 ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 22
[03/15 08:56:52  23158s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Started Modeling Layer 7 ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 08:56:52  23158s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Started Modeling Layer 8 ( Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 08:56:52  23158s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3060.48 MB )
[03/15 08:56:52  23158s] (I)       -- layer congestion ratio --
[03/15 08:56:52  23158s] (I)       Layer 1 : 0.100000
[03/15 08:56:52  23158s] (I)       Layer 2 : 0.700000
[03/15 08:56:52  23158s] (I)       Layer 3 : 0.700000
[03/15 08:56:52  23158s] (I)       Layer 4 : 0.700000
[03/15 08:56:52  23158s] (I)       Layer 5 : 0.700000
[03/15 08:56:52  23158s] (I)       Layer 6 : 0.700000
[03/15 08:56:52  23158s] (I)       Layer 7 : 0.700000
[03/15 08:56:52  23158s] (I)       Layer 8 : 0.700000
[03/15 08:56:52  23158s] (I)       ----------------------------
[03/15 08:56:52  23158s] (I)       Number of ignored nets = 111
[03/15 08:56:52  23158s] (I)       Number of fixed nets = 111.  Ignored: Yes
[03/15 08:56:52  23158s] (I)       Number of clock nets = 251.  Ignored: No
[03/15 08:56:52  23158s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 08:56:52  23158s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 08:56:52  23158s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 08:56:52  23158s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 08:56:52  23158s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 08:56:52  23158s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 08:56:52  23158s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 08:56:52  23158s] [NR-eGR] There are 140 clock nets ( 140 with NDR ).
[03/15 08:56:52  23158s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3060.5 MB
[03/15 08:56:52  23158s] (I)       Ndr track 0 does not exist
[03/15 08:56:52  23158s] (I)       Ndr track 0 does not exist
[03/15 08:56:52  23158s] (I)       Layer1  viaCost=300.00
[03/15 08:56:52  23158s] (I)       Layer2  viaCost=100.00
[03/15 08:56:52  23158s] (I)       Layer3  viaCost=100.00
[03/15 08:56:52  23158s] (I)       Layer4  viaCost=100.00
[03/15 08:56:52  23158s] (I)       Layer5  viaCost=100.00
[03/15 08:56:52  23158s] (I)       Layer6  viaCost=200.00
[03/15 08:56:52  23158s] (I)       Layer7  viaCost=100.00
[03/15 08:56:52  23158s] (I)       ---------------------Grid Graph Info--------------------
[03/15 08:56:52  23158s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 08:56:52  23158s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 08:56:52  23158s] (I)       Site width          :   400  (dbu)
[03/15 08:56:52  23158s] (I)       Row height          :  3600  (dbu)
[03/15 08:56:52  23158s] (I)       GCell row height    :  3600  (dbu)
[03/15 08:56:52  23158s] (I)       GCell width         :  3600  (dbu)
[03/15 08:56:52  23158s] (I)       GCell height        :  3600  (dbu)
[03/15 08:56:52  23158s] (I)       Grid                :   359   358     8
[03/15 08:56:52  23158s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 08:56:52  23158s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 08:56:52  23158s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 08:56:52  23158s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 08:56:52  23158s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 08:56:52  23158s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 08:56:52  23158s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 08:56:52  23158s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 08:56:52  23158s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 08:56:52  23158s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 08:56:52  23158s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 08:56:52  23158s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 08:56:52  23158s] (I)       --------------------------------------------------------
[03/15 08:56:52  23158s] 
[03/15 08:56:52  23158s] [NR-eGR] ============ Routing rule table ============
[03/15 08:56:52  23158s] [NR-eGR] Rule id: 0  Nets: 57861 
[03/15 08:56:52  23158s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 08:56:52  23158s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 08:56:52  23158s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:56:52  23158s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:56:52  23158s] [NR-eGR] Rule id: 1  Nets: 140 
[03/15 08:56:52  23158s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 08:56:52  23158s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 08:56:52  23158s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 08:56:52  23158s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:56:52  23158s] [NR-eGR] ========================================
[03/15 08:56:52  23158s] [NR-eGR] 
[03/15 08:56:52  23158s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 08:56:52  23158s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/15 08:56:52  23158s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/15 08:56:52  23158s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/15 08:56:52  23158s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 08:56:52  23158s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 08:56:52  23158s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 08:56:52  23158s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 08:56:52  23158s] (I)       After initializing earlyGlobalRoute syMemory usage = 3065.6 MB
[03/15 08:56:52  23158s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.50 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Started Global Routing ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       ============= Initialization =============
[03/15 08:56:52  23158s] (I)       totalPins=184182  totalGlobalPin=171940 (93.35%)
[03/15 08:56:52  23158s] (I)       Started Build MST ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Generate topology with single threads
[03/15 08:56:52  23158s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       total 2D Cap : 578618 = (289354 H, 289264 V)
[03/15 08:56:52  23158s] [NR-eGR] Layer group 1: route 60 net(s) in layer range [7, 8]
[03/15 08:56:52  23158s] (I)       ============  Phase 1a Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1a ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 08:56:52  23158s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Usage: 8138 = (5005 H, 3133 V) = (1.73% H, 1.08% V) = (9.009e+03um H, 5.639e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] (I)       ============  Phase 1b Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1b ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Usage: 8138 = (5005 H, 3133 V) = (1.73% H, 1.08% V) = (9.009e+03um H, 5.639e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.464840e+04um
[03/15 08:56:52  23158s] (I)       ============  Phase 1c Route ============
[03/15 08:56:52  23158s] (I)       Usage: 8138 = (5005 H, 3133 V) = (1.73% H, 1.08% V) = (9.009e+03um H, 5.639e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] (I)       ============  Phase 1d Route ============
[03/15 08:56:52  23158s] (I)       Usage: 8138 = (5005 H, 3133 V) = (1.73% H, 1.08% V) = (9.009e+03um H, 5.639e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] (I)       ============  Phase 1e Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1e ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Usage: 8138 = (5005 H, 3133 V) = (1.73% H, 1.08% V) = (9.009e+03um H, 5.639e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.464840e+04um
[03/15 08:56:52  23158s] [NR-eGR] 
[03/15 08:56:52  23158s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Running layer assignment with 1 threads
[03/15 08:56:52  23158s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Started Build MST ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Generate topology with single threads
[03/15 08:56:52  23158s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       total 2D Cap : 2202613 = (1155211 H, 1047402 V)
[03/15 08:56:52  23158s] [NR-eGR] Layer group 2: route 140 net(s) in layer range [3, 4]
[03/15 08:56:52  23158s] (I)       ============  Phase 1a Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1a ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 08:56:52  23158s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Usage: 8677 = (5241 H, 3436 V) = (0.45% H, 0.33% V) = (9.434e+03um H, 6.185e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] (I)       ============  Phase 1b Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1b ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Usage: 8677 = (5241 H, 3436 V) = (0.45% H, 0.33% V) = (9.434e+03um H, 6.185e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.561860e+04um
[03/15 08:56:52  23158s] (I)       ============  Phase 1c Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1c ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Level2 Grid: 72 x 72
[03/15 08:56:52  23158s] (I)       Started Two Level Routing ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Usage: 8677 = (5241 H, 3436 V) = (0.45% H, 0.33% V) = (9.434e+03um H, 6.185e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] (I)       ============  Phase 1d Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1d ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Usage: 8677 = (5241 H, 3436 V) = (0.45% H, 0.33% V) = (9.434e+03um H, 6.185e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] (I)       ============  Phase 1e Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1e ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Usage: 8677 = (5241 H, 3436 V) = (0.45% H, 0.33% V) = (9.434e+03um H, 6.185e+03um V)
[03/15 08:56:52  23158s] (I)       
[03/15 08:56:52  23158s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.561860e+04um
[03/15 08:56:52  23158s] [NR-eGR] 
[03/15 08:56:52  23158s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Running layer assignment with 1 threads
[03/15 08:56:52  23158s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Started Build MST ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       Generate topology with single threads
[03/15 08:56:52  23158s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23158s] (I)       total 2D Cap : 6222917 = (2601263 H, 3621654 V)
[03/15 08:56:52  23158s] [NR-eGR] Layer group 3: route 57801 net(s) in layer range [2, 8]
[03/15 08:56:52  23158s] (I)       ============  Phase 1a Route ============
[03/15 08:56:52  23158s] (I)       Started Phase 1a ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23159s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23159s] (I)       Usage: 608890 = (323014 H, 285876 V) = (12.42% H, 7.89% V) = (5.814e+05um H, 5.146e+05um V)
[03/15 08:56:52  23159s] (I)       
[03/15 08:56:52  23159s] (I)       ============  Phase 1b Route ============
[03/15 08:56:52  23159s] (I)       Usage: 608890 = (323014 H, 285876 V) = (12.42% H, 7.89% V) = (5.814e+05um H, 5.146e+05um V)
[03/15 08:56:52  23159s] (I)       
[03/15 08:56:52  23159s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.096002e+06um
[03/15 08:56:52  23159s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 08:56:52  23159s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 08:56:52  23159s] (I)       ============  Phase 1c Route ============
[03/15 08:56:52  23159s] (I)       Usage: 608890 = (323014 H, 285876 V) = (12.42% H, 7.89% V) = (5.814e+05um H, 5.146e+05um V)
[03/15 08:56:52  23159s] (I)       
[03/15 08:56:52  23159s] (I)       ============  Phase 1d Route ============
[03/15 08:56:52  23159s] (I)       Usage: 608890 = (323014 H, 285876 V) = (12.42% H, 7.89% V) = (5.814e+05um H, 5.146e+05um V)
[03/15 08:56:52  23159s] (I)       
[03/15 08:56:52  23159s] (I)       ============  Phase 1e Route ============
[03/15 08:56:52  23159s] (I)       Started Phase 1e ( Curr Mem: 3065.62 MB )
[03/15 08:56:52  23159s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23159s] (I)       Usage: 608890 = (323014 H, 285876 V) = (12.42% H, 7.89% V) = (5.814e+05um H, 5.146e+05um V)
[03/15 08:56:52  23159s] (I)       
[03/15 08:56:52  23159s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.096002e+06um
[03/15 08:56:52  23159s] [NR-eGR] 
[03/15 08:56:52  23159s] (I)       Current Phase 1l[Initialization] ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:52  23159s] (I)       Running layer assignment with 1 threads
[03/15 08:56:53  23159s] (I)       Finished Phase 1l ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:53  23159s] (I)       ============  Phase 1l Route ============
[03/15 08:56:53  23159s] (I)       
[03/15 08:56:53  23159s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 08:56:53  23159s] [NR-eGR]                        OverCon           OverCon            
[03/15 08:56:53  23159s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/15 08:56:53  23159s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/15 08:56:53  23159s] [NR-eGR] ---------------------------------------------------------------
[03/15 08:56:53  23159s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:56:53  23159s] [NR-eGR]      M2  (2)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/15 08:56:53  23159s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:56:53  23159s] [NR-eGR]      M4  (4)        67( 0.05%)         0( 0.00%)   ( 0.05%) 
[03/15 08:56:53  23159s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:56:53  23159s] [NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:56:53  23159s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:56:53  23159s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:56:53  23159s] [NR-eGR] ---------------------------------------------------------------
[03/15 08:56:53  23159s] [NR-eGR] Total               81( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/15 08:56:53  23159s] [NR-eGR] 
[03/15 08:56:53  23159s] (I)       Finished Global Routing ( CPU: 0.74 sec, Real: 0.73 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:53  23159s] (I)       total 2D Cap : 6223050 = (2601327 H, 3621723 V)
[03/15 08:56:53  23159s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 08:56:53  23159s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 08:56:53  23159s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.27 sec, Curr Mem: 3065.62 MB )
[03/15 08:56:53  23159s] OPERPROF: Starting HotSpotCal at level 1, MEM:3065.6M
[03/15 08:56:53  23159s] [hotspot] +------------+---------------+---------------+
[03/15 08:56:53  23159s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 08:56:53  23159s] [hotspot] +------------+---------------+---------------+
[03/15 08:56:53  23159s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 08:56:53  23159s] [hotspot] +------------+---------------+---------------+
[03/15 08:56:53  23159s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 08:56:53  23159s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 08:56:53  23159s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.015, MEM:3065.6M
[03/15 08:56:53  23159s] <optDesign CMD> Restore Using all VT Cells
[03/15 08:56:53  23159s] Starting delay calculation for Setup views
[03/15 08:56:53  23159s] #################################################################################
[03/15 08:56:53  23159s] # Design Stage: PreRoute
[03/15 08:56:53  23159s] # Design Name: core
[03/15 08:56:53  23159s] # Design Mode: 65nm
[03/15 08:56:53  23159s] # Analysis Mode: MMMC Non-OCV 
[03/15 08:56:53  23159s] # Parasitics Mode: No SPEF/RCDB
[03/15 08:56:53  23159s] # Signoff Settings: SI Off 
[03/15 08:56:53  23159s] #################################################################################
[03/15 08:56:55  23161s] Calculate delays in BcWc mode...
[03/15 08:56:55  23162s] Topological Sorting (REAL = 0:00:00.0, MEM = 3063.6M, InitMEM = 3063.6M)
[03/15 08:56:55  23162s] Start delay calculation (fullDC) (1 T). (MEM=3063.62)
[03/15 08:56:56  23162s] End AAE Lib Interpolated Model. (MEM=3075.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:57:06  23173s] Total number of fetched objects 58134
[03/15 08:57:07  23173s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[03/15 08:57:07  23173s] End delay calculation. (MEM=3094.22 CPU=0:00:08.9 REAL=0:00:09.0)
[03/15 08:57:07  23173s] End delay calculation (fullDC). (MEM=3094.22 CPU=0:00:11.5 REAL=0:00:12.0)
[03/15 08:57:07  23173s] *** CDM Built up (cpu=0:00:13.9  real=0:00:14.0  mem= 3094.2M) ***
[03/15 08:57:08  23174s] *** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=6:26:15 mem=3094.2M)
[03/15 08:57:08  23174s] 
[03/15 08:57:08  23174s] Begin Power Analysis
[03/15 08:57:08  23174s] 
[03/15 08:57:08  23175s]              0V	    VSS
[03/15 08:57:08  23175s]            0.9V	    VDD
[03/15 08:57:08  23175s] Begin Processing Timing Library for Power Calculation
[03/15 08:57:08  23175s] 
[03/15 08:57:08  23175s] Begin Processing Timing Library for Power Calculation
[03/15 08:57:08  23175s] 
[03/15 08:57:08  23175s] 
[03/15 08:57:08  23175s] 
[03/15 08:57:08  23175s] Begin Processing Power Net/Grid for Power Calculation
[03/15 08:57:08  23175s] 
[03/15 08:57:08  23175s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2719.14MB/4248.61MB/2791.28MB)
[03/15 08:57:08  23175s] 
[03/15 08:57:08  23175s] Begin Processing Timing Window Data for Power Calculation
[03/15 08:57:08  23175s] 
[03/15 08:57:09  23175s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2719.14MB/4248.61MB/2791.28MB)
[03/15 08:57:09  23175s] 
[03/15 08:57:09  23175s] Begin Processing User Attributes
[03/15 08:57:09  23175s] 
[03/15 08:57:09  23175s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2719.14MB/4248.61MB/2791.28MB)
[03/15 08:57:09  23175s] 
[03/15 08:57:09  23175s] Begin Processing Signal Activity
[03/15 08:57:09  23175s] 
[03/15 08:57:12  23178s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)
[03/15 08:57:12  23178s] 
[03/15 08:57:12  23178s] Begin Power Computation
[03/15 08:57:12  23178s] 
[03/15 08:57:12  23178s]       ----------------------------------------------------------
[03/15 08:57:12  23178s]       # of cell(s) missing both power/leakage table: 0
[03/15 08:57:12  23178s]       # of cell(s) missing power table: 0
[03/15 08:57:12  23178s]       # of cell(s) missing leakage table: 0
[03/15 08:57:12  23178s]       # of MSMV cell(s) missing power_level: 0
[03/15 08:57:12  23178s]       ----------------------------------------------------------
[03/15 08:57:12  23178s] 
[03/15 08:57:12  23178s] 
[03/15 08:57:19  23186s] Ended Power Computation: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)
[03/15 08:57:19  23186s] 
[03/15 08:57:19  23186s] Begin Processing User Attributes
[03/15 08:57:19  23186s] 
[03/15 08:57:19  23186s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)
[03/15 08:57:19  23186s] 
[03/15 08:57:19  23186s] Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=2720.68MB/4248.61MB/2791.28MB)
[03/15 08:57:19  23186s] 
[03/15 08:57:20  23186s] *



[03/15 08:57:20  23186s] Total Power
[03/15 08:57:20  23186s] -----------------------------------------------------------------------------------------
[03/15 08:57:20  23186s] Total Internal Power:      159.81665470 	   64.6760%
[03/15 08:57:20  23186s] Total Switching Power:      84.50712451 	   34.1991%
[03/15 08:57:20  23186s] Total Leakage Power:         2.77979934 	    1.1250%
[03/15 08:57:20  23186s] Total Power:               247.10357750
[03/15 08:57:20  23186s] -----------------------------------------------------------------------------------------
[03/15 08:57:21  23187s] Processing average sequential pin duty cycle 
[03/15 08:57:21  23187s] **optDesign ... cpu = 1:28:50, real = 1:28:43, mem = 2661.0M, totSessionCpu=6:26:28 **
[03/15 08:57:21  23187s] cleaningup cpe interface
[03/15 08:57:21  23187s] Reported timing to dir ./timingReports
[03/15 08:57:21  23187s] **optDesign ... cpu = 1:28:50, real = 1:28:43, mem = 2652.6M, totSessionCpu=6:26:28 **
[03/15 08:57:21  23187s] ** Profile ** Start :  cpu=0:00:00.0, mem=3039.2M
[03/15 08:57:21  23187s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3039.2M
[03/15 08:57:21  23188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.117, MEM:3039.2M
[03/15 08:57:21  23188s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3039.2M
[03/15 08:57:22  23188s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3049.2M
[03/15 08:57:22  23189s] ** Profile ** Total reports :  cpu=0:00:00.5, mem=3041.2M
[03/15 08:57:26  23192s] ** Profile ** DRVs :  cpu=0:00:02.8, mem=3039.2M
[03/15 08:57:26  23192s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.057 |-300.943 |-145.114 |
|    Violating Paths:|  2690   |  2530   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.154%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3039.2M
[03/15 08:57:26  23192s] **optDesign ... cpu = 1:28:55, real = 1:28:48, mem = 2639.3M, totSessionCpu=6:26:32 **
[03/15 08:57:26  23192s] *** Finished optDesign ***
[03/15 08:57:26  23192s] cleaningup cpe interface
[03/15 08:57:26  23192s] 
[03/15 08:57:26  23192s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:29:27 real=  1:29:21)
[03/15 08:57:26  23192s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:27:29 real=  0:27:27)
[03/15 08:57:26  23192s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:48:23 real=  0:48:20)
[03/15 08:57:26  23192s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=  0:01:01 real=  0:01:01)
[03/15 08:57:26  23192s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:04:33 real=  0:04:32)
[03/15 08:57:26  23192s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:06:05 real=  0:06:04)
[03/15 08:57:26  23192s] Info: pop threads available for lower-level modules during optimization.
[03/15 08:57:26  23192s] Deleting Lib Analyzer.
[03/15 08:57:26  23192s] Info: Destroy the CCOpt slew target map.
[03/15 08:57:26  23192s] clean pInstBBox. size 0
[03/15 08:57:26  23192s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 08:57:26  23192s] Deleting Cell Server ...
[03/15 08:57:26  23192s] Set place::cacheFPlanSiteMark to 0
[03/15 08:57:26  23192s] All LLGs are deleted
[03/15 08:57:26  23192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3039.2M
[03/15 08:57:26  23192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3034.8M
[03/15 08:57:26  23192s] cleaningup cpe interface
[03/15 08:57:26  23192s] 
[03/15 08:57:26  23192s] *** Summary of all messages that are not suppressed in this session:
[03/15 08:57:26  23192s] Severity  ID               Count  Summary                                  
[03/15 08:57:26  23192s] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/15 08:57:26  23192s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/15 08:57:26  23192s] WARNING   IMPCCOPT-2332      712  The property %s is deprecated. It still ...
[03/15 08:57:26  23192s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[03/15 08:57:26  23192s] WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
[03/15 08:57:26  23192s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/15 08:57:26  23192s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/15 08:57:26  23192s] *** Message Summary: 732 warning(s), 0 error(s)
[03/15 08:57:26  23192s] 
[03/15 08:57:26  23192s] 
[03/15 08:57:26  23192s] =============================================================================================
[03/15 08:57:26  23192s]  Final TAT Report for ccopt_design
[03/15 08:57:26  23192s] =============================================================================================
[03/15 08:57:26  23192s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:57:26  23192s] ---------------------------------------------------------------------------------------------
[03/15 08:57:26  23192s] [ WnsOpt                 ]      8   0:47:50.2  (  52.2 % )     0:51:30.1 /  0:51:33.7    1.0
[03/15 08:57:26  23192s] [ TnsOpt                 ]      6   0:30:15.1  (  33.0 % )     0:31:42.2 /  0:31:45.0    1.0
[03/15 08:57:26  23192s] [ HardenOpt              ]      1   0:00:09.4  (   0.2 % )     0:00:09.4 /  0:00:09.4    1.0
[03/15 08:57:26  23192s] [ DrvOpt                 ]      2   0:00:17.4  (   0.3 % )     0:00:20.6 /  0:00:20.6    1.0
[03/15 08:57:26  23192s] [ SkewClock              ]      4   0:00:33.8  (   0.6 % )     0:00:49.6 /  0:00:49.0    1.0
[03/15 08:57:26  23192s] [ AreaOpt                ]      5   0:03:16.8  (   3.6 % )     0:03:19.7 /  0:03:20.0    1.0
[03/15 08:57:26  23192s] [ PowerOpt               ]      2   0:01:20.0  (   1.5 % )     0:01:20.0 /  0:01:20.2    1.0
[03/15 08:57:26  23192s] [ ViewPruning            ]      7   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:57:26  23192s] [ IncrReplace            ]      1   0:00:02.4  (   0.0 % )     0:00:02.4 /  0:00:02.4    1.0
[03/15 08:57:26  23192s] [ RefinePlace            ]     15   0:02:18.5  (   2.5 % )     0:02:18.5 /  0:02:18.7    1.0
[03/15 08:57:26  23192s] [ TimingUpdate           ]      6   0:00:02.5  (   0.0 % )     0:00:28.0 /  0:00:28.2    1.0
[03/15 08:57:26  23192s] [ FullDelayCalc          ]      2   0:00:25.6  (   0.5 % )     0:00:25.6 /  0:00:25.8    1.0
[03/15 08:57:26  23192s] [ QThreadMaster          ]      1   0:00:15.8  (   0.3 % )     0:00:15.8 /  0:00:15.1    1.0
[03/15 08:57:26  23192s] [ OptSummaryReport       ]      3   0:00:00.7  (   0.0 % )     0:00:22.8 /  0:00:21.8    1.0
[03/15 08:57:26  23192s] [ TimingReport           ]      3   0:00:01.8  (   0.0 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 08:57:26  23192s] [ DrvReport              ]      3   0:00:06.9  (   0.1 % )     0:00:06.9 /  0:00:05.8    0.8
[03/15 08:57:26  23192s] [ PowerReport            ]      3   0:00:35.3  (   0.6 % )     0:00:35.3 /  0:00:35.4    1.0
[03/15 08:57:26  23192s] [ GenerateReports        ]      1   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.5    1.0
[03/15 08:57:26  23192s] [ PropagateActivity      ]      1   0:00:07.0  (   0.1 % )     0:00:07.0 /  0:00:07.0    1.0
[03/15 08:57:26  23192s] [ MISC                   ]          0:03:54.7  (   4.3 % )     0:03:54.7 /  0:03:55.0    1.0
[03/15 08:57:26  23192s] ---------------------------------------------------------------------------------------------
[03/15 08:57:26  23192s]  ccopt_design TOTAL                 1:31:35.1  ( 100.0 % )     1:31:35.1 /  1:31:41.3    1.0
[03/15 08:57:26  23192s] ---------------------------------------------------------------------------------------------
[03/15 08:57:26  23192s] 
[03/15 08:57:26  23192s] #% End ccopt_design (date=03/15 08:57:26, total cpu=1:31:41, real=1:31:35, peak res=2802.7M, current mem=2564.5M)
[03/15 08:57:26  23192s] <CMD> set_propagated_clock [all_clocks]
[03/15 08:57:27  23192s] <CMD> optDesign -postCTS -hold
[03/15 08:57:27  23192s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2515.4M, totSessionCpu=6:26:33 **
[03/15 08:57:27  23192s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 08:57:27  23192s] GigaOpt running with 1 threads.
[03/15 08:57:27  23192s] Info: 1 threads available for lower-level modules during optimization.
[03/15 08:57:29  23194s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 08:57:29  23194s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 08:57:29  23194s] Summary for sequential cells identification: 
[03/15 08:57:29  23194s]   Identified SBFF number: 199
[03/15 08:57:29  23194s]   Identified MBFF number: 0
[03/15 08:57:29  23194s]   Identified SB Latch number: 0
[03/15 08:57:29  23194s]   Identified MB Latch number: 0
[03/15 08:57:29  23194s]   Not identified SBFF number: 0
[03/15 08:57:29  23194s]   Not identified MBFF number: 0
[03/15 08:57:29  23194s]   Not identified SB Latch number: 0
[03/15 08:57:29  23194s]   Not identified MB Latch number: 0
[03/15 08:57:29  23194s]   Number of sequential cells which are not FFs: 104
[03/15 08:57:29  23194s]  Visiting view : WC_VIEW
[03/15 08:57:29  23194s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 08:57:29  23194s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 08:57:29  23194s]  Visiting view : BC_VIEW
[03/15 08:57:29  23194s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 08:57:29  23194s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 08:57:29  23194s]  Setting StdDelay to 14.50
[03/15 08:57:29  23194s] Creating Cell Server, finished. 
[03/15 08:57:29  23194s] 
[03/15 08:57:29  23194s] Need call spDPlaceInit before registerPrioInstLoc.
[03/15 08:57:29  23194s] OPERPROF: Starting DPlace-Init at level 1, MEM:2961.3M
[03/15 08:57:29  23194s] z: 2, totalTracks: 1
[03/15 08:57:29  23194s] z: 4, totalTracks: 1
[03/15 08:57:29  23194s] z: 6, totalTracks: 1
[03/15 08:57:29  23194s] z: 8, totalTracks: 1
[03/15 08:57:29  23194s] #spOpts: N=65 mergeVia=F 
[03/15 08:57:29  23194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2961.3M
[03/15 08:57:29  23194s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2961.3M
[03/15 08:57:29  23194s] Core basic site is core
[03/15 08:57:29  23194s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 08:57:29  23194s] SiteArray: use 4,620,288 bytes
[03/15 08:57:29  23194s] SiteArray: current memory after site array memory allocation 2965.7M
[03/15 08:57:29  23194s] SiteArray: FP blocked sites are writable
[03/15 08:57:29  23194s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 08:57:29  23194s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2965.7M
[03/15 08:57:29  23194s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 08:57:29  23194s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2965.7M
[03/15 08:57:29  23194s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.105, MEM:2965.7M
[03/15 08:57:29  23194s] OPERPROF:     Starting CMU at level 3, MEM:2965.7M
[03/15 08:57:29  23194s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2965.7M
[03/15 08:57:29  23194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.133, MEM:2965.7M
[03/15 08:57:29  23194s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2965.7MB).
[03/15 08:57:29  23194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.218, MEM:2965.7M
[03/15 08:57:29  23194s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/15 08:57:29  23194s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/15 08:57:29  23194s] 	Cell FILL1_LL, site bcore.
[03/15 08:57:29  23194s] 	Cell FILL_NW_HH, site bcore.
[03/15 08:57:29  23194s] 	Cell FILL_NW_LL, site bcore.
[03/15 08:57:29  23194s] 	Cell LVLLHCD1, site bcore.
[03/15 08:57:29  23194s] 	Cell LVLLHCD2, site bcore.
[03/15 08:57:29  23194s] 	Cell LVLLHCD4, site bcore.
[03/15 08:57:29  23194s] 	Cell LVLLHCD8, site bcore.
[03/15 08:57:29  23194s] 	Cell LVLLHD1, site bcore.
[03/15 08:57:29  23194s] 	Cell LVLLHD2, site bcore.
[03/15 08:57:29  23194s] 	Cell LVLLHD4, site bcore.
[03/15 08:57:29  23194s] 	Cell LVLLHD8, site bcore.
[03/15 08:57:29  23194s] .
[03/15 08:57:29  23194s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2965.7M
[03/15 08:57:29  23195s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.146, MEM:2965.7M
[03/15 08:57:29  23195s] 
[03/15 08:57:29  23195s] Creating Lib Analyzer ...
[03/15 08:57:29  23195s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 08:57:29  23195s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 08:57:29  23195s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 08:57:29  23195s] 
[03/15 08:57:30  23196s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=6:26:36 mem=2971.8M
[03/15 08:57:30  23196s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=6:26:36 mem=2971.8M
[03/15 08:57:30  23196s] Creating Lib Analyzer, finished. 
[03/15 08:57:31  23196s] #################################################################################
[03/15 08:57:31  23196s] # Design Stage: PreRoute
[03/15 08:57:31  23196s] # Design Name: core
[03/15 08:57:31  23196s] # Design Mode: 65nm
[03/15 08:57:31  23196s] # Analysis Mode: MMMC Non-OCV 
[03/15 08:57:31  23196s] # Parasitics Mode: No SPEF/RCDB
[03/15 08:57:31  23196s] # Signoff Settings: SI Off 
[03/15 08:57:31  23196s] #################################################################################
[03/15 08:57:33  23198s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2969.8M) ***
[03/15 08:57:34  23199s]              0V	    VSS
[03/15 08:57:34  23199s]            0.9V	    VDD
[03/15 08:57:37  23203s] Processing average sequential pin duty cycle 
[03/15 08:57:38  23203s] Processing average sequential pin duty cycle 
[03/15 08:57:38  23203s] Initializing cpe interface
[03/15 08:57:40  23205s] Processing average sequential pin duty cycle 
[03/15 08:57:43  23208s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 2579.1M, totSessionCpu=6:26:49 **
[03/15 08:57:43  23208s] *** optDesign -postCTS ***
[03/15 08:57:43  23208s] DRC Margin: user margin 0.0
[03/15 08:57:43  23208s] Hold Target Slack: user slack 0
[03/15 08:57:43  23208s] Setup Target Slack: user slack 0;
[03/15 08:57:43  23208s] setUsefulSkewMode -ecoRoute false
[03/15 08:57:43  23208s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2994.4M
[03/15 08:57:43  23208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:2994.4M
[03/15 08:57:43  23208s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2994.4M
[03/15 08:57:43  23208s] All LLGs are deleted
[03/15 08:57:43  23208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2994.4M
[03/15 08:57:43  23208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2990.0M
[03/15 08:57:43  23208s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2990.0M
[03/15 08:57:43  23208s] Start to check current routing status for nets...
[03/15 08:57:43  23209s] All nets are already routed correctly.
[03/15 08:57:43  23209s] End to check current routing status for nets (mem=2990.0M)
[03/15 08:57:43  23209s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:57:43  23209s] ### Creating PhyDesignMc. totSessionCpu=6:26:49 mem=2990.0M
[03/15 08:57:43  23209s] OPERPROF: Starting DPlace-Init at level 1, MEM:2990.0M
[03/15 08:57:43  23209s] z: 2, totalTracks: 1
[03/15 08:57:43  23209s] z: 4, totalTracks: 1
[03/15 08:57:43  23209s] z: 6, totalTracks: 1
[03/15 08:57:43  23209s] z: 8, totalTracks: 1
[03/15 08:57:43  23209s] #spOpts: N=65 mergeVia=F 
[03/15 08:57:43  23209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2990.0M
[03/15 08:57:43  23209s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2990.0M
[03/15 08:57:43  23209s] Core basic site is core
[03/15 08:57:44  23209s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 08:57:44  23209s] SiteArray: use 4,620,288 bytes
[03/15 08:57:44  23209s] SiteArray: current memory after site array memory allocation 2994.4M
[03/15 08:57:44  23209s] SiteArray: FP blocked sites are writable
[03/15 08:57:44  23209s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 08:57:44  23209s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2994.4M
[03/15 08:57:44  23209s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 08:57:44  23209s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2994.4M
[03/15 08:57:44  23209s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.110, MEM:2994.4M
[03/15 08:57:44  23209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.129, MEM:2994.4M
[03/15 08:57:44  23209s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2994.4MB).
[03/15 08:57:44  23209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.218, MEM:2994.4M
[03/15 08:57:44  23209s] TotalInstCnt at PhyDesignMc Initialization: 54,431
[03/15 08:57:44  23209s] ### Creating PhyDesignMc, finished. totSessionCpu=6:26:50 mem=2994.4M
[03/15 08:57:44  23209s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2994.4M
[03/15 08:57:44  23209s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:2994.4M
[03/15 08:57:44  23209s] TotalInstCnt at PhyDesignMc Destruction: 54,431
[03/15 08:57:44  23209s] GigaOpt Hold Optimizer is used
[03/15 08:57:44  23209s] Include MVT Delays for Hold Opt
[03/15 08:57:44  23209s] Deleting Cell Server ...
[03/15 08:57:44  23209s] Deleting Lib Analyzer.
[03/15 08:57:44  23209s] <optDesign CMD> fixhold  no -lvt Cells
[03/15 08:57:44  23209s] #InfoCS: Num dontuse cells 391, Num usable cells 628
[03/15 08:57:44  23209s] optDesignOneStep: Power Flow
[03/15 08:57:44  23209s] #InfoCS: Num dontuse cells 391, Num usable cells 628
[03/15 08:57:44  23210s] End AAE Lib Interpolated Model. (MEM=2994.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:57:44  23210s] 
[03/15 08:57:44  23210s] Creating Lib Analyzer ...
[03/15 08:57:44  23210s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 08:57:44  23210s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 08:57:44  23210s] Summary for sequential cells identification: 
[03/15 08:57:44  23210s]   Identified SBFF number: 199
[03/15 08:57:44  23210s]   Identified MBFF number: 0
[03/15 08:57:44  23210s]   Identified SB Latch number: 0
[03/15 08:57:44  23210s]   Identified MB Latch number: 0
[03/15 08:57:44  23210s]   Not identified SBFF number: 0
[03/15 08:57:44  23210s]   Not identified MBFF number: 0
[03/15 08:57:44  23210s]   Not identified SB Latch number: 0
[03/15 08:57:44  23210s]   Not identified MB Latch number: 0
[03/15 08:57:44  23210s]   Number of sequential cells which are not FFs: 104
[03/15 08:57:44  23210s]  Visiting view : WC_VIEW
[03/15 08:57:44  23210s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/15 08:57:44  23210s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 08:57:44  23210s]  Visiting view : BC_VIEW
[03/15 08:57:44  23210s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 08:57:44  23210s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 08:57:44  23210s]  Setting StdDelay to 25.80
[03/15 08:57:44  23210s] Creating Cell Server, finished. 
[03/15 08:57:44  23210s] 
[03/15 08:57:44  23210s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/15 08:57:44  23210s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/15 08:57:44  23210s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 08:57:44  23210s] 
[03/15 08:57:45  23211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=6:26:51 mem=2994.4M
[03/15 08:57:45  23211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=6:26:51 mem=2994.4M
[03/15 08:57:45  23211s] Creating Lib Analyzer, finished. 
[03/15 08:57:45  23211s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=6:26:51 mem=2994.4M ***
[03/15 08:57:45  23211s] Effort level <high> specified for reg2reg path_group
[03/15 08:57:47  23213s] End AAE Lib Interpolated Model. (MEM=3004.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:57:47  23213s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 08:57:47  23213s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 08:57:47  23213s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/15 08:57:47  23213s] Starting delay calculation for Hold views
[03/15 08:57:47  23213s] #################################################################################
[03/15 08:57:47  23213s] # Design Stage: PreRoute
[03/15 08:57:47  23213s] # Design Name: core
[03/15 08:57:47  23213s] # Design Mode: 65nm
[03/15 08:57:47  23213s] # Analysis Mode: MMMC Non-OCV 
[03/15 08:57:47  23213s] # Parasitics Mode: No SPEF/RCDB
[03/15 08:57:47  23213s] # Signoff Settings: SI Off 
[03/15 08:57:47  23213s] #################################################################################
[03/15 08:57:47  23213s] AAE_INFO: 1 threads acquired from CTE.
[03/15 08:57:47  23213s] Calculate delays in BcWc mode...
[03/15 08:57:47  23213s] Topological Sorting (REAL = 0:00:00.0, MEM = 8.7M, InitMEM = 0.4M)
[03/15 08:57:47  23213s] Start delay calculation (fullDC) (1 T). (MEM=8.73438)
[03/15 08:57:47  23213s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 08:57:47  23213s] End AAE Lib Interpolated Model. (MEM=20.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:57:47  23213s] Total number of fetched objects 58134
[03/15 08:57:47  23213s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 08:57:47  23213s] End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:09.0)
[03/15 08:57:47  23213s] End delay calculation (fullDC). (MEM=0 CPU=0:00:11.0 REAL=0:00:11.0)
[03/15 08:57:47  23213s] *** CDM Built up (cpu=0:00:11.9  real=0:00:12.0  mem= 0.0M) ***
[03/15 08:57:47  23213s] *** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:00:30.9 mem=0.0M)
[03/15 08:57:47  23213s] 
[03/15 08:57:47  23213s] Active hold views:
[03/15 08:57:47  23213s]  BC_VIEW
[03/15 08:57:47  23213s]   Dominating endpoints: 0
[03/15 08:57:47  23213s]   Dominating TNS: -0.000
[03/15 08:57:47  23213s] 
[03/15 08:57:47  23213s] Done building cte hold timing graph (fixHold) cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:00:32.6 mem=0.0M ***
[03/15 08:57:47  23213s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/15 08:57:47  23213s] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=0.0M
[03/15 08:57:47  23213s] Done building hold timer [178912 node(s), 315111 edge(s), 1 view(s)] (fixHold) cpu=0:00:25.2 real=0:00:25.0 totSessionCpu=0:00:40.2 mem=0.0M ***
[03/15 08:57:47  23213s] *** QThread HoldInit [finish] : cpu/real = 0:00:25.5/0:00:25.4 (1.0), mem = 0.0M
[03/15 08:57:47  23213s] 
[03/15 08:57:47  23213s] =============================================================================================
[03/15 08:57:47  23213s]  Step TAT Report for QThreadWorker #1
[03/15 08:57:47  23213s] =============================================================================================
[03/15 08:57:47  23213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:57:47  23213s] ---------------------------------------------------------------------------------------------
[03/15 08:57:47  23213s] [ ViewPruning            ]      3   0:00:00.3  (   1.2 % )     0:00:01.7 /  0:00:01.7    1.0
[03/15 08:57:47  23213s] [ TimingUpdate           ]      2   0:00:01.2  (   4.9 % )     0:00:13.1 /  0:00:13.2    1.0
[03/15 08:57:47  23213s] [ FullDelayCalc          ]      1   0:00:11.9  (  46.9 % )     0:00:11.9 /  0:00:12.0    1.0
[03/15 08:57:47  23213s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:57:47  23213s] [ SlackTraversorInit     ]      2   0:00:01.8  (   7.1 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 08:57:47  23213s] [ BuildHoldTimer         ]      1   0:00:00.7  (   2.9 % )     0:00:04.8 /  0:00:04.7    1.0
[03/15 08:57:47  23213s] [ HoldTimerViewData      ]      1   0:00:01.5  (   5.9 % )     0:00:01.5 /  0:00:01.5    1.0
[03/15 08:57:47  23213s] [ HoldTimerSlackGraph    ]      1   0:00:02.5  (   9.9 % )     0:00:02.5 /  0:00:02.5    1.0
[03/15 08:57:47  23213s] [ HoldTimerNodeList      ]      1   0:00:01.8  (   7.2 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 08:57:47  23213s] [ ReportAnalysisSummary  ]      2   0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:57:47  23213s] [ MISC                   ]          0:00:02.9  (  11.4 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 08:57:47  23213s] ---------------------------------------------------------------------------------------------
[03/15 08:57:47  23213s]  QThreadWorker #1 TOTAL             0:00:25.4  ( 100.0 % )     0:00:25.4 /  0:00:25.5    1.0
[03/15 08:57:47  23213s] ---------------------------------------------------------------------------------------------
[03/15 08:57:47  23213s] 
[03/15 08:58:13  23238s]  
_______________________________________________________________________
[03/15 08:58:14  23239s] Starting delay calculation for Setup views
[03/15 08:58:14  23239s] #################################################################################
[03/15 08:58:14  23239s] # Design Stage: PreRoute
[03/15 08:58:14  23239s] # Design Name: core
[03/15 08:58:14  23239s] # Design Mode: 65nm
[03/15 08:58:14  23239s] # Analysis Mode: MMMC Non-OCV 
[03/15 08:58:14  23239s] # Parasitics Mode: No SPEF/RCDB
[03/15 08:58:14  23239s] # Signoff Settings: SI Off 
[03/15 08:58:14  23239s] #################################################################################
[03/15 08:58:14  23239s] Calculate delays in BcWc mode...
[03/15 08:58:14  23239s] Topological Sorting (REAL = 0:00:00.0, MEM = 3012.7M, InitMEM = 3004.4M)
[03/15 08:58:14  23239s] Start delay calculation (fullDC) (1 T). (MEM=3012.73)
[03/15 08:58:14  23239s] End AAE Lib Interpolated Model. (MEM=3024.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:58:24  23250s] Total number of fetched objects 58134
[03/15 08:58:25  23250s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 08:58:25  23250s] End delay calculation. (MEM=3071.95 CPU=0:00:08.5 REAL=0:00:09.0)
[03/15 08:58:25  23250s] End delay calculation (fullDC). (MEM=3071.95 CPU=0:00:10.8 REAL=0:00:11.0)
[03/15 08:58:25  23250s] *** CDM Built up (cpu=0:00:11.1  real=0:00:11.0  mem= 3071.9M) ***
[03/15 08:58:26  23251s] *** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=6:27:32 mem=3071.9M)
[03/15 08:58:26  23251s] Done building cte setup timing graph (fixHold) cpu=0:00:40.6 real=0:00:41.0 totSessionCpu=6:27:32 mem=3071.9M ***
[03/15 08:58:26  23251s] ** Profile ** Start :  cpu=0:00:00.0, mem=3071.9M
[03/15 08:58:26  23252s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3071.9M
[03/15 08:58:28  23253s] *info: category slack lower bound [L -1031.6] default
[03/15 08:58:28  23253s] *info: category slack lower bound [H -338.7] reg2reg 
[03/15 08:58:28  23253s] --------------------------------------------------- 
[03/15 08:58:28  23253s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/15 08:58:28  23253s] --------------------------------------------------- 
[03/15 08:58:28  23253s]          WNS    reg2regWNS
[03/15 08:58:28  23253s]    -1.032 ns     -0.339 ns
[03/15 08:58:28  23253s] --------------------------------------------------- 
[03/15 08:58:28  23254s] Restoring Auto Hold Views:  BC_VIEW
[03/15 08:58:28  23254s] Restoring Active Hold Views:  BC_VIEW 
[03/15 08:58:28  23254s] Restoring Hold Target Slack: 0
[03/15 08:58:29  23254s] 
[03/15 08:58:29  23254s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/15 08:58:29  23254s] *Info: worst delay setup view: WC_VIEW
[03/15 08:58:29  23254s] Footprint list for hold buffering (delay unit: ps)
[03/15 08:58:29  23254s] =================================================================
[03/15 08:58:29  23254s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/15 08:58:29  23254s] ------------------------------------------------------------------
[03/15 08:58:29  23254s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/15 08:58:29  23254s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/15 08:58:29  23254s] =================================================================
[03/15 08:58:30  23255s] Deleting Cell Server ...
[03/15 08:58:30  23255s] Deleting Lib Analyzer.
[03/15 08:58:30  23255s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 08:58:30  23255s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 08:58:30  23255s] Summary for sequential cells identification: 
[03/15 08:58:30  23255s]   Identified SBFF number: 199
[03/15 08:58:30  23255s]   Identified MBFF number: 0
[03/15 08:58:30  23255s]   Identified SB Latch number: 0
[03/15 08:58:30  23255s]   Identified MB Latch number: 0
[03/15 08:58:30  23255s]   Not identified SBFF number: 0
[03/15 08:58:30  23255s]   Not identified MBFF number: 0
[03/15 08:58:30  23255s]   Not identified SB Latch number: 0
[03/15 08:58:30  23255s]   Not identified MB Latch number: 0
[03/15 08:58:30  23255s]   Number of sequential cells which are not FFs: 104
[03/15 08:58:30  23255s]  Visiting view : WC_VIEW
[03/15 08:58:30  23255s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/15 08:58:30  23255s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 08:58:30  23255s]  Visiting view : BC_VIEW
[03/15 08:58:30  23255s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 08:58:30  23255s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 08:58:30  23255s]  Setting StdDelay to 25.80
[03/15 08:58:30  23255s] Creating Cell Server, finished. 
[03/15 08:58:30  23255s] 
[03/15 08:58:30  23255s] Hold Timer stdDelay = 25.8ps
[03/15 08:58:30  23255s]  Visiting view : BC_VIEW
[03/15 08:58:30  23255s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 08:58:30  23255s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 08:58:30  23255s] ** Profile ** Start :  cpu=0:00:00.0, mem=3083.9M
[03/15 08:58:30  23255s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3083.9M
[03/15 08:58:30  23255s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.109, MEM:3083.9M
[03/15 08:58:30  23255s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3083.9M
[03/15 08:58:31  23256s] ** Profile ** DRVs :  cpu=0:00:01.4, mem=3083.9M
[03/15 08:58:31  23256s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.057 |-300.943 |-145.114 |
|    Violating Paths:|  2690   |  2530   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.319  | -0.243  | -0.319  |
|           TNS (ns):|-354.446 | -42.242 |-335.439 |
|    Violating Paths:|  2692   |   798   |  2314   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.154%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 2672.9M, totSessionCpu=6:27:37 **
[03/15 08:58:31  23256s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:27:36.9/10:20:37.4 (0.6), mem = 3058.9M
[03/15 08:58:31  23256s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.34
[03/15 08:58:32  23257s] (I,S,L,T): WC_VIEW: 155.625, 71.1119, 2.66483, 229.402
[03/15 08:58:32  23257s] ### Creating LA Mngr. totSessionCpu=6:27:38 mem=3191.8M
[03/15 08:58:33  23259s] ### Creating LA Mngr, finished. totSessionCpu=6:27:39 mem=3191.8M
[03/15 08:58:33  23259s] 
[03/15 08:58:33  23259s] Creating Lib Analyzer ...
[03/15 08:58:33  23259s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 08:58:33  23259s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/15 08:58:33  23259s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 08:58:33  23259s] 
[03/15 08:58:35  23260s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=6:27:40 mem=3191.8M
[03/15 08:58:35  23260s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=6:27:40 mem=3191.8M
[03/15 08:58:35  23260s] Creating Lib Analyzer, finished. 
[03/15 08:58:35  23260s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 08:58:35  23260s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/15 08:58:35  23260s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 08:58:35  23260s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/15 08:58:35  23260s] *info: Run optDesign holdfix with 1 thread.
[03/15 08:58:35  23260s] Info: 111 nets with fixed/cover wires excluded.
[03/15 08:58:35  23260s] Info: 251 clock nets excluded from IPO operation.
[03/15 08:58:35  23260s] --------------------------------------------------- 
[03/15 08:58:35  23260s]    Hold Timing Summary  - Initial 
[03/15 08:58:35  23260s] --------------------------------------------------- 
[03/15 08:58:35  23260s]  Target slack:       0.0000 ns
[03/15 08:58:35  23260s]  View: BC_VIEW 
[03/15 08:58:35  23260s]    WNS:      -0.3189
[03/15 08:58:35  23260s]    TNS:    -354.4468
[03/15 08:58:35  23260s]    VP :         2692
[03/15 08:58:35  23260s]    Worst hold path end point: ofifo_inst/col_idx_5__fifo_instance/q15_reg_17_/E 
[03/15 08:58:35  23260s] --------------------------------------------------- 
[03/15 08:58:35  23261s] Info: Done creating the CCOpt slew target map.
[03/15 08:58:35  23261s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 08:58:35  23261s] ### Creating PhyDesignMc. totSessionCpu=6:27:41 mem=3210.8M
[03/15 08:58:35  23261s] OPERPROF: Starting DPlace-Init at level 1, MEM:3210.8M
[03/15 08:58:35  23261s] z: 2, totalTracks: 1
[03/15 08:58:35  23261s] z: 4, totalTracks: 1
[03/15 08:58:35  23261s] z: 6, totalTracks: 1
[03/15 08:58:35  23261s] z: 8, totalTracks: 1
[03/15 08:58:35  23261s] #spOpts: N=65 mergeVia=F 
[03/15 08:58:35  23261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3210.8M
[03/15 08:58:36  23261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:3210.8M
[03/15 08:58:36  23261s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3210.8MB).
[03/15 08:58:36  23261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.199, MEM:3210.8M
[03/15 08:58:36  23261s] TotalInstCnt at PhyDesignMc Initialization: 54,431
[03/15 08:58:36  23261s] ### Creating PhyDesignMc, finished. totSessionCpu=6:27:42 mem=3210.8M
[03/15 08:58:36  23261s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3210.8M
[03/15 08:58:36  23261s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3210.8M
[03/15 08:58:36  23261s] 
[03/15 08:58:36  23261s] *** Starting Core Fixing (fixHold) cpu=0:00:50.8 real=0:00:51.0 totSessionCpu=6:27:42 mem=3210.8M density=66.154% ***
[03/15 08:58:36  23261s] Optimizer Target Slack 0.000 StdDelay is 0.026  
[03/15 08:58:38  23264s] ### Creating RouteCongInterface, started
[03/15 08:58:39  23264s] 
[03/15 08:58:39  23264s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/15 08:58:39  23264s] 
[03/15 08:58:39  23264s] #optDebug: {0, 1.200}
[03/15 08:58:39  23264s] ### Creating RouteCongInterface, finished
[03/15 08:58:39  23264s] ** Profile ** Start :  cpu=0:00:00.0, mem=3210.8M
[03/15 08:58:39  23264s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3210.8M
[03/15 08:58:39  23264s] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=3210.8M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.057 |-300.943 |-145.114 |
|    Violating Paths:|  2690   |  2530   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

Density: 66.154%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/15 08:58:39  23264s] *info: Hold Batch Commit is enabled
[03/15 08:58:39  23264s] *info: Levelized Batch Commit is enabled
[03/15 08:58:39  23264s] 
[03/15 08:58:39  23264s] Phase I ......
[03/15 08:58:39  23264s] Executing transform: ECO Safe Resize
[03/15 08:58:39  23265s] Worst hold path end point:
[03/15 08:58:39  23265s]   ofifo_inst/col_idx_5__fifo_instance/q15_reg_17_/E
[03/15 08:58:39  23265s]     net: ofifo_inst/col_idx_5__fifo_instance/n468 (nrTerm=21)
[03/15 08:58:39  23265s] ===========================================================================================
[03/15 08:58:39  23265s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/15 08:58:39  23265s] ------------------------------------------------------------------------------------------
[03/15 08:58:39  23265s]  Hold WNS :      -0.3189
[03/15 08:58:39  23265s]       TNS :    -354.4468
[03/15 08:58:39  23265s]       #VP :         2692
[03/15 08:58:39  23265s]   Density :      66.154%
[03/15 08:58:39  23265s] ------------------------------------------------------------------------------------------
[03/15 08:58:39  23265s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 08:58:39  23265s]  accumulated cpu=0:00:54.1 real=0:00:54.0 totSessionCpu=6:27:45 mem=3210.8M
[03/15 08:58:39  23265s] ===========================================================================================
[03/15 08:58:39  23265s] 
[03/15 08:58:39  23265s] Starting Phase 1 Step 1 Iter 1 ...
[03/15 08:58:41  23266s] Worst hold path end point:
[03/15 08:58:41  23266s]   ofifo_inst/col_idx_5__fifo_instance/q15_reg_17_/E
[03/15 08:58:41  23266s]     net: ofifo_inst/col_idx_5__fifo_instance/n468 (nrTerm=21)
[03/15 08:58:41  23266s] ===========================================================================================
[03/15 08:58:41  23266s]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/15 08:58:41  23266s] ------------------------------------------------------------------------------------------
[03/15 08:58:41  23266s]  Hold WNS :      -0.3189
[03/15 08:58:41  23266s]       TNS :    -354.4468
[03/15 08:58:41  23266s]       #VP :         2692
[03/15 08:58:41  23266s]   Density :      66.154%
[03/15 08:58:41  23266s] ------------------------------------------------------------------------------------------
[03/15 08:58:41  23266s]  iteration   cpu=0:00:01.3 real=0:00:01.0
[03/15 08:58:41  23266s]  accumulated cpu=0:00:55.4 real=0:00:56.0 totSessionCpu=6:27:46 mem=3210.8M
[03/15 08:58:41  23266s] ===========================================================================================
[03/15 08:58:41  23266s] 
[03/15 08:58:41  23266s] 
[03/15 08:58:41  23266s] Capturing REF for hold ...
[03/15 08:58:41  23266s]    Hold Timing Snapshot: (REF)
[03/15 08:58:41  23266s]              All PG WNS: -0.319
[03/15 08:58:41  23266s]              All PG TNS: -354.447
[03/15 08:58:41  23266s] Executing transform: AddBuffer + LegalResize
[03/15 08:58:41  23266s] Worst hold path end point:
[03/15 08:58:41  23266s]   ofifo_inst/col_idx_5__fifo_instance/q15_reg_17_/E
[03/15 08:58:41  23266s]     net: ofifo_inst/col_idx_5__fifo_instance/n468 (nrTerm=21)
[03/15 08:58:41  23266s] ===========================================================================================
[03/15 08:58:41  23266s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/15 08:58:41  23266s] ------------------------------------------------------------------------------------------
[03/15 08:58:41  23266s]  Hold WNS :      -0.3189
[03/15 08:58:41  23266s]       TNS :    -354.4468
[03/15 08:58:41  23266s]       #VP :         2692
[03/15 08:58:41  23266s]   Density :      66.154%
[03/15 08:58:41  23266s] ------------------------------------------------------------------------------------------
[03/15 08:58:41  23266s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 08:58:41  23266s]  accumulated cpu=0:00:55.7 real=0:00:56.0 totSessionCpu=6:27:47 mem=3210.8M
[03/15 08:58:41  23266s] ===========================================================================================
[03/15 08:58:41  23266s] 
[03/15 08:58:41  23266s] Starting Phase 1 Step 2 Iter 1 ...
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4338_array_out_100 (CKBD0)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U276/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U267/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U273/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U270/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U287/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U290/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U284/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U281/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst FE_PHC4339_array_out_140 (CKBD0)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U259/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U263/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U267/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U271/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U278/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U282/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U286/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U290/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105 (CKBD0)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U45/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U44/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U46/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U47/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U51/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U50/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U49/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_5_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_5_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_5_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_5_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U48/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4341_FE_OFN6_array_out_0 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q6_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U285/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U282/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U279/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U276/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U271/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U268/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U265/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U262/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst FE_PHC4342_reset (CKBD6)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/U12/I
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/U25/B
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC294_reset/I
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/U28/B
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1341_reset/I
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1343_reset/I
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/U22/C
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U29/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U81/C
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U134/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC306_reset/I
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U22/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U141/C
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U151/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC304_reset/I
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U49/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U125/C
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U176/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC305_reset/I
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U35/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U182/C
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U192/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC308_reset/I
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U11/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U90/C
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U148/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC307_reset/I
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U27/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U79/C
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U142/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC299_reset/I
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U80/C
[03/15 08:58:46  23271s]       side term: FE_OFC1344_reset/I
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_1__mac_col_inst/U28/B
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_1__mac_col_inst/FE_OFC292_reset/I
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U14/B
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC1339_reset/I
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC295_reset/I
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_6__mac_col_inst/FE_RC_25855_0/I
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4343_FE_OFN3_array_out_20 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U279/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U282/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U273/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U290/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U276/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U293/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U287/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U296/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4344_fifo_wr_0 (CKBD0)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC355_fifo_wr_0/I
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4345_FE_OFN1311_array_out_61 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U315/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U318/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U313/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_1_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U304/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U324/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U307/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U321/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U310/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4346_n3146 (CKBD0)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3303_0/B
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst FE_PHC4347_inst_16 (BUFFD4)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U110/B
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U125/B
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U155/B
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U165/B
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U126/B
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U116/B
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U118/B
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U78/B
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4348_FE_OFN1319_array_out_41 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U290/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U287/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U281/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U284/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U301/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U292/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U298/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U295/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4349_array_out_120 (CKBD0)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U270/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U264/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U267/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U261/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U284/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U281/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U278/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U275/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4350_n421 (CKBD0)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3303_0/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U376/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4351_FE_OCPN3293_array_out_127 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19397_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25979_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19371_0/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4352_FE_OFN437_array_out_21 (CKBD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_1__fifo_instance/U289/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_1__fifo_instance/U286/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_1__fifo_instance/U281/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_1__fifo_instance/U295/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_1__fifo_instance/U292/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_1__fifo_instance/U284/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_1__fifo_instance/U278/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_1__fifo_instance/U275/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4353_FE_OFN1314_array_out_60 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U319/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U316/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U322/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U325/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U311/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U308/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U302/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U305/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_0_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_0_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4354_FE_OFN5_array_out_1 (BUFFD3)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U267/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U264/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_1_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U270/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_1_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_1_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U278/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U273/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U275/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_1_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U281/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U284/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4355_inst_temp_5 (CKBD0)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_/D
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/D
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U3/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4356_FE_OFN1857_array_out_42 (CKBD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20872_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19720_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U280/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19726_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U286/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20860_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20846_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19724_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_2_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/FE_PHC4357_inst_temp_4 (CKBD0)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/D
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U3/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U4/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U8/B
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4358_FE_OFN406_n3033 (CKBD0)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U355/A2
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U273/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4359_n3084 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3233_0/I
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3230_0/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4360_wr_ptr_2 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U20/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U14/I
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U25/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U48/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4361_wr_ptr_1 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U21/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U32/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U30/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U148/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4362_n3045 (CKBD0)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1240/A2
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U264/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1106/I
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4363_FE_OCPN2250_array_out_102 (CKBD0)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20812_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19741_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19738_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U282/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U288/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U274/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U268/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_5__fifo_instance/U277/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4364_FE_OCPN2251_array_out_122 (CKBD0)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20839_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U276/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U279/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U282/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U265/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U268/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/U271/A2
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4365_n3070 (CKBD1)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_3227_0_dup/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U856/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1333/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2544/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_15423_0/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_22019_0/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC3868_n3070/I
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_24804_0/B1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4366_FE_OCPN2173_array_out_47 (BUFFD3)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19367_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U136/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U134/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19362_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U137/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19349_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19356_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20703_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_7_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_7_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4367_FE_OCPN2214_array_out_86 (CKBD4)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_25810_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20708_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19482_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19478_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19461_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19430_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U15/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U99/I1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4368_FE_OFN1335_array_out_44 (CKBD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_4_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U115/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_4_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_4_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_4_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U216/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_4_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U114/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U263/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U204/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U275/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U251/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U239/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4369_FE_RN_55_0 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20010_0/I
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20011_0/A2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4370_FE_OFN1852_array_out_49 (BUFFD8)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19138_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U147/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19160_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19074_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19124_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19168_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_26010_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U154/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_9_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4371_FE_OFN1848_array_out_68 (BUFFD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19341_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U159/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U153/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U158/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U154/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U152/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19320_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19326_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_8_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4372_FE_OFN1367_array_out_7 (BUFFD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_25796_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_25792_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20689_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19313_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19293_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19263_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19245_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_7_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_0__fifo_instance/U86/I1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4373_FE_OCPN2099_array_out_69 (CKBD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19142_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19156_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19132_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19086_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20634_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19126_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19093_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19114_0/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4374_FE_OCPN2219_array_out_146 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19522_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19488_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19517_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_6_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19520_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19505_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19500_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19498_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_6_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_6_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_7__fifo_instance/U96/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_6_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4375_FE_OFN1841_array_out_48 (CKBD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19232_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19324_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U144/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U143/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U139/I1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20700_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19318_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_8_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19339_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_8_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_8_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4376_array_out_70 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_10_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_10_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25896_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25893_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19063_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19057_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19053_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19019_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U295/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U246/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4377_wr_ptr_2 (BUFFD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U22/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U30/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U32/A2
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U52/I
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4378_array_out_71 (CKBD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_11_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_18515_0/A1
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_11_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25846_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC3612_array_out_71/I
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25840_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25836_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_18716_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U283/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U272/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U259/I1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4379_FE_OFN1845_array_out_84 (CKBD0)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_4_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U252/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U79/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U237/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U222/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4380_n3116 (BUFFD3)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFC805_n3118/I
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2637/B
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4381_n84 (CKBD0)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U960/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U190/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U217/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U927/B1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U941/B2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U958/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U963/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12452_0/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U843/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_17149_0/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_17150_0/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_17152_0/A2
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_9248_0/B2
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4382_FE_OCPN3191_array_out_76 (CKBD2)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_16_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U12/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U114/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U98/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_3__fifo_instance/U100/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4383_n1959 (CKBD1)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2398/B
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2394/I
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4384_FE_OCPN2104_array_out_50 (CKBD1)
[03/15 08:58:46  23271s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20614_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19026_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19006_0/A1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U238/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U274/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U192/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U227/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/U215/I1
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D
[03/15 08:58:46  23271s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4385_key_q_63 (CKBD1)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2432/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1775/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC770_key_q_63/I
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1843/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1778/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1120/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1124/B1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1844/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2021/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2309/A1
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2483/A1
[03/15 08:58:46  23271s] 
[03/15 08:58:46  23271s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4386_n3134 (CKBD0)
[03/15 08:58:46  23271s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2798_n3134/I
[03/15 08:58:46  23271s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC1396_n3134/I
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4387_n47 (BUFFD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U128/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U129/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U125/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U124/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/U140/A2
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4388_FE_OFN403_n3118 (CKBD0)
[03/15 08:58:46  23272s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U522/A2
[03/15 08:58:46  23272s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U385/A2
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4389_n226 (BUFFD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U123/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U126/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U127/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U130/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/U146/B
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4390_n434 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4391_n284 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U57/B
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4392_n286 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U230/B
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4393_n435 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4394_n362 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4395_n432 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4396_n364 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_2_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4397_n407 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_2_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4398_n361 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_5_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4399_n433 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4400_n385 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q9_reg_4_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4401_n285 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U228/B
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4402_n405 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4403_n430 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_4_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4404_n403 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4405_n431 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4406_n384 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q8_reg_2_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4407_n455 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4408_n451 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4409_n296 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4410_n344 (CKBD0)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q10_reg_2_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4411_n432 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_2_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4412_n138 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_4_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4413_n450 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4414_n360 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4415_n358 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4416_n402 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4417_n382 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4418_n436 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4419_n308 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4420_n456 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4421_n396 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4422_n430 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4423_n318 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q11_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4424_n167 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4425_n426 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4426_n466 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4427_n338 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4428_n378 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4429_n406 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4430_n446 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4431_n147 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q8_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4432_n207 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q11_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4433_n3061 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_505_0/I
[03/15 08:58:46  23272s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_9030_0/A2
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4434_n339 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q10_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4435_n359 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4436_FE_OFN1850_array_out_108 (CKBD4)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U105/I1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19218_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25797_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25793_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20680_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19211_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19183_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/U102/I1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4437_n38 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U129/A2
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U127/A2
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U15/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U8/A1
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4438_n427 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4439_n150 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q8_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4440_n465 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4441_n171 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q9_reg_10_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4442_n187 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q10_reg_6_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4443_n377 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4444_n30 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U18/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U17/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U16/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U15/A1
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4445_n379 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q8_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4446_FE_OFN1835_array_out_27 (BUFFD6)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19261_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19303_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_7_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19337_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_7_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19228_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19279_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_7_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_7_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19289_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_7_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19347_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19297_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4447_n337 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q10_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4448_n357 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4449_n425 (CKBD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4450_n319 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4451_n445 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4452_n317 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q11_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4453_n405 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4454_n447 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4455_FE_OFN1827_array_out_28 (CKBD8)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U116/I1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19176_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19214_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U114/I1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_8_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_8_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_8_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25733_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19166_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19152_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19120_0/A1
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D
[03/15 08:58:46  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4456_n36 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U128/A2
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U126/A2
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U14/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U7/A1
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4457_n35 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U125/A2
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U10/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U123/A2
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U4/A1
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4458_n467 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4459_n429 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4460_n39 (BUFFD1)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U124/A2
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U130/A2
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U9/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U65/A1
[03/15 08:58:46  23272s] 
[03/15 08:58:46  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4461_FE_OCPN4158_array_out_137 (BUFFD2)
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U222/I1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_14484_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12437_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18676_0/A1
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_17_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_17_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/D
[03/15 08:58:46  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4462_n313 (CKBD4)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25897_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25896_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25847_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25846_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25766_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25765_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25065_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25064_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_21495_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_21494_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19321_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19320_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19094_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19093_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U322/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U321/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U320/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U239/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U237/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U143/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U111/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U110/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U109/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U108/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U93/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U81/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U33/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U17/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U14/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U12/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U7/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_DBTC0_n313/I
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4463_FE_OFN1831_array_out_29 (BUFFD6)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_9_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_9_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_9_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25743_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25739_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25727_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25680_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U170/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U253/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U226/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U239/I1
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4464_n428 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4465_n360 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q10_reg_9_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4466_FE_OCPN2206_array_out_106 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U86/I1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U90/I1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U89/I1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U93/I1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_6_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_6_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19343_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19328_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19322_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_6_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_6_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/U91/I1
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst FE_PHC4467_array_out_139 (CKBD1)
[03/15 08:58:47  23272s]       sink term: FE_OCPC4320_array_out_139/I
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4468_n315 (BUFFD6)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_2203_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_2204_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U117/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U116/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U115/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U19/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U246/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_22769_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_22770_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_18515_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U94/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_24872_0/I
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25189_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_18516_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20196_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U112/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U114/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20197_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19102_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20634_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U113/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25784_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U154/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25785_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19428_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19429_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U323/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U324/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U248/I
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U251/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U325/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U249/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U66/A2
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4469_FE_OCPN4149_array_out_138 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_OCPC4001_array_out_138/I
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4470_array_out_119 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC918_array_out_119/I
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4471_n3056 (CKBD0)
[03/15 08:58:47  23272s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFC867_n3058/I
[03/15 08:58:47  23272s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2623/B
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4472_array_out_134 (CKBD2)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18627_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18358_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18345_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18237_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18197_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17826_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2473_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U225/I1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4473_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2733_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U205/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U177/I1
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst FE_PHC4474_array_out_117 (CKBD4)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U61/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U155/I1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U229/I1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U253/I1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17840_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18232_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18354_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18678_0/A1
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4475_FE_OFN1385_array_out_36 (CKBD4)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_16_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_16_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_16_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_16_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_16_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25599_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_10466_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_10108_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U88/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U87/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U85/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U86/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U83/I1
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4476_FE_OFN2_array_out_39 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_26003_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25996_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25990_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25987_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_20374_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2724_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U176/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/U162/I1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4477_array_out_34 (BUFFD12)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_18092_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_17878_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_10053_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_18382_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_14_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_18226_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_18330_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_18350_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_18651_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_14_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4478_FE_OCPN3190_array_out_77 (CKBD4)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U96/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U92/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U90/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U94/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U93/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U86/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U88/A1
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4479_array_out_118 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3743_array_out_118/I
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18109_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D
[03/15 08:58:47  23272s]     Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_OFC1543_array_out_40, resized cell CKBD1 -> cell CKBD0
[03/15 08:58:47  23272s]     Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1296, resized cell CKXOR2D1 -> cell CKXOR2D0
[03/15 08:58:47  23272s]     Committed inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC815_n3206, resized cell CKND1 -> cell INVD0
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4480_n464 (CKBD2)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_0_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/E
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/E
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4481_n262 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U38/B
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4482_n288 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q11_reg_0_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4483_n310 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4484_n334 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_0_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4485_n349 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_5_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4486_n311 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_3_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4487_n294 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_0_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4488_n354 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q8_reg_0_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4489_n341 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q9_reg_7_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4490_n267 (BUFFD3)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U24/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U61/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18720_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U25/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18721_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U105/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U63/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U75/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U247/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25954_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18795_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U246/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U93/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25955_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U245/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20371_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC744_n267/I
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U250/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U270/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U55/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U45/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U248/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20811_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U54/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U57/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U272/B2
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4491_n353 (CKBD0)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_1_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4492_n308 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4493_n313 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_1_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4494_n348 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4495_n396 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4496_n306 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4497_n169 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4498_n274 (BUFFD3)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19344_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19343_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25735_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25736_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25703_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25704_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U178/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U70/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18821_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U98/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18820_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC1602_n274/I
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U169/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18354_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U51/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8046_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U284/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8047_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18355_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U177/S
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U180/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7511_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20497_0/A1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19223_0/B1
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U182/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U283/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20496_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7510_0/A2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U282/B2
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20680_0/A2
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4499_n209 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4500_n208 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q11_reg_7_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4501_n189 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q10_reg_8_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4502_n188 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q10_reg_7_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4503_n168 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4504_n148 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q8_reg_7_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4505_n120 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4506_n100 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_7_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4507_n149 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4508_n384 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4509_n400 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4510_n352 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q8_reg_16_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4511_n351 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4512_n311 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q10_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4513_n469 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_8_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4514_n390 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4515_n486 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4516_n430 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4517_n450 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4518_n357 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4519_n425 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4520_n468 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_9_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4521_n489 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4522_n397 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4523_n488 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_9_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4524_n349 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q8_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4525_n329 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4526_n356 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4527_n175 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q9_reg_14_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4528_n378 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4529_n398 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4530_n336 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4531_n445 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4532_n424 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4533_n335 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4534_n444 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4535_n383 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4536_n438 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4537_n355 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q8_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4538_n310 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q10_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4539_n296 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4540_n350 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q8_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4541_n297 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4542_n337 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4543_n385 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4544_n403 (CKBD0)
[03/15 08:58:47  23272s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U380/A1
[03/15 08:58:47  23272s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_3319_0/A2
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4545_n179 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q9_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4546_n71 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_18_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4547_n180 (BUFFD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q9_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4548_n480 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4549_FE_OCPN3284_FE_RN_9442_0 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18360_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18680_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_25584_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18473_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18812_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18776_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_25522_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18113_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_19_/D
[03/15 08:58:47  23272s] 
[03/15 08:58:47  23272s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58 (CKBD1)
[03/15 08:58:47  23272s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D
[03/15 08:58:47  23272s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4551_n259 (CKBD0)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U41/B
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4552_n314 (CKBD0)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q10_reg_0_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4553_n333 (CKBD0)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q10_reg_1_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4554_n332 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4555_n326 (CKBD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q10_reg_8_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4556_n179 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_264_0/A2
[03/15 08:58:48  23273s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_267_0/I
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4557_n410 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_12_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4558_n405 (CKBD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4559_n317 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4560_n315 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q10_reg_19_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4561_n404 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4562_n316 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4563_n403 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4564_n456 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4565_n436 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4566_array_out_78 (CKBD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20196_0/A1
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_18770_0/A1
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_18672_0/A1
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_18352_0/A1
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_18234_0/A1
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/U267/I1
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/U206/I1
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/U7/A1
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_18_/D
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_18_/D
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_18_/D
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_18_/D
[03/15 08:58:48  23273s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4567_n479 (CKBD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4568_n459 (BUFFD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4569_n439 (CKBD1)
[03/15 08:58:48  23273s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D
[03/15 08:58:48  23273s] Worst hold path end point:
[03/15 08:58:48  23273s]   ofifo_inst/col_idx_6__fifo_instance/q13_reg_19_/E
[03/15 08:58:48  23273s]     net: ofifo_inst/col_idx_6__fifo_instance/n460 (nrTerm=21)
[03/15 08:58:48  23273s] ===========================================================================================
[03/15 08:58:48  23273s]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/15 08:58:48  23273s] ------------------------------------------------------------------------------------------
[03/15 08:58:48  23273s]  Hold WNS :      -0.2503
[03/15 08:58:48  23273s]       TNS :    -187.3456
[03/15 08:58:48  23273s]       #VP :         2330
[03/15 08:58:48  23273s]       TNS+:     167.1012/235 improved (0.7111 per commit, 47.144%)
[03/15 08:58:48  23273s]   Density :      66.253%
[03/15 08:58:48  23273s] ------------------------------------------------------------------------------------------
[03/15 08:58:48  23273s]  232 buffer added (phase total 232, total 232)
[03/15 08:58:48  23273s]  3 inst resized (phase total 3, total 3)
[03/15 08:58:48  23273s] ------------------------------------------------------------------------------------------
[03/15 08:58:48  23273s]  iteration   cpu=0:00:07.0 real=0:00:07.0
[03/15 08:58:48  23273s]  accumulated cpu=0:01:03 real=0:01:03 totSessionCpu=6:27:54 mem=3276.1M
[03/15 08:58:48  23273s] ------------------------------------------------------------------------------------------
[03/15 08:58:48  23273s]  hold buffering full eval pass rate : 81.74 %
[03/15 08:58:48  23273s]     there are 291 full evals passed out of 356 
[03/15 08:58:48  23273s] ===========================================================================================
[03/15 08:58:48  23273s] 
[03/15 08:58:48  23273s] Starting Phase 1 Step 2 Iter 2 ...
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst FE_PHC4570_inst_16 (CKBD0)
[03/15 08:58:50  23275s]       sink term: FE_PHC4347_inst_16/I
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst FE_PHC4571_array_out_100 (CKBD0)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U281/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4338_array_out_100/I
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4572_FE_OFN1314_array_out_60 (CKBD0)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4353_FE_OFN1314_array_out_60/I
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4573_FE_OFN1846_array_out_62 (CKBD0)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19722_0/A1
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19743_0/A1
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19730_0/A1
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20869_0/A1
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20866_0/A1
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19728_0/A1
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/U323/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/U320/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_2_/D
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_2_/D
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_2_/D
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_2_/D
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4574_n175 (CKBD0)
[03/15 08:58:50  23275s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_21299_0/A2
[03/15 08:58:50  23275s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U285/A1
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4575_FE_RN_12422_0 (CKBD0)
[03/15 08:58:50  23275s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_21299_0/B
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst FE_PHC4576_reset (BUFFD4)
[03/15 08:58:50  23275s]       sink term: FE_PHC4342_reset/I
[03/15 08:58:50  23275s]       sink term: FE_OFC1344_reset/I
[03/15 08:58:50  23275s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/U28/B
[03/15 08:58:50  23275s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/FE_OFC292_reset/I
[03/15 08:58:50  23275s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/U14/B
[03/15 08:58:50  23275s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC1339_reset/I
[03/15 08:58:50  23275s]       side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC295_reset/I
[03/15 08:58:50  23275s]       side term: mac_array_instance/col_idx_6__mac_col_inst/FE_RC_25855_0/I
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst FE_PHC4577_fifo_wr_0 (CKBD0)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4344_fifo_wr_0/I
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4578_FE_OCPN2258_array_out_121 (BUFFD1)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U269/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U263/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U272/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U266/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_1_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/D
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_6__fifo_instance/U274/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_6__fifo_instance/U277/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_6__fifo_instance/U283/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_6__fifo_instance/U280/A2
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4579_FE_OFN6_array_out_0 (BUFFD1)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U262/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U265/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4341_FE_OFN6_array_out_0/I
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4580_FE_OFN1857_array_out_42 (CKBD2)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_2_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_2_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U286/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20872_0/A1
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19720_0/A1
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_2__fifo_instance/U280/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19726_0/A1
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4581_FE_OFN437_array_out_21 (BUFFD2)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U281/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U275/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U284/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U278/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U286/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U289/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U292/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U295/A2
[03/15 08:58:50  23275s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4352_FE_OFN437_array_out_21/I
[03/15 08:58:50  23275s] 
[03/15 08:58:50  23275s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4582_FE_OFN1311_array_out_61 (BUFFD1)
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U321/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U310/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U324/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U304/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U307/A2
[03/15 08:58:50  23275s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4345_FE_OFN1311_array_out_61/I
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4583_array_out_140 (BUFFD4)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_0_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_0_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_0_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_0_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/U259/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/U263/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/U267/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/U271/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/U278/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/U282/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/U286/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_7__fifo_instance/U290/A2
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4584_FE_OFN1319_array_out_41 (BUFFD1)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U295/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U292/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U298/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U301/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U284/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U281/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4348_FE_OFN1319_array_out_41/I
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4585_array_out_120 (BUFFD1)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4349_array_out_120/I
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U284/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U281/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U278/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U275/A2
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4586_FE_RN_3 (CKBD0)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4355_inst_temp_5/I
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U3/A2
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4587_array_out_101 (BUFFD1)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3343_array_out_101/I
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/FE_PHC4588_inst_temp_4 (CKBD0)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/FE_PHC4357_inst_temp_4/I
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U3/A1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U4/A2
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U8/B
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4589_FE_OFN1335_array_out_44 (CKBD2)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_4_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_4_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_4_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_4_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U204/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U251/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_4_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U115/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U216/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U114/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U263/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U275/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U239/A1
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4590_FE_OFN5_array_out_1 (CKBD4)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U284/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U281/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U278/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U275/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U270/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U273/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4354_FE_OFN5_array_out_1/I
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_0__fifo_instance/U267/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_0__fifo_instance/U264/A2
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_1_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_1_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_1_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_1_/D
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4591_wr_ptr_2 (BUFFD1)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U20/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U14/I
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U48/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U25/A1
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4592_FE_OFN406_n3033 (CKBD1)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U355/A2
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U273/A2
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4593_FE_OFN1845_array_out_84 (CKBD1)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_4_/D
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4594_n3071 (BUFFD1)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC767_n3071/I
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4595_FE_OCPN2173_array_out_47 (BUFFD2)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_7_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_7_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_7_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_7_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_7_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_7_/D
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19367_0/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U136/I1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U134/I1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19362_0/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/U137/I1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19349_0/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19356_0/A1
[03/15 08:58:50  23276s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20703_0/A1
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4596_n3083 (CKBD1)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U504/A2
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U561/I
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4597_n3133 (CKBD1)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U301/A2
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2204/B
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4598_FE_OCPN2250_array_out_102 (CKBD4)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4363_FE_OCPN2250_array_out_102/I
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U277/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U274/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19741_0/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U288/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U268/A2
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19738_0/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U282/A2
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4599_n3116 (CKBD0)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFC805_n3118/I
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2637/B
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4600_n3137 (BUFFD1)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1296/A2
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U384/A2
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4601_n3160 (BUFFD1)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_25871_0/A2
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_25872_0/A2
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2633/A2
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4602_n3056 (CKBD0)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4471_n3056/I
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2623/B
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4603_FE_OFN404_n3206 (BUFFD1)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U325/A2
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1797/A2
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4604_FE_OCPN2237_array_out_103 (CKBD6)
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_3_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_3_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U80/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U241/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U250/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_3_/D
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U197/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U212/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U167/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U265/A1
[03/15 08:58:50  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U182/A1
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4605_n3045 (CKBD0)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4362_n3045/I
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1106/I
[03/15 08:58:50  23276s] 
[03/15 08:58:50  23276s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4606_key_q_63 (CKBD1)
[03/15 08:58:50  23276s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2483/A1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4385_key_q_63/I
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1775/A1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC770_key_q_63/I
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1843/A1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1778/A1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1120/A1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1124/B1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1844/A1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2021/A1
[03/15 08:58:50  23276s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2309/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4607_n434 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4390_n434/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4608_FE_OCPN2251_array_out_122 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4609_n433 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4399_n433/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4610_array_out_141 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_OCPC3345_array_out_141/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4611_n432 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4395_n432/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4612_n286 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U230/B
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4613_n364 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_2_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4614_n285 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U228/B
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4615_n284 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4391_n284/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4616_n435 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4393_n435/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4617_n361 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4398_n361/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4618_n463 (CKBD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_0_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/E
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4619_n470 (CKBD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_10_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_12_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_17_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_14_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_9_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_7_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_5_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_11_/E
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4620_n405 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4402_n405/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4621_n385 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4400_n385/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4622_n451 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4623_FE_OFN403_n3118 (CKBD0)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U522/A2
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U385/A2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4624_n430 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4403_n430/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4625_n362 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4394_n362/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4626_n431 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4627_n403 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_6_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4628_n450 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4629_n2975 (CKBD1)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC730_n2975/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4630_n360 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q9_reg_6_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4631_n278 (BUFFD3)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25741_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25702_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U199/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25742_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25701_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17841_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_2816_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17840_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U72/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U208/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_2815_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19378_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19377_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18734_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18735_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U207/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U50/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U288/B2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U210/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U91/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18884_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U212/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U290/B2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18885_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20886_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U102/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7022_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC798_n278/I
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7023_0/B1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4632_n3045 (CKBD0)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1240/A2
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U264/A2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4633_n459 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4634_n402 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_7_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4635_FE_OCPN3293_array_out_127 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19397_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_7_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_7_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4636_n382 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4637_n430 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4638_FE_OFN413_n3058 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U315/A2
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U392/A2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4639_n30 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U17/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U18/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U15/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U16/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4640_FE_OFN1850_array_out_108 (CKBD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/U105/I1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19218_0/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4641_n3084 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3233_0/I
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3230_0/A2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4642_FE_OCPN2154_array_out_105 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_5_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105/I
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/U47/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/U51/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/U50/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/U49/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_5_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_5_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_5_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/U48/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4643_FE_OFN1835_array_out_27 (CKBD4)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_7_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_7_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_7_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_7_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_7_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19261_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19303_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19337_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19228_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19279_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19289_0/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4644_FE_OFN1827_array_out_28 (CKBD4)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_8_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/U116/I1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19176_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_19214_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/U114/I1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4645_FE_OCPN4158_array_out_137 (BUFFD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18676_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12437_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_14484_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U222/I1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4646_n36 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U14/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U128/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U7/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U126/A2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4647_n35 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U125/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U123/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U10/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U4/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4648_FE_OFN1849_array_out_110 (BUFFD3)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U222/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U246/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U236/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_10_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U192/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_10_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_10_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U177/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_10_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U162/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_10_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_10_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U260/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U207/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4649_FE_OFN1848_array_out_68 (CKBD4)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U159/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U158/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U153/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19341_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19320_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U152/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19326_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_8_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_8_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_3__fifo_instance/U154/I1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4650_n461 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_16_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4651_n481 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_16_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4652_n421 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4653_n441 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4654_FE_OCPN2099_array_out_69 (CKBD3)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19142_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19132_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19086_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_9_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_9_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_9_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_9_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19114_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19156_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20634_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19126_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19093_0/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4655_FE_OCPN4149_array_out_138 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_OCPC4001_array_out_138/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst FE_PHC4656_array_out_139 (CKBD1)
[03/15 08:58:51  23276s]       sink term: FE_PHC4467_array_out_139/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4657_n421 (CKBD0)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4350_n421/I
[03/15 08:58:51  23276s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U376/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4658_n3145 (CKBD1)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U375/I
[03/15 08:58:51  23276s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U376/A2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4659_n39 (CKBD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U9/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U130/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U124/A2
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/U65/A1
[03/15 08:58:51  23276s]     Committed inst ofifo_inst/col_idx_5__fifo_instance/U32, resized cell OR2D1 -> cell OR2D0
[03/15 08:58:51  23276s]     Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4369_FE_RN_55_0, resized cell BUFFD1 -> cell CKBD0
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4660_n469 (CKBD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_19_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_17_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_14_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_10_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_6_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_3_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/E
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4661_n288 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q11_reg_0_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4662_n454 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4663_n468 (CKBD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_8_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_16_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_11_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_10_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_3_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_9_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_7_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_19_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_17_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_12_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_2_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_13_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_5_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_4_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_6_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_14_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_1_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_0_/E
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4664_n265 (CKBD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U253/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_16599_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U252/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8010_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_16600_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8009_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U76/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17891_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18340_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19108_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U260/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19219_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19107_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19399_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U90/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18339_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19218_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17890_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6382_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19400_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6381_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U44/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U259/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U265/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC608_n265/I
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U263/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U267/B2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U268/B2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U269/B2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4665_n466 (CKBD2)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_10_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_19_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_13_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_8_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_16_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_9_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_11_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_14_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_15_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_0_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_7_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_2_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_6_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_4_/E
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_1_/E
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4666_n267 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4490_n267/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4667_n272 (BUFFD3)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25797_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_2869_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18526_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_2870_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U162/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25950_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18527_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25951_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U155/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18857_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18856_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18867_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18866_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18110_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25729_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U89/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18109_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25730_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25722_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25723_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U281/B2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19100_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U165/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U167/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19099_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19383_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U280/B2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC1618_n272/I
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19384_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U47/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25798_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19739_0/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4668_n276 (BUFFD3)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7787_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7788_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18751_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_929_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_928_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U192/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18750_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18232_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18233_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19329_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18811_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18389_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25944_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18388_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25725_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19370_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25943_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18630_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18629_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U287/B2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19328_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18810_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U195/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC843_n276/I
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25724_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U193/S
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19742_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U49/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19369_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19211_0/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U197/A2
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19212_0/B1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U286/B2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4669_n341 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4489_n341/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4670_n3062 (CKBD1)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_16144_0/A2
[03/15 08:58:51  23276s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_73_0/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4671_FE_OCPN2154_array_out_105 (CKBD4)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U45/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U44/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/U46/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4672_n400 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4673_n452 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4674_n352 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q8_reg_16_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4675_n412 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_10_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4676_n344 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_10_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4677_n410 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4557_n410/I
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4678_n451 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4679_n361 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4680_n331 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q9_reg_17_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4681_n291 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q11_reg_17_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4682_FE_RN_9440_0 (CKBD1)
[03/15 08:58:51  23276s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_16146_0/A2
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4683_n450 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4684_n342 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q9_reg_12_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4685_n401 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_8_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4686_n381 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q9_reg_8_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4687_n362 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q8_reg_12_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4688_n341 (BUFFD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q11_reg_8_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4689_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4473_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2733_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/U205/I1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/U177/I1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4690_FE_OFN2_array_out_39 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_19_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4476_FE_OFN2_array_out_39/I
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_26003_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25996_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25990_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25987_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_20374_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2724_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_19_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/U176/I1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_19_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/U162/I1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst FE_PHC4691_array_out_117 (BUFFD8)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_17_/D
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U61/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U155/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U229/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U253/I1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17840_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18232_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18354_0/A1
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18678_0/A1
[03/15 08:58:51  23276s] 
[03/15 08:58:51  23276s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4692_array_out_118 (CKBD1)
[03/15 08:58:51  23276s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4479_array_out_118/I
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3743_array_out_118/I
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18109_0/A1
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D
[03/15 08:58:51  23276s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4693_n310 (CKBD0)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4483_n310/I
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4694_n311 (CKBD0)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_3_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4695_n349 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4485_n349/I
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4696_n397 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4697_n309 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_5_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4698_n384 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4508_n384/I
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4699_n304 (BUFFD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4700_n391 (BUFFD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4701_n392 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4702_n431 (BUFFD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4703_n390 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4514_n390/I
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4704_n322 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q10_reg_12_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4705_n430 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4516_n430/I
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4706_n299 (BUFFD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_15_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4707_n302 (BUFFD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q11_reg_12_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4708_n387 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4709_n356 (BUFFD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4710_n423 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_19_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4711_n200 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q10_reg_19_/D
[03/15 08:58:51  23277s] 
[03/15 08:58:51  23277s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58 (CKBD1)
[03/15 08:58:51  23277s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58/I
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_18_/D
[03/15 08:58:51  23277s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 08:58:51  23277s]     Committed inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4433_n3061, resized cell BUFFD1 -> cell CKBD0
[03/15 08:58:51  23277s]     Uncommitted inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4433_n3061, resized cell CKBD0 -> cell BUFFD1
[03/15 08:58:52  23277s] Worst hold path end point:
[03/15 08:58:52  23277s]   mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/CN
[03/15 08:58:52  23277s]     net: mac_array_instance/col_idx_4__mac_col_inst/n22 (nrTerm=8)
[03/15 08:58:52  23277s] ===========================================================================================
[03/15 08:58:52  23277s]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/15 08:58:52  23277s] ------------------------------------------------------------------------------------------
[03/15 08:58:52  23277s]  Hold WNS :      -0.1951
[03/15 08:58:52  23277s]       TNS :     -74.8786
[03/15 08:58:52  23277s]       #VP :         1303
[03/15 08:58:52  23277s]       TNS+:     112.4670/145 improved (0.7756 per commit, 60.032%)
[03/15 08:58:52  23277s]   Density :      66.315%
[03/15 08:58:52  23277s] ------------------------------------------------------------------------------------------
[03/15 08:58:52  23277s]  143 buffer added (phase total 375, total 375)
[03/15 08:58:52  23277s]  2 inst resized (phase total 5, total 5)
[03/15 08:58:52  23277s] ------------------------------------------------------------------------------------------
[03/15 08:58:52  23277s]  iteration   cpu=0:00:03.7 real=0:00:03.0
[03/15 08:58:52  23277s]  accumulated cpu=0:01:06 real=0:01:07 totSessionCpu=6:27:57 mem=3276.1M
[03/15 08:58:52  23277s] ------------------------------------------------------------------------------------------
[03/15 08:58:52  23277s]  hold buffering full eval pass rate : 68.31 %
[03/15 08:58:52  23277s]     there are 194 full evals passed out of 284 
[03/15 08:58:52  23277s] ===========================================================================================
[03/15 08:58:52  23277s] 
[03/15 08:58:52  23277s] Starting Phase 1 Step 2 Iter 3 ...
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4713_array_out_140 (CKBD0)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U290/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U282/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4583_array_out_140/I
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U278/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_0_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_0_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_0_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_0_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U259/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U267/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U263/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U271/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_7__fifo_instance/U286/A2
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst FE_PHC4714_array_out_100 (CKBD0)
[03/15 08:58:53  23278s]       sink term: FE_PHC4571_array_out_100/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/FE_PHC4715_inst_16 (BUFFD3)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U125/B
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U155/B
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U165/B
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U126/B
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U118/B
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_0__fifo_instance/U110/B
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U116/B
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_7__fifo_instance/U78/B
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4716_FE_OFN1314_array_out_60 (CKBD0)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4572_FE_OFN1314_array_out_60/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4717_FE_OCPN2258_array_out_121 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U280/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U283/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U277/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U274/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4578_FE_OCPN2258_array_out_121/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4718_FE_OFN1311_array_out_61 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4582_FE_OFN1311_array_out_61/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4719_FE_OFN437_array_out_21 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4720_FE_RN_3 (CKBD0)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4586_FE_RN_3/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U3/A2
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4721_FE_OFN1857_array_out_42 (CKBD2)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U280/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4580_FE_OFN1857_array_out_42/I
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20872_0/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19720_0/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19726_0/A1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/FE_PHC4722_inst_temp_4 (CKBD0)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/FE_PHC4588_inst_temp_4/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U3/A1
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U4/A2
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U8/B
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4723_FE_OFN1319_array_out_41 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U295/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U292/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U298/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U301/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U284/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U281/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4348_FE_OFN1319_array_out_41/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst FE_PHC4724_array_out_120 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U275/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U278/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U281/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U284/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4349_array_out_120/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4725_FE_OFN1335_array_out_44 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_4_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_4_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_4_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_4_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_2__fifo_instance/U204/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_2__fifo_instance/U251/A1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst FE_PHC4726_fifo_wr_0 (CKBD0)
[03/15 08:58:53  23278s]       sink term: FE_PHC4577_fifo_wr_0/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4727_FE_OCPN2260_array_out_101 (CKBD2)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U269/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U272/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_3217_0/A1
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_1_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_1_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20886_0/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U280/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U283/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U286/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U278/A2
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4728_FE_OFN1846_array_out_62 (CKBD0)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19722_0/A1
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19743_0/A1
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19730_0/A1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4729_reset (CKBD0)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC295_reset/I
[03/15 08:58:53  23278s]       side term: FE_PHC4576_reset/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_6__mac_col_inst/FE_RC_25855_0/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4730_FE_OFN41_n2997 (CKBD0)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC656_n2997/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2542/B
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4731_wr_ptr_3 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U28/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U23/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U114/A1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4732_n3083 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4596_n3083/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U561/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4733_FE_OCPN2250_array_out_102 (CKBD4)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U268/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19741_0/A1
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19738_0/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4363_FE_OCPN2250_array_out_102/I
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U277/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U274/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U288/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U282/A2
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4734_n3071 (CKBD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4594_n3071/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4735_FE_RN_55_0 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20010_0/I
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_20011_0/A2
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4736_n3132 (CKBD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1226/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2204/A1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4737_n3056 (CKBD0)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4602_n3056/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2623/B
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4738_n3116 (CKBD4)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2637/B
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4599_n3116/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4739_n3165 (CKBD0)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1275/A2
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2631/A2
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4740_n3045 (CKBD0)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4605_n3045/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1106/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4741_n3135 (CKBD0)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1225/A2
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2204/A2
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4742_key_q_63 (CKBD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC770_key_q_63/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4606_key_q_63/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4385_key_q_63/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1775/A1
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1843/A1
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1778/A1
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1120/A1
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1124/B1
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1844/A1
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2021/A1
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2309/A1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4743_n278 (CKBD0)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U199/S
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17841_0/B1
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17840_0/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_2816_0/A1
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U72/S
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_2815_0/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U207/S
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18885_0/B1
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18734_0/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18884_0/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18735_0/B1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25741_0/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25702_0/B1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25742_0/B1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25701_0/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U208/S
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19378_0/B1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19377_0/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U50/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U288/B2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U210/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U91/S
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U212/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U290/B2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20886_0/B1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U102/S
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7022_0/A2
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC798_n278/I
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7023_0/B1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4744_FE_OCPN2251_array_out_122 (CKBD0)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4608_FE_OCPN2251_array_out_122/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4745_n434 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4607_n434/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4746_n433 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4609_n433/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4747_FE_OFN1857_array_out_42 (CKBD2)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_2_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U286/A2
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_2_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4748_n407 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4397_n407/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4749_n432 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4611_n432/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4750_n453 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4751_n452 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4752_n385 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4400_n385/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4753_n405 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4402_n405/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4754_n455 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4407_n455/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4755_n361 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4617_n361/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4756_FE_RN_12422_0 (CKBD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4575_FE_RN_12422_0/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4757_n454 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4662_n454/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4758_n451 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4759_n431 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4760_n403 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_6_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4761_n2973 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC731_n2975/I
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2516/B
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4762_n450 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4628_n450/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4763_n421 (BUFFD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4657_n421/I
[03/15 08:58:53  23278s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U376/A1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4764_n430 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4637_n430/I
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4765_n402 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q8_reg_7_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4766_n382 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4767_FE_OCPN2154_array_out_105 (CKBD1)
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D
[03/15 08:58:53  23278s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_5_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4642_FE_OCPN2154_array_out_105/I
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105/I
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U47/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U51/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U50/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U49/A1
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_5_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_5_/D
[03/15 08:58:53  23278s]       side term: ofifo_inst/col_idx_5__fifo_instance/U48/A1
[03/15 08:58:53  23278s] 
[03/15 08:58:53  23278s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4768_FE_OFN403_n3118 (CKBD1)
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U522/A2
[03/15 08:58:53  23278s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U385/A2
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4769_FE_OCPN2221_array_out_104 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_4_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3671_array_out_104/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U180/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U165/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U210/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U195/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U225/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_4_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_4_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_4_/D
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4770_n30 (BUFFD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U15/A1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U18/A1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U17/A1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U16/A1
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4771_n36 (CKBD2)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U126/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U7/A1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U14/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U128/A2
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4772_FE_OCPN3293_array_out_127 (BUFFD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_7_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_7_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19397_0/A1
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4773_FE_OCPN2237_array_out_103 (BUFFD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_3_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_3_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U80/A1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U250/A1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U241/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_3_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U197/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U212/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U167/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U265/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U182/A1
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4774_n428 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4464_n428/I
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4775_n488 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4523_n488/I
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4776_n360 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q10_reg_9_/D
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4777_n39 (CKBD0)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U65/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4659_n39/I
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4778_n468 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4520_n468/I
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4779_FE_OCPN4158_array_out_137 (CKBD2)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_17_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_17_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18676_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12437_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_14484_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_6__fifo_instance/U222/I1
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4780_n175 (CKBD0)
[03/15 08:58:53  23279s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4574_n175/I
[03/15 08:58:53  23279s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U285/A1
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4781_FE_OFN1848_array_out_68 (CKBD4)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U154/I1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4649_FE_OFN1848_array_out_68/I
[03/15 08:58:53  23279s]     Committed inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4591_wr_ptr_2, resized cell BUFFD1 -> cell CKBD0
[03/15 08:58:53  23279s]     Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4600_n3137, resized cell BUFFD1 -> cell BUFFD0
[03/15 08:58:53  23279s]     Committed inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4603_FE_OFN404_n3206, resized cell BUFFD1 -> cell BUFFD0
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4782_n311 (CKBD0)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4486_n311/I
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4783_n276 (BUFFD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_929_0/A1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18629_0/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_928_0/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18630_0/B1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18233_0/B1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18232_0/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U192/S
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18388_0/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18389_0/B1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18750_0/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18751_0/B1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7788_0/B1
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25943_0/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7787_0/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25944_0/B1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19329_0/B1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18811_0/B1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25725_0/B1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19370_0/B1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U287/B2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19328_0/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18810_0/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U195/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC843_n276/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25724_0/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U193/S
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19742_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U49/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19369_0/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19211_0/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U197/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19212_0/B1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/U286/B2
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4784_n310 (BUFFD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4693_n310/I
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4785_FE_OCPN2259_array_out_141 (CKBD2)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U277/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U289/A2
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_1_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_1_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_1_/D
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_7__fifo_instance/U274/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_7__fifo_instance/U262/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_7__fifo_instance/U266/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_7__fifo_instance/U270/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_7__fifo_instance/U281/A2
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_7__fifo_instance/U285/A2
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4786_n3061 (BUFFD1)
[03/15 08:58:53  23279s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_505_0/I
[03/15 08:58:53  23279s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_9030_0/A2
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4787_FE_OCPN4149_array_out_138 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4788_n179 (BUFFD1)
[03/15 08:58:53  23279s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_264_0/A2
[03/15 08:58:53  23279s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_267_0/I
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4789_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_18_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4689_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4473_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2733_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_18_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/U205/I1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_18_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_18_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/U177/I1
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4790_n3062 (CKBD1)
[03/15 08:58:53  23279s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_16144_0/A2
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4791_FE_OFN2_array_out_39 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_19_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4690_FE_OFN2_array_out_39/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4476_FE_OFN2_array_out_39/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_26003_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25996_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25990_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25987_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_20374_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2724_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/U176/I1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_19_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/U162/I1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4792_array_out_118 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4479_array_out_118/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4692_array_out_118/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3743_array_out_118/I
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18109_0/A1
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D
[03/15 08:58:53  23279s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4793_n220 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q11_reg_19_/D
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4794_n160 (BUFFD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q8_reg_19_/D
[03/15 08:58:53  23279s] 
[03/15 08:58:53  23279s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4795_n425 (CKBD1)
[03/15 08:58:53  23279s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D
[03/15 08:58:54  23279s] Worst hold path end point:
[03/15 08:58:54  23279s]   mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/CN
[03/15 08:58:54  23279s]     net: mac_array_instance/col_idx_4__mac_col_inst/n22 (nrTerm=8)
[03/15 08:58:54  23279s] ===========================================================================================
[03/15 08:58:54  23279s]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/15 08:58:54  23279s] ------------------------------------------------------------------------------------------
[03/15 08:58:54  23279s]  Hold WNS :      -0.1722
[03/15 08:58:54  23279s]       TNS :     -67.3290
[03/15 08:58:54  23279s]       #VP :         1179
[03/15 08:58:54  23279s]       TNS+:       7.5496/86 improved (0.0878 per commit, 10.082%)
[03/15 08:58:54  23279s]   Density :      66.349%
[03/15 08:58:54  23279s] ------------------------------------------------------------------------------------------
[03/15 08:58:54  23279s]  83 buffer added (phase total 458, total 458)
[03/15 08:58:54  23279s]  3 inst resized (phase total 8, total 8)
[03/15 08:58:54  23279s] ------------------------------------------------------------------------------------------
[03/15 08:58:54  23279s]  iteration   cpu=0:00:02.1 real=0:00:02.0
[03/15 08:58:54  23279s]  accumulated cpu=0:01:08 real=0:01:09 totSessionCpu=6:27:59 mem=3276.1M
[03/15 08:58:54  23279s] ------------------------------------------------------------------------------------------
[03/15 08:58:54  23279s]  hold buffering full eval pass rate : 70.47 %
[03/15 08:58:54  23279s]     there are 105 full evals passed out of 149 
[03/15 08:58:54  23279s] ===========================================================================================
[03/15 08:58:54  23279s] 
[03/15 08:58:54  23279s] Starting Phase 1 Step 2 Iter 4 ...
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4796_array_out_140 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U286/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4713_array_out_140/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4797_array_out_100 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4338_array_out_100/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/U281/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/FE_PHC4798_inst_16 (CKBD2)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/FE_PHC4715_inst_16/I
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U110/B
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/U116/B
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_7__fifo_instance/U78/B
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4799_FE_OFN1319_array_out_41 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U290/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_1_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_1_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_1_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_1_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_1_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/U287/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4800_n3150 (CKBD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1235/A2
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U587/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4801_FE_OFN1314_array_out_60 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4716_FE_OFN1314_array_out_60/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst FE_PHC4802_fifo_wr_0 (CKBD1)
[03/15 08:58:55  23280s]       sink term: FE_PHC4726_fifo_wr_0/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4803_FE_OFN1311_array_out_61 (BUFFD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4345_FE_OFN1311_array_out_61/I
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U307/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U304/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U310/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U324/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U321/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst FE_PHC4804_array_out_120 (CKBD2)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U275/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U278/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U281/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U284/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4349_array_out_120/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst FE_PHC4805_reset (BUFFD6)
[03/15 08:58:55  23280s]       sink term: FE_PHC4576_reset/I
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_RC_25855_0/I
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4729_reset/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4806_FE_OCPN2260_array_out_101 (BUFFD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U278/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4727_FE_OCPN2260_array_out_101/I
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U286/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20886_0/A1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U280/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U283/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4807_FE_OFN41_n2997 (CKBD0)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4730_FE_OFN41_n2997/I
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2542/B
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4808_FE_RN_3 (CKBD0)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4720_FE_RN_3/I
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U3/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4809_wr_ptr_2 (BUFFD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U48/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U25/A1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U20/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/U14/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4810_n3135 (CKBD4)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4741_n3135/I
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2204/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4811_n3083 (BUFFD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4732_n3083/I
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U561/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4812_n3137 (CKBD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1296/A2
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U384/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4813_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4789_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4689_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4473_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2733_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/U205/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/U177/I1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4814_n3071 (CKBD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4594_n3071/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4815_FE_OFN2_array_out_39 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4791_FE_OFN2_array_out_39/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4690_FE_OFN2_array_out_39/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4476_FE_OFN2_array_out_39/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_26003_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25996_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25990_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25987_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_20374_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2724_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/U176/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_19_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/U162/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4816_n3062 (CKBD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4790_n3062/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4817_n3170 (CKBD0)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1273/A2
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U557/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4818_FE_RN_9440_0 (CKBD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4682_FE_RN_9440_0/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4819_n3045 (CKBD0)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4740_n3045/I
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1106/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4820_n3116 (BUFFD6)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4738_n3116/I
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4599_n3116/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4821_n465 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_10_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_12_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_13_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_6_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_0_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_1_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_4_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_5_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_7_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_9_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_11_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/E
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4822_n467 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_10_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_19_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_12_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_18_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_13_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_0_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_1_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_2_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_3_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_4_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_5_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_7_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_8_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_9_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_11_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_14_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_15_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/E
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4823_n458 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/E
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4824_FE_OCPN2251_array_out_122 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4608_FE_OCPN2251_array_out_122/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4825_n264 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_3206_0/A1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4826_FE_OFN1857_array_out_42 (BUFFD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_2_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_2_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/U286/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4827_array_out_141 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_OCPC3345_array_out_141/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4828_array_out_120 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U261/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/U270/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/U264/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/U267/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_0_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_0_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_0_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_0_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/D
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4829_n460 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_18_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_14_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_19_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_7_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_17_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_0_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_2_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_4_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_5_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_8_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_10_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_11_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_12_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_13_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/E
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4830_n452 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4831_n361 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4617_n361/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4832_n463 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_4_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_7_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_11_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_13_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/E
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4833_n459 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_18_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_19_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_0_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_1_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_3_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_4_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_5_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_8_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_9_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_11_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_12_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_13_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/E
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4834_n462 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_18_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_14_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_19_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_17_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_7_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_0_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_4_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_5_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_8_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_9_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_10_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_11_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_12_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_15_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_16_/E
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4835_n270 (CKBD4)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25794_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18678_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25793_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U222/S
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18775_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18679_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18921_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18774_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17833_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18922_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25980_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20253_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_17832_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20254_0/A1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25981_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25679_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U80/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18836_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19089_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25678_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19394_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19088_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19393_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC1597_n270/I
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25876_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19323_0/B1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18835_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19322_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U225/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25875_0/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U277/B2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U48/A2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U278/B2
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U276/B2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4836_n461 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/E
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_0_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_3_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_5_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_6_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_7_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_9_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_10_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_11_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_12_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_13_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_15_/E
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_16_/E
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4837_FE_OCPN2250_array_out_102 (BUFFD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U268/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19741_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19738_0/A1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4838_n36 (CKBD0)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U128/A2
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4771_n36/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4839_FE_OFN1844_array_out_66 (CKBD4)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U138/I1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U137/I1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U139/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19438_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19428_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_6_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_6_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_6_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_6_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U143/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U142/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_6_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U136/I1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4840_n2995 (BUFFD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U287/A2
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1238/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4841_FE_OFN1851_array_out_64 (CKBD2)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U214/A1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U227/A1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC3783_FE_OFN1851_array_out_64/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_4_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_4_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_4_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_4_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U298/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U287/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U249/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U237/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4842_FE_OFN1848_array_out_68 (BUFFD3)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_8_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_8_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_8_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_8_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U159/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U158/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U153/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19341_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19320_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/U152/I1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19326_0/A1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4843_FE_OCPN3293_array_out_127 (CKBD2)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_7_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_7_/D
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19397_0/A1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4844_FE_OCPN3377_n (CKBD2)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U248/A1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U263/A1
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U239/A1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4845_n3145 (CKBD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4658_n3145/I
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U376/A2
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4846_FE_OCPN2154_array_out_105 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_5_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4767_FE_OCPN2154_array_out_105/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4642_FE_OCPN2154_array_out_105/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/U47/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/U51/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/U50/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/U49/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_5_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/U48/A1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4847_array_out_58 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 08:58:55  23280s]     Committed inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4717_FE_OCPN2258_array_out_121, resized cell BUFFD1 -> cell CKBD0
[03/15 08:58:55  23280s]     Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4735_FE_RN_55_0, resized cell BUFFD1 -> cell BUFFD0
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4848_n263 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U264/B
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4849_FE_RN_12422_0 (CKBD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4575_FE_RN_12422_0/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4850_n175 (BUFFD1)
[03/15 08:58:55  23280s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4780_n175/I
[03/15 08:58:55  23280s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U285/A1
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4851_n403 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4760_n403/I
[03/15 08:58:55  23280s] 
[03/15 08:58:55  23280s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4852_array_out_118 (CKBD1)
[03/15 08:58:55  23280s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18109_0/A1
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4792_array_out_118/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4692_array_out_118/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3743_array_out_118/I
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D
[03/15 08:58:55  23280s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D
[03/15 08:58:55  23281s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4749_n432, resized cell CKBD1 -> cell CKBD0
[03/15 08:58:55  23281s] 
[03/15 08:58:55  23281s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4853_n175 (CKBD1)
[03/15 08:58:55  23281s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4574_n175/I
[03/15 08:58:55  23281s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4746_n433, resized cell BUFFD1 -> cell CKBD0
[03/15 08:58:55  23281s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4758_n451, resized cell CKBD1 -> cell CKBD0
[03/15 08:58:56  23281s] Worst hold path end point:
[03/15 08:58:56  23281s]   mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/CN
[03/15 08:58:56  23281s]     net: mac_array_instance/col_idx_4__mac_col_inst/n22 (nrTerm=8)
[03/15 08:58:56  23281s] ===========================================================================================
[03/15 08:58:56  23281s]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/15 08:58:56  23281s] ------------------------------------------------------------------------------------------
[03/15 08:58:56  23281s]  Hold WNS :      -0.1724
[03/15 08:58:56  23281s]       TNS :     -39.4869
[03/15 08:58:56  23281s]       #VP :          993
[03/15 08:58:56  23281s]       TNS+:      27.8421/63 improved (0.4419 per commit, 41.352%)
[03/15 08:58:56  23281s]   Density :      66.374%
[03/15 08:58:56  23281s] ------------------------------------------------------------------------------------------
[03/15 08:58:56  23281s]  58 buffer added (phase total 516, total 516)
[03/15 08:58:56  23281s]  5 inst resized (phase total 13, total 13)
[03/15 08:58:56  23281s] ------------------------------------------------------------------------------------------
[03/15 08:58:56  23281s]  iteration   cpu=0:00:01.8 real=0:00:02.0
[03/15 08:58:56  23281s]  accumulated cpu=0:01:10 real=0:01:11 totSessionCpu=6:28:01 mem=3276.1M
[03/15 08:58:56  23281s] ------------------------------------------------------------------------------------------
[03/15 08:58:56  23281s]  hold buffering full eval pass rate : 87.80 %
[03/15 08:58:56  23281s]     there are 72 full evals passed out of 82 
[03/15 08:58:56  23281s] ===========================================================================================
[03/15 08:58:56  23281s] 
[03/15 08:58:56  23281s] Starting Phase 1 Step 2 Iter 5 ...
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4854_array_out_140 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U286/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4855_n3173 (BUFFD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2677/B
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4856_n3174 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2677/A
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4857_FE_OFN1314_array_out_60 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4801_FE_OFN1314_array_out_60/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4858_n3129 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U542/A2
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2589/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst FE_PHC4859_reset (BUFFD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4729_reset/I
[03/15 08:58:57  23282s]       side term: FE_PHC4805_reset/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4860_FE_OCPN2258_array_out_121 (BUFFD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U283/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U280/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U274/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U277/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4578_FE_OCPN2258_array_out_121/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4861_FE_RN_12422_0 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4849_FE_RN_12422_0/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4862_array_out_120 (CKBD4)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U284/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U278/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U275/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4349_array_out_120/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U281/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4863_FE_OCPN3293_array_out_127 (BUFFD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_7_/D
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_7_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19397_0/A1
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4864_n3119 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2646/CIN
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4865_n3070 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4365_n3070/I
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U856/A1
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1333/A1
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2544/A1
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_15423_0/A2
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_22019_0/A1
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC3868_n3070/I
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_24804_0/B1
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4866_n3099 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2633/CIN
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4867_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_18_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4813_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4789_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4689_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4473_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2733_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/U205/I1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_18_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/U177/I1
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4868_array_out_122 (BUFFD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_26335_0/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_OCPC2259_array_out_122/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4869_FE_OFN2_array_out_39 (CKBD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4815_FE_OFN2_array_out_39/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4791_FE_OFN2_array_out_39/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4690_FE_OFN2_array_out_39/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4476_FE_OFN2_array_out_39/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_26003_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25996_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25990_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25987_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_20374_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2724_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/U176/I1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/U162/I1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4870_n2418 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2530/B
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U420/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4871_FE_OFN413_n3058 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U315/A2
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U392/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4872_FE_OCPN2251_array_out_122 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4824_FE_OCPN2251_array_out_122/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4873_array_out_120 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U261/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4874_FE_OFN1311_array_out_61 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U315/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U318/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U313/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_1_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_1_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_1_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_1_/D
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4875_FE_OFN1319_array_out_41 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U290/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4876_array_out_100 (BUFFD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4338_array_out_100/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4877_FE_OFN393_n3071 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U311/A2
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1601/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4878_FE_OFN1813_n457 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/E
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/E
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/E
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_5_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/E
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/E
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4879_n261 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U248/S
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18628_0/B1
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18627_0/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U247/S
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12438_0/B1
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12437_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25845_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25844_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25433_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25432_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25426_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25425_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_22316_0/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20838_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19376_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19375_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19199_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19198_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18887_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18886_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18797_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18796_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18103_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18102_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC801_n261/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U263/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U261/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U259/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U257/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U66/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U42/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4880_n39 (CKBD2)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U9/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/U130/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/U124/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4881_n273 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U180/S
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18198_0/B1
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18197_0/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18520_0/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18521_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25603_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25602_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25315_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25314_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_24119_0/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19396_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19395_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19188_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19187_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19147_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19146_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18957_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18956_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_14472_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_14471_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3094_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3093_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC793_n273/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U281/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U280/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U279/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U191/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U189/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U185/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U56/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U44/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4882_n263 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U234/S
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18238_0/B1
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U233/S
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18237_0/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18677_0/B1
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18676_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_22342_0/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19421_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19420_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19372_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19371_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19171_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19170_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18875_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18874_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18757_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18756_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_5819_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_5818_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC790_n263/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U266/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U265/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U264/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U245/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U243/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U241/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U104/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U64/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U46/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4883_n275 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18346_0/B1
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18345_0/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20116_0/I
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20117_0/A2
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U193/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25788_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25787_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25592_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25591_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_24107_0/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_21880_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_21879_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U40/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U58/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U199/S
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U203/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U205/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U282/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U283/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U284/B2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC861_n275/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19134_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19135_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19202_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19203_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19486_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19485_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19022_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19021_0/A2
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18838_0/B1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18837_0/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4884_n3141 (CKBD1)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2668/CIN
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4885_FE_OCPN2217_array_out_65 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U65/A1
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U68/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/U69/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/U70/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/U71/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/U67/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/U66/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/U33/A1
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4886_n450 (CKBD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/D
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4887_n449 (CKBD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_8_/D
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4888_FE_OCPN4158_array_out_137 (CKBD0)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_14484_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4779_FE_OCPN4158_array_out_137/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18676_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12437_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U222/I1
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4889_FE_OFN1805_array_out_139 (CKBD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_21222_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20891_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18658_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18520_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U193/I1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U151/I1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U247/I1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/U233/I1
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4890_FE_OCPN4149_array_out_138 (CKBD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4655_FE_OCPN4149_array_out_138/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_OCPC4001_array_out_138/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4891_n3140 (CKBD0)
[03/15 08:58:57  23282s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_19556_0/A2
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_19559_0/I
[03/15 08:58:57  23282s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1278/A2
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4892_n311 (CKBD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4694_n311/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4893_FE_OFN1851_array_out_64 (CKBD4)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U214/A1
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U227/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC3783_FE_OFN1851_array_out_64/I
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4894_FE_OCPN2154_array_out_105 (CKBD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4767_FE_OCPN2154_array_out_105/I
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4846_FE_OCPN2154_array_out_105/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4642_FE_OCPN2154_array_out_105/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/U47/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/U51/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/U50/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/U49/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_5_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_5__fifo_instance/U48/A1
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4895_array_out_118 (CKBD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/D
[03/15 08:58:57  23282s] 
[03/15 08:58:57  23282s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_array_out_58 (BUFFD1)
[03/15 08:58:57  23282s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4847_array_out_58/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D
[03/15 08:58:57  23282s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 08:58:57  23282s]     Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4365_n3070, resized cell CKBD1 -> cell CKBD0
[03/15 08:58:57  23282s]     Committed inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4816_n3062, resized cell CKBD1 -> cell CKBD0
[03/15 08:58:57  23282s]     Uncommitted inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4365_n3070, resized cell CKBD0 -> cell CKBD1
[03/15 08:58:57  23282s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4750_n453, resized cell CKBD1 -> cell CKBD0
[03/15 08:58:57  23283s] Worst hold path end point:
[03/15 08:58:57  23283s]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D
[03/15 08:58:57  23283s]     net: ofifo_inst/col_idx_3__fifo_instance/n411 (nrTerm=2)
[03/15 08:58:57  23283s] ===========================================================================================
[03/15 08:58:57  23283s]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/15 08:58:57  23283s] ------------------------------------------------------------------------------------------
[03/15 08:58:57  23283s]  Hold WNS :      -0.1137
[03/15 08:58:57  23283s]       TNS :     -32.8245
[03/15 08:58:57  23283s]       #VP :          904
[03/15 08:58:57  23283s]       TNS+:       6.6624/45 improved (0.1481 per commit, 16.872%)
[03/15 08:58:57  23283s]   Density :      66.391%
[03/15 08:58:57  23283s] ------------------------------------------------------------------------------------------
[03/15 08:58:57  23283s]  43 buffer added (phase total 559, total 559)
[03/15 08:58:57  23283s]  2 inst resized (phase total 15, total 15)
[03/15 08:58:57  23283s] ------------------------------------------------------------------------------------------
[03/15 08:58:57  23283s]  iteration   cpu=0:00:01.9 real=0:00:02.0
[03/15 08:58:57  23283s]  accumulated cpu=0:01:12 real=0:01:12 totSessionCpu=6:28:03 mem=3276.1M
[03/15 08:58:57  23283s] ------------------------------------------------------------------------------------------
[03/15 08:58:57  23283s]  hold buffering full eval pass rate : 82.54 %
[03/15 08:58:57  23283s]     there are 52 full evals passed out of 63 
[03/15 08:58:57  23283s] ===========================================================================================
[03/15 08:58:57  23283s] 
[03/15 08:58:57  23283s] Starting Phase 1 Step 2 Iter 6 ...
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4897_FE_OFN1311_array_out_61 (CKBD0)
[03/15 08:58:58  23284s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4874_FE_OFN1311_array_out_61/I
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_1_/D
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_1_/D
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_1_/D
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_1_/D
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4898_FE_OFN1314_array_out_60 (CKBD0)
[03/15 08:58:58  23284s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4857_FE_OFN1314_array_out_60/I
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4899_n3086 (CKBD1)
[03/15 08:58:58  23284s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2560/B
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst FE_PHC4900_reset (CKBD1)
[03/15 08:58:58  23284s]       sink term: FE_PHC4805_reset/I
[03/15 08:58:58  23284s]       side term: FE_PHC4859_reset/I
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4901_n3124 (BUFFD1)
[03/15 08:58:58  23284s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1300/A2
[03/15 08:58:58  23284s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2590/A2
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4902_n337 (BUFFD1)
[03/15 08:58:58  23284s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2539/A2
[03/15 08:58:58  23284s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U486/A1
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4903_n3024 (BUFFD1)
[03/15 08:58:58  23284s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U365/I
[03/15 08:58:58  23284s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U486/A2
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4904_n2995 (CKBD1)
[03/15 08:58:58  23284s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U287/A2
[03/15 08:58:58  23284s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1238/A2
[03/15 08:58:58  23284s] 
[03/15 08:58:58  23284s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4905_FE_OCPN3221_array_out_58 (CKBD4)
[03/15 08:58:58  23284s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_17867_0/A1
[03/15 08:58:58  23284s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18503_0/A1
[03/15 08:58:58  23284s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_25826_0/A1
[03/15 08:58:58  23284s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18702_0/A1
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4906_n405 (BUFFD1)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4402_n405/I
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4907_n385 (CKBD1)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4400_n385/I
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4908_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD0)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_18_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4867_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4813_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4789_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4689_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4473_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2733_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/U205/I1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/U177/I1
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4909_FE_OFN2_array_out_39 (CKBD1)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25990_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4869_FE_OFN2_array_out_39/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4815_FE_OFN2_array_out_39/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4791_FE_OFN2_array_out_39/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4690_FE_OFN2_array_out_39/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4476_FE_OFN2_array_out_39/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_26003_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25996_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25987_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_20374_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2724_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/U176/I1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_19_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/U162/I1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4910_n3066 (CKBD2)
[03/15 08:58:59  23284s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2558/CIN
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4911_n175 (CKBD0)
[03/15 08:58:59  23284s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4850_n175/I
[03/15 08:58:59  23284s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U285/A1
[03/15 08:58:59  23284s]     Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4877_FE_OFN393_n3071, resized cell CKBD1 -> cell BUFFD0
[03/15 08:58:59  23284s]     Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4855_n3173, resized cell BUFFD1 -> cell CKBD0
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4912_array_out_100 (CKBD0)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_0_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/U276/A2
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/U267/A2
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/U273/A2
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/U270/A2
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_0_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_0_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_0_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_0_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_0_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/U287/A2
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/U290/A2
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/U284/A2
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4913_FE_OCPN2251_array_out_122 (BUFFD1)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4872_FE_OCPN2251_array_out_122/I
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4914_FE_OCPN3293_array_out_127 (BUFFD1)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_7_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4863_FE_OCPN3293_array_out_127/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19397_0/A1
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4915_n3141 (CKBD1)
[03/15 08:58:59  23284s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4884_n3141/I
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4916_n311 (CKBD1)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q10_reg_17_/D
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4917_FE_OCPN4001_array_out_138 (CKBD4)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_18_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_18_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_18_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20117_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U180/I1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U248/I1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18471_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2494_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U234/I1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17876_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_26008_0/I1
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst FE_PHC4918_array_out_134 (BUFFD3)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18627_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18358_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18345_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18237_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18197_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17826_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2473_0/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_14_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_14_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U225/I1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D
[03/15 08:58:59  23284s]     Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4849_FE_RN_12422_0, resized cell CKBD1 -> cell CKBD0
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4919_FE_OCPN2154_array_out_105 (CKBD4)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_5_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U49/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U50/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U47/A1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U51/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4894_FE_OCPN2154_array_out_105/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4642_FE_OCPN2154_array_out_105/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_5__fifo_instance/U48/A1
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4920_FE_OFN1850_array_out_108 (CKBD4)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U105/I1
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4640_FE_OFN1850_array_out_108/I
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19218_0/A1
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4921_FE_OFN1805_array_out_139 (BUFFD1)
[03/15 08:58:59  23284s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4889_FE_OFN1805_array_out_139/I
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_21222_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20891_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18658_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18520_0/A1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_19_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_19_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/U193/I1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/U151/I1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/U247/I1
[03/15 08:58:59  23284s]       side term: ofifo_inst/col_idx_6__fifo_instance/U233/I1
[03/15 08:58:59  23284s] Worst hold path end point:
[03/15 08:58:59  23284s]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D
[03/15 08:58:59  23284s]     net: ofifo_inst/col_idx_3__fifo_instance/n411 (nrTerm=2)
[03/15 08:58:59  23284s] ===========================================================================================
[03/15 08:58:59  23284s]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/15 08:58:59  23284s] ------------------------------------------------------------------------------------------
[03/15 08:58:59  23284s]  Hold WNS :      -0.0946
[03/15 08:58:59  23284s]       TNS :     -18.8395
[03/15 08:58:59  23284s]       #VP :          614
[03/15 08:58:59  23284s]       TNS+:      13.9850/28 improved (0.4995 per commit, 42.605%)
[03/15 08:58:59  23284s]   Density :      66.402%
[03/15 08:58:59  23284s] ------------------------------------------------------------------------------------------
[03/15 08:58:59  23284s]  25 buffer added (phase total 584, total 584)
[03/15 08:58:59  23284s]  3 inst resized (phase total 18, total 18)
[03/15 08:58:59  23284s] ------------------------------------------------------------------------------------------
[03/15 08:58:59  23284s]  iteration   cpu=0:00:01.6 real=0:00:02.0
[03/15 08:58:59  23284s]  accumulated cpu=0:01:14 real=0:01:14 totSessionCpu=6:28:05 mem=3276.1M
[03/15 08:58:59  23284s] ------------------------------------------------------------------------------------------
[03/15 08:58:59  23284s]  hold buffering full eval pass rate : 65.45 %
[03/15 08:58:59  23284s]     there are 36 full evals passed out of 55 
[03/15 08:58:59  23284s] ===========================================================================================
[03/15 08:58:59  23284s] 
[03/15 08:58:59  23284s] Starting Phase 1 Step 2 Iter 7 ...
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4922_n2973 (CKBD0)
[03/15 08:59:00  23285s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC731_n2975/I
[03/15 08:59:00  23285s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2516/B
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4923_FE_OFN1314_array_out_60 (BUFFD1)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4898_FE_OFN1314_array_out_60/I
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4924_FE_OCPN2219_array_out_146 (BUFFD1)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_6_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_6_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19522_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19488_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19517_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19520_0/A1
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4925_FE_OCPN2181_array_out_148 (BUFFD2)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19330_0/A1
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_8_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19345_0/A1
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_8_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_8_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_8_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_8_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U119/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U116/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U118/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U115/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U114/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U112/I1
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4926_FE_OCPN2222_array_out_145 (CKBD4)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_5_/D
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U255/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U229/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U215/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U242/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_5_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_5_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U201/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U188/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U175/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/U161/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_5_/D
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4927_n2974 (CKBD1)
[03/15 08:59:00  23285s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2516/A
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4928_n3173 (CKBD1)
[03/15 08:59:00  23285s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4855_n3173/I
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst FE_PHC4929_reset (BUFFD3)
[03/15 08:59:00  23285s]       sink term: FE_PHC4859_reset/I
[03/15 08:59:00  23285s]       side term: FE_PHC4900_reset/I
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4930_n337 (CKBD0)
[03/15 08:59:00  23285s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2539/A2
[03/15 08:59:00  23285s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U486/A1
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4931_n3024 (CKBD0)
[03/15 08:59:00  23285s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U365/I
[03/15 08:59:00  23285s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U486/A2
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4932_FE_OCPN2154_array_out_105 (CKBD2)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4642_FE_OCPN2154_array_out_105/I
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4919_FE_OCPN2154_array_out_105/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4894_FE_OCPN2154_array_out_105/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_5__fifo_instance/U48/A1
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4933_n2971 (CKBD1)
[03/15 08:59:00  23285s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4051_0/A2
[03/15 08:59:00  23285s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U241/A2
[03/15 08:59:00  23285s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U240/A2
[03/15 08:59:00  23285s]     Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4861_FE_RN_12422_0, resized cell CKBD1 -> cell CKBD0
[03/15 08:59:00  23285s]     Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4899_n3086, resized cell CKBD1 -> cell BUFFD0
[03/15 08:59:00  23285s]     Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC3041_n3085, resized cell CKBD1 -> cell BUFFD0
[03/15 08:59:00  23285s]     Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4870_n2418, resized cell CKBD1 -> cell CKBD0
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4934_array_out_120 (CKBD0)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U261/A2
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4935_FE_OCPN4001_array_out_138 (BUFFD1)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_18_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_18_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_18_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20117_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/U180/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/U248/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18471_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2494_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/U234/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17876_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_26008_0/I1
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4936_FE_OCPN3285_FE_OFN1810_array_out_38 (CKBD2)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4908_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4867_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4813_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4789_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4689_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4473_FE_OCPN3285_FE_OFN1810_array_out_38/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_2733_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/U205/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_1__fifo_instance/U177/I1
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4937_FE_OFN1805_array_out_139 (CKBD1)
[03/15 08:59:00  23285s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4921_FE_OFN1805_array_out_139/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4889_FE_OFN1805_array_out_139/I
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_21222_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20891_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18658_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18520_0/A1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_19_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_19_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/U193/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/U151/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/U247/I1
[03/15 08:59:00  23285s]       side term: ofifo_inst/col_idx_6__fifo_instance/U233/I1
[03/15 08:59:00  23285s]     Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_RC_18702_0, resized cell CKND2D1 -> cell CKND2D0
[03/15 08:59:00  23285s]     Committed inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4863_FE_OCPN3293_array_out_127, resized cell BUFFD1 -> cell BUFFD0
[03/15 08:59:00  23285s] Worst hold path end point:
[03/15 08:59:00  23285s]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D
[03/15 08:59:00  23285s]     net: ofifo_inst/col_idx_3__fifo_instance/n411 (nrTerm=2)
[03/15 08:59:00  23285s] ===========================================================================================
[03/15 08:59:00  23285s]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[03/15 08:59:00  23285s] ------------------------------------------------------------------------------------------
[03/15 08:59:00  23285s]  Hold WNS :      -0.0947
[03/15 08:59:00  23285s]       TNS :     -17.7196
[03/15 08:59:00  23285s]       #VP :          576
[03/15 08:59:00  23285s]       TNS+:       1.1199/22 improved (0.0509 per commit, 5.944%)
[03/15 08:59:00  23285s]   Density :      66.409%
[03/15 08:59:00  23285s] ------------------------------------------------------------------------------------------
[03/15 08:59:00  23285s]  16 buffer added (phase total 600, total 600)
[03/15 08:59:00  23285s]  6 inst resized (phase total 24, total 24)
[03/15 08:59:00  23285s] ------------------------------------------------------------------------------------------
[03/15 08:59:00  23285s]  iteration   cpu=0:00:01.1 real=0:00:01.0
[03/15 08:59:00  23285s]  accumulated cpu=0:01:15 real=0:01:15 totSessionCpu=6:28:06 mem=3276.1M
[03/15 08:59:00  23285s] ------------------------------------------------------------------------------------------
[03/15 08:59:00  23285s]  hold buffering full eval pass rate : 63.16 %
[03/15 08:59:00  23285s]     there are 24 full evals passed out of 38 
[03/15 08:59:00  23285s] ===========================================================================================
[03/15 08:59:00  23285s] 
[03/15 08:59:00  23285s] Starting Phase 1 Step 2 Iter 8 ...
[03/15 08:59:00  23286s] 
[03/15 08:59:00  23286s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4938_FE_OFN1314_array_out_60 (BUFFD1)
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4898_FE_OFN1314_array_out_60/I
[03/15 08:59:00  23286s] 
[03/15 08:59:00  23286s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4939_n337 (CKBD0)
[03/15 08:59:00  23286s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4930_n337/I
[03/15 08:59:00  23286s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U486/A1
[03/15 08:59:00  23286s] 
[03/15 08:59:00  23286s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4940_n3024 (CKBD0)
[03/15 08:59:00  23286s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4931_n3024/I
[03/15 08:59:00  23286s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U486/A2
[03/15 08:59:00  23286s] 
[03/15 08:59:00  23286s]     Added inst FE_PHC4941_reset (CKBD1)
[03/15 08:59:00  23286s]       sink term: FE_PHC4900_reset/I
[03/15 08:59:00  23286s]       side term: FE_PHC4929_reset/I
[03/15 08:59:00  23286s] 
[03/15 08:59:00  23286s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4942_FE_OFN393_n3071 (CKBD1)
[03/15 08:59:00  23286s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U311/A2
[03/15 08:59:00  23286s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1601/A2
[03/15 08:59:00  23286s] 
[03/15 08:59:00  23286s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4943_FE_OCPN2219_array_out_146 (BUFFD1)
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19522_0/A1
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19488_0/A1
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19517_0/A1
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_19520_0/A1
[03/15 08:59:00  23286s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4924_FE_OCPN2219_array_out_146/I
[03/15 08:59:00  23286s] 
[03/15 08:59:00  23286s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4944_FE_OCPN2181_array_out_148 (CKBD4)
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U114/I1
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U112/I1
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U118/I1
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U115/I1
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U119/I1
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4925_FE_OCPN2181_array_out_148/I
[03/15 08:59:00  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U116/I1
[03/15 08:59:00  23286s] 
[03/15 08:59:00  23286s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4945_n3086 (CKBD1)
[03/15 08:59:00  23286s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4899_n3086/I
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4946_n434 (CKBD1)
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4947_FE_OCPN4001_array_out_138 (BUFFD1)
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4935_FE_OCPN4001_array_out_138/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_18_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_18_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20117_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U180/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U248/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18471_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2494_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U234/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17876_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_26008_0/I1
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4948_FE_OFN1805_array_out_139 (CKBD4)
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_19_/D
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4937_FE_OFN1805_array_out_139/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4921_FE_OFN1805_array_out_139/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4889_FE_OFN1805_array_out_139/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_21222_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20891_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18658_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18520_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_19_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U193/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U151/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U247/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U233/I1
[03/15 08:59:01  23286s] Worst hold path end point:
[03/15 08:59:01  23286s]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D
[03/15 08:59:01  23286s]     net: ofifo_inst/col_idx_3__fifo_instance/n411 (nrTerm=2)
[03/15 08:59:01  23286s] ===========================================================================================
[03/15 08:59:01  23286s]   Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
[03/15 08:59:01  23286s] ------------------------------------------------------------------------------------------
[03/15 08:59:01  23286s]  Hold WNS :      -0.0797
[03/15 08:59:01  23286s]       TNS :     -11.1275
[03/15 08:59:01  23286s]       #VP :          395
[03/15 08:59:01  23286s]       TNS+:       6.5921/11 improved (0.5993 per commit, 37.202%)
[03/15 08:59:01  23286s]   Density :      66.414%
[03/15 08:59:01  23286s] ------------------------------------------------------------------------------------------
[03/15 08:59:01  23286s]  11 buffer added (phase total 611, total 611)
[03/15 08:59:01  23286s] ------------------------------------------------------------------------------------------
[03/15 08:59:01  23286s]  iteration   cpu=0:00:00.6 real=0:00:01.0
[03/15 08:59:01  23286s]  accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=6:28:07 mem=3276.1M
[03/15 08:59:01  23286s] ------------------------------------------------------------------------------------------
[03/15 08:59:01  23286s]  hold buffering full eval pass rate : 76.47 %
[03/15 08:59:01  23286s]     there are 13 full evals passed out of 17 
[03/15 08:59:01  23286s] ===========================================================================================
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s] Starting Phase 1 Step 2 Iter 9 ...
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4949_n2975 (CKBD1)
[03/15 08:59:01  23286s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4629_n2975/I
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4950_FE_OFN1314_array_out_60 (BUFFD1)
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4938_FE_OFN1314_array_out_60/I
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4951_FE_OCPN4001_array_out_138 (BUFFD1)
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_18_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4947_FE_OCPN4001_array_out_138/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4935_FE_OCPN4001_array_out_138/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_18_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20117_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U180/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U248/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18471_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2494_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/U234/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17876_0/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_26008_0/I1
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst FE_PHC4952_reset (CKBD1)
[03/15 08:59:01  23286s]       sink term: FE_PHC4941_reset/I
[03/15 08:59:01  23286s]       side term: FE_PHC4929_reset/I
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4953_FE_OCPN2181_array_out_148 (CKBD0)
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U114/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_7__fifo_instance/U112/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_7__fifo_instance/U118/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_7__fifo_instance/U115/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_7__fifo_instance/U119/I1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4925_FE_OCPN2181_array_out_148/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_7__fifo_instance/U116/I1
[03/15 08:59:01  23286s] 
[03/15 08:59:01  23286s]     Added inst ofifo_inst/FE_PHC4954_reset (BUFFD2)
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U134/A1
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U81/C
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U29/A1
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U22/A1
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U49/A1
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U35/A1
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U182/C
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U192/A1
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC308_reset/I
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U90/C
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC307_reset/I
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U27/A1
[03/15 08:59:01  23286s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U80/C
[03/15 08:59:01  23286s]       side term: mac_array_instance/col_idx_2__mac_col_inst/U12/I
[03/15 08:59:01  23286s]       side term: mac_array_instance/col_idx_3__mac_col_inst/U25/B
[03/15 08:59:01  23286s]       side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC294_reset/I
[03/15 08:59:01  23286s]       side term: mac_array_instance/col_idx_5__mac_col_inst/U28/B
[03/15 08:59:01  23286s]       side term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1341_reset/I
[03/15 08:59:01  23286s]       side term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1343_reset/I
[03/15 08:59:01  23286s]       side term: mac_array_instance/col_idx_6__mac_col_inst/U22/C
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC306_reset/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_1__fifo_instance/U141/C
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_1__fifo_instance/U151/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC304_reset/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_2__fifo_instance/U125/C
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_2__fifo_instance/U176/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC305_reset/I
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_4__fifo_instance/U11/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_4__fifo_instance/U148/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_5__fifo_instance/U79/C
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_5__fifo_instance/U142/A1
[03/15 08:59:01  23286s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC299_reset/I
[03/15 08:59:01  23287s]     Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4924_FE_OCPN2219_array_out_146, resized cell BUFFD1 -> cell CKBD0
[03/15 08:59:01  23287s] Worst hold path end point:
[03/15 08:59:01  23287s]   ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:59:01  23287s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4549_FE_OCPN3284_FE_RN_9442_0 (nrTerm=2)
[03/15 08:59:01  23287s] ===========================================================================================
[03/15 08:59:01  23287s]   Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
[03/15 08:59:01  23287s] ------------------------------------------------------------------------------------------
[03/15 08:59:01  23287s]  Hold WNS :      -0.0441
[03/15 08:59:01  23287s]       TNS :      -1.1251
[03/15 08:59:01  23287s]       #VP :           71
[03/15 08:59:01  23287s]       TNS+:      10.0024/7 improved (1.4289 per commit, 89.889%)
[03/15 08:59:01  23287s]   Density :      66.417%
[03/15 08:59:01  23287s] ------------------------------------------------------------------------------------------
[03/15 08:59:01  23287s]  6 buffer added (phase total 617, total 617)
[03/15 08:59:01  23287s]  1 inst resized (phase total 25, total 25)
[03/15 08:59:01  23287s] ------------------------------------------------------------------------------------------
[03/15 08:59:01  23287s]  iteration   cpu=0:00:00.7 real=0:00:00.0
[03/15 08:59:01  23287s]  accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=6:28:07 mem=3276.1M
[03/15 08:59:01  23287s] ------------------------------------------------------------------------------------------
[03/15 08:59:01  23287s]  hold buffering full eval pass rate : 90.00 %
[03/15 08:59:01  23287s]     there are 9 full evals passed out of 10 
[03/15 08:59:01  23287s] ===========================================================================================
[03/15 08:59:01  23287s] 
[03/15 08:59:01  23287s] Starting Phase 1 Step 2 Iter 10 ...
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4955_FE_OFN1314_array_out_60 (CKBD0)
[03/15 08:59:02  23287s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U319/A2
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/U316/A2
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/U322/A2
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/U325/A2
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/U311/A2
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_0_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/U308/A2
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/U302/A2
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_0_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/U305/A2
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_0_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_0_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_0_/D
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4956_FE_OCPN4001_array_out_138 (BUFFD1)
[03/15 08:59:02  23287s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_18_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4951_FE_OCPN4001_array_out_138/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4947_FE_OCPN4001_array_out_138/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4935_FE_OCPN4001_array_out_138/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20117_0/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/U180/I1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/U248/I1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18471_0/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2494_0/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/U234/I1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17876_0/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_26008_0/I1
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4957_n2975 (CKBD1)
[03/15 08:59:02  23287s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4629_n2975/I
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4958_n3137 (BUFFD1)
[03/15 08:59:02  23287s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U384/A2
[03/15 08:59:02  23287s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4812_n3137/I
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s]     Added inst FE_PHC4959_reset (CKBD1)
[03/15 08:59:02  23287s]       sink term: FE_PHC4952_reset/I
[03/15 08:59:02  23287s]       side term: FE_PHC4929_reset/I
[03/15 08:59:02  23287s] Worst hold path end point:
[03/15 08:59:02  23287s]   ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:59:02  23287s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4549_FE_OCPN3284_FE_RN_9442_0 (nrTerm=2)
[03/15 08:59:02  23287s] ===========================================================================================
[03/15 08:59:02  23287s]   Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
[03/15 08:59:02  23287s] ------------------------------------------------------------------------------------------
[03/15 08:59:02  23287s]  Hold WNS :      -0.0441
[03/15 08:59:02  23287s]       TNS :      -0.9368
[03/15 08:59:02  23287s]       #VP :           55
[03/15 08:59:02  23287s]       TNS+:       0.1883/5 improved (0.0377 per commit, 16.736%)
[03/15 08:59:02  23287s]   Density :      66.419%
[03/15 08:59:02  23287s] ------------------------------------------------------------------------------------------
[03/15 08:59:02  23287s]  5 buffer added (phase total 622, total 622)
[03/15 08:59:02  23287s] ------------------------------------------------------------------------------------------
[03/15 08:59:02  23287s]  iteration   cpu=0:00:00.5 real=0:00:01.0
[03/15 08:59:02  23287s]  accumulated cpu=0:01:17 real=0:01:17 totSessionCpu=6:28:08 mem=3276.1M
[03/15 08:59:02  23287s] ------------------------------------------------------------------------------------------
[03/15 08:59:02  23287s]  hold buffering full eval pass rate : 83.33 %
[03/15 08:59:02  23287s]     there are 5 full evals passed out of 6 
[03/15 08:59:02  23287s] ===========================================================================================
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s] Starting Phase 1 Step 2 Iter 11 ...
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4960_FE_OCPN4001_array_out_138 (BUFFD1)
[03/15 08:59:02  23287s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4956_FE_OCPN4001_array_out_138/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4951_FE_OCPN4001_array_out_138/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4947_FE_OCPN4001_array_out_138/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4935_FE_OCPN4001_array_out_138/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20117_0/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/U180/I1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/U248/I1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18471_0/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2494_0/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/U234/I1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17876_0/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_26008_0/I1
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4961_n3097 (BUFFD1)
[03/15 08:59:02  23287s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2627/A2
[03/15 08:59:02  23287s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U517/A1
[03/15 08:59:02  23287s] 
[03/15 08:59:02  23287s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4962_FE_OFN421_reset (CKBD0)
[03/15 08:59:02  23287s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U22/A1
[03/15 08:59:02  23287s]       side term: mac_array_instance/col_idx_7__mac_col_inst/U28/B
[03/15 08:59:02  23287s]       side term: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1345_reset/I
[03/15 08:59:02  23287s]       side term: mac_array_instance/col_idx_8__mac_col_inst/FE_OFC1346_reset/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/U141/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC300_reset/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC303_reset/I
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_7__fifo_instance/U24/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_7__fifo_instance/U142/A1
[03/15 08:59:02  23287s]       side term: ofifo_inst/col_idx_7__fifo_instance/U90/C
[03/15 08:59:02  23288s] Worst hold path end point:
[03/15 08:59:02  23288s]   ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:59:02  23288s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4549_FE_OCPN3284_FE_RN_9442_0 (nrTerm=2)
[03/15 08:59:02  23288s] ===========================================================================================
[03/15 08:59:02  23288s]   Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
[03/15 08:59:02  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:02  23288s]  Hold WNS :      -0.0441
[03/15 08:59:02  23288s]       TNS :      -0.8972
[03/15 08:59:02  23288s]       #VP :           49
[03/15 08:59:02  23288s]       TNS+:       0.0396/3 improved (0.0132 per commit, 4.227%)
[03/15 08:59:02  23288s]   Density :      66.420%
[03/15 08:59:02  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:02  23288s]  3 buffer added (phase total 625, total 625)
[03/15 08:59:02  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:02  23288s]  iteration   cpu=0:00:00.4 real=0:00:00.0
[03/15 08:59:02  23288s]  accumulated cpu=0:01:17 real=0:01:17 totSessionCpu=6:28:08 mem=3276.1M
[03/15 08:59:02  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:02  23288s]  hold buffering full eval pass rate : 100.00 %
[03/15 08:59:02  23288s]     there are 3 full evals passed out of 3 
[03/15 08:59:02  23288s] ===========================================================================================
[03/15 08:59:02  23288s] 
[03/15 08:59:02  23288s] Starting Phase 1 Step 2 Iter 12 ...
[03/15 08:59:03  23288s] 
[03/15 08:59:03  23288s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4963_FE_OCPN4001_array_out_138 (CKBD1)
[03/15 08:59:03  23288s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_17876_0/A1
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4960_FE_OCPN4001_array_out_138/I
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4956_FE_OCPN4001_array_out_138/I
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4951_FE_OCPN4001_array_out_138/I
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4947_FE_OCPN4001_array_out_138/I
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4935_FE_OCPN4001_array_out_138/I
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20117_0/A1
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/U180/I1
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/U248/I1
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18471_0/A1
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_2494_0/A1
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/U234/I1
[03/15 08:59:03  23288s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_26008_0/I1
[03/15 08:59:03  23288s] Worst hold path end point:
[03/15 08:59:03  23288s]   ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:59:03  23288s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4549_FE_OCPN3284_FE_RN_9442_0 (nrTerm=2)
[03/15 08:59:03  23288s] ===========================================================================================
[03/15 08:59:03  23288s]   Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
[03/15 08:59:03  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:03  23288s]  Hold WNS :      -0.0441
[03/15 08:59:03  23288s]       TNS :      -0.8789
[03/15 08:59:03  23288s]       #VP :           49
[03/15 08:59:03  23288s]       TNS+:       0.0183/1 improved (0.0183 per commit, 2.040%)
[03/15 08:59:03  23288s]   Density :      66.420%
[03/15 08:59:03  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:03  23288s]  1 buffer added (phase total 626, total 626)
[03/15 08:59:03  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:03  23288s]  iteration   cpu=0:00:00.4 real=0:00:01.0
[03/15 08:59:03  23288s]  accumulated cpu=0:01:17 real=0:01:18 totSessionCpu=6:28:09 mem=3276.1M
[03/15 08:59:03  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:03  23288s]  hold buffering full eval pass rate : 100.00 %
[03/15 08:59:03  23288s]     there are 1 full evals passed out of 1 
[03/15 08:59:03  23288s] ===========================================================================================
[03/15 08:59:03  23288s] 
[03/15 08:59:03  23288s] Starting Phase 1 Step 2 Iter 13 ...
[03/15 08:59:03  23288s] Worst hold path end point:
[03/15 08:59:03  23288s]   ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:59:03  23288s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4549_FE_OCPN3284_FE_RN_9442_0 (nrTerm=2)
[03/15 08:59:03  23288s] ===========================================================================================
[03/15 08:59:03  23288s]   Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
[03/15 08:59:03  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:03  23288s]  Hold WNS :      -0.0441
[03/15 08:59:03  23288s]       TNS :      -0.8789
[03/15 08:59:03  23288s]       #VP :           49
[03/15 08:59:03  23288s]   Density :      66.420%
[03/15 08:59:03  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:03  23288s]  0 buffer added (phase total 626, total 626)
[03/15 08:59:03  23288s] ------------------------------------------------------------------------------------------
[03/15 08:59:03  23288s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[03/15 08:59:03  23288s]  accumulated cpu=0:01:18 real=0:01:18 totSessionCpu=6:28:09 mem=3276.1M
[03/15 08:59:03  23288s] ===========================================================================================
[03/15 08:59:03  23288s] 
[03/15 08:59:03  23288s] 
[03/15 08:59:03  23288s] Capturing REF for hold ...
[03/15 08:59:03  23288s]    Hold Timing Snapshot: (REF)
[03/15 08:59:03  23288s]              All PG WNS: -0.044
[03/15 08:59:03  23288s]              All PG TNS: -0.879
[03/15 08:59:03  23288s] 
[03/15 08:59:03  23288s] *info:    Total 626 cells added for Phase I
[03/15 08:59:03  23288s] *info:    Total 25 instances resized for Phase I
[03/15 08:59:03  23288s] *info:        in which 0 FF resizing 
[03/15 08:59:04  23289s] --------------------------------------------------- 
[03/15 08:59:04  23289s]    Hold Timing Summary  - Phase I 
[03/15 08:59:04  23289s] --------------------------------------------------- 
[03/15 08:59:04  23289s]  Target slack:       0.0000 ns
[03/15 08:59:04  23289s]  View: BC_VIEW 
[03/15 08:59:04  23289s]    WNS:      -0.0441
[03/15 08:59:04  23289s]    TNS:      -0.8789
[03/15 08:59:04  23289s]    VP :           49
[03/15 08:59:04  23289s]    Worst hold path end point: ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D 
[03/15 08:59:04  23289s] --------------------------------------------------- 
[03/15 08:59:04  23289s] ** Profile ** Start :  cpu=0:00:00.0, mem=3276.1M
[03/15 08:59:04  23289s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3276.1M
[03/15 08:59:04  23289s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3276.1M

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-445.839 |-300.725 |-145.114 |
|    Violating Paths:|  2692   |  2532   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

Density: 66.420%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/15 08:59:04  23289s] *info: Hold Batch Commit is enabled
[03/15 08:59:04  23289s] *info: Levelized Batch Commit is enabled
[03/15 08:59:04  23289s] 
[03/15 08:59:04  23289s] Phase II ......
[03/15 08:59:04  23290s] Executing transform: AddBuffer
[03/15 08:59:04  23290s] Worst hold path end point:
[03/15 08:59:04  23290s]   ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:59:04  23290s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4549_FE_OCPN3284_FE_RN_9442_0 (nrTerm=2)
[03/15 08:59:04  23290s] ===========================================================================================
[03/15 08:59:04  23290s]   Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
[03/15 08:59:04  23290s] ------------------------------------------------------------------------------------------
[03/15 08:59:04  23290s]  Hold WNS :      -0.0441
[03/15 08:59:04  23290s]       TNS :      -0.8789
[03/15 08:59:04  23290s]       #VP :           49
[03/15 08:59:04  23290s]   Density :      66.420%
[03/15 08:59:04  23290s] ------------------------------------------------------------------------------------------
[03/15 08:59:04  23290s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 08:59:04  23290s]  accumulated cpu=0:01:19 real=0:01:19 totSessionCpu=6:28:10 mem=3276.1M
[03/15 08:59:04  23290s] ===========================================================================================
[03/15 08:59:04  23290s] 
[03/15 08:59:04  23290s] Starting Phase 2 Step 1 Iter 1 ...
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4964_FE_OCPN3284_FE_RN_9442_0 (CKBD1)
[03/15 08:59:05  23290s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4965_FE_OCPN3293_array_out_127 (CKBD1)
[03/15 08:59:05  23290s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_7_/D
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4966_FE_OFN41_n2997 (CKBD4)
[03/15 08:59:05  23290s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4807_FE_OFN41_n2997/I
[03/15 08:59:05  23290s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2542/B
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4967_n3138 (BUFFD1)
[03/15 08:59:05  23290s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_674_0/I
[03/15 08:59:05  23290s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_672_0/A2
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4968_n3043 (BUFFD1)
[03/15 08:59:05  23290s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2608/B
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4969_array_out_58 (CKBD1)
[03/15 08:59:05  23290s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_array_out_58/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4847_array_out_58/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4970_FE_OFN432_array_out_79 (CKBD2)
[03/15 08:59:05  23290s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_19_/D
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC4135_FE_OFN432_array_out_79/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25828_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_24455_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC4007_FE_OFN432_array_out_79/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_22373_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_21628_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_21506_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_21494_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20234_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_2203_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_19_/D
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_19_/D
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D
[03/15 08:59:05  23290s] Worst hold path end point:
[03/15 08:59:05  23290s]   ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D
[03/15 08:59:05  23290s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4712_array_out_58 (nrTerm=2)
[03/15 08:59:05  23290s] ===========================================================================================
[03/15 08:59:05  23290s]   Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
[03/15 08:59:05  23290s] ------------------------------------------------------------------------------------------
[03/15 08:59:05  23290s]  Hold WNS :      -0.0263
[03/15 08:59:05  23290s]       TNS :      -0.3877
[03/15 08:59:05  23290s]       #VP :           34
[03/15 08:59:05  23290s]       TNS+:       0.4912/7 improved (0.0702 per commit, 55.888%)
[03/15 08:59:05  23290s]   Density :      66.423%
[03/15 08:59:05  23290s] ------------------------------------------------------------------------------------------
[03/15 08:59:05  23290s]  7 buffer added (phase total 7, total 633)
[03/15 08:59:05  23290s] ------------------------------------------------------------------------------------------
[03/15 08:59:05  23290s]  iteration   cpu=0:00:00.5 real=0:00:01.0
[03/15 08:59:05  23290s]  accumulated cpu=0:01:20 real=0:01:20 totSessionCpu=6:28:11 mem=3276.1M
[03/15 08:59:05  23290s] ------------------------------------------------------------------------------------------
[03/15 08:59:05  23290s]  hold buffering full eval pass rate : 100.00 %
[03/15 08:59:05  23290s]     there are 7 full evals passed out of 7 
[03/15 08:59:05  23290s] ===========================================================================================
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s] Starting Phase 2 Step 1 Iter 2 ...
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4971_n3056 (CKBD1)
[03/15 08:59:05  23290s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2623/B
[03/15 08:59:05  23290s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4737_n3056/I
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4972_FE_OFN41_n2997 (CKBD1)
[03/15 08:59:05  23290s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4966_FE_OFN41_n2997/I
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4973_n3043 (CKBD1)
[03/15 08:59:05  23290s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2608/B
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4974_FE_OFN432_array_out_79 (CKBD1)
[03/15 08:59:05  23290s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4970_FE_OFN432_array_out_79/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC4135_FE_OFN432_array_out_79/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_25828_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_24455_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC4007_FE_OFN432_array_out_79/I
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_22373_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_21628_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_21506_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_21494_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20234_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_2203_0/A1
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_19_/D
[03/15 08:59:05  23290s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_19_/D
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4975_array_out_58 (CKBD1)
[03/15 08:59:05  23290s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_18_/D
[03/15 08:59:05  23290s] 
[03/15 08:59:05  23290s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4976_FE_OCPN3284_FE_RN_9442_0 (CKBD1)
[03/15 08:59:05  23290s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_19_/D
[03/15 08:59:05  23291s] Worst hold path end point:
[03/15 08:59:05  23291s]   ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D
[03/15 08:59:05  23291s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4969_array_out_58 (nrTerm=2)
[03/15 08:59:05  23291s] ===========================================================================================
[03/15 08:59:05  23291s]   Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
[03/15 08:59:05  23291s] ------------------------------------------------------------------------------------------
[03/15 08:59:05  23291s]  Hold WNS :      -0.0084
[03/15 08:59:05  23291s]       TNS :      -0.0442
[03/15 08:59:05  23291s]       #VP :            7
[03/15 08:59:05  23291s]       TNS+:       0.3435/6 improved (0.0573 per commit, 88.599%)
[03/15 08:59:05  23291s]   Density :      66.426%
[03/15 08:59:05  23291s] ------------------------------------------------------------------------------------------
[03/15 08:59:05  23291s]  6 buffer added (phase total 13, total 639)
[03/15 08:59:05  23291s] ------------------------------------------------------------------------------------------
[03/15 08:59:05  23291s]  iteration   cpu=0:00:00.5 real=0:00:00.0
[03/15 08:59:05  23291s]  accumulated cpu=0:01:20 real=0:01:20 totSessionCpu=6:28:11 mem=3276.1M
[03/15 08:59:05  23291s] ------------------------------------------------------------------------------------------
[03/15 08:59:05  23291s]  hold buffering full eval pass rate : 100.00 %
[03/15 08:59:05  23291s]     there are 7 full evals passed out of 7 
[03/15 08:59:05  23291s] ===========================================================================================
[03/15 08:59:05  23291s] 
[03/15 08:59:05  23291s] Starting Phase 2 Step 1 Iter 3 ...
[03/15 08:59:06  23291s] 
[03/15 08:59:06  23291s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4977_n3119 (CKBD1)
[03/15 08:59:06  23291s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U522/A1
[03/15 08:59:06  23291s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U385/A1
[03/15 08:59:06  23291s] 
[03/15 08:59:06  23291s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4978_array_out_58 (CKBD4)
[03/15 08:59:06  23291s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4969_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4847_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 08:59:06  23291s] Worst hold path end point:
[03/15 08:59:06  23291s]   ofifo_inst/col_idx_2__fifo_instance/q13_reg_18_/D
[03/15 08:59:06  23291s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4847_array_out_58 (nrTerm=2)
[03/15 08:59:06  23291s] ===========================================================================================
[03/15 08:59:06  23291s]   Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
[03/15 08:59:06  23291s] ------------------------------------------------------------------------------------------
[03/15 08:59:06  23291s]  Hold WNS :      -0.0071
[03/15 08:59:06  23291s]       TNS :      -0.0166
[03/15 08:59:06  23291s]       #VP :            3
[03/15 08:59:06  23291s]       TNS+:       0.0276/2 improved (0.0138 per commit, 62.443%)
[03/15 08:59:06  23291s]   Density :      66.427%
[03/15 08:59:06  23291s] ------------------------------------------------------------------------------------------
[03/15 08:59:06  23291s]  2 buffer added (phase total 15, total 641)
[03/15 08:59:06  23291s] ------------------------------------------------------------------------------------------
[03/15 08:59:06  23291s]  iteration   cpu=0:00:00.4 real=0:00:01.0
[03/15 08:59:06  23291s]  accumulated cpu=0:01:21 real=0:01:21 totSessionCpu=6:28:12 mem=3276.1M
[03/15 08:59:06  23291s] ------------------------------------------------------------------------------------------
[03/15 08:59:06  23291s]  hold buffering full eval pass rate : 100.00 %
[03/15 08:59:06  23291s]     there are 3 full evals passed out of 3 
[03/15 08:59:06  23291s] ===========================================================================================
[03/15 08:59:06  23291s] 
[03/15 08:59:06  23291s] Starting Phase 2 Step 1 Iter 4 ...
[03/15 08:59:06  23291s] 
[03/15 08:59:06  23291s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4979_array_out_58 (CKBD4)
[03/15 08:59:06  23291s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4847_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4978_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 08:59:06  23291s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 08:59:06  23292s] Worst hold path end point:
[03/15 08:59:06  23292s]   ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D
[03/15 08:59:06  23292s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4550_array_out_58 (nrTerm=2)
[03/15 08:59:06  23292s] ===========================================================================================
[03/15 08:59:06  23292s]   Phase 2 : Step 1 Iter 4 Summary (AddBuffer)
[03/15 08:59:06  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:06  23292s]  Hold WNS :      -0.0056
[03/15 08:59:06  23292s]       TNS :      -0.0086
[03/15 08:59:06  23292s]       #VP :            2
[03/15 08:59:06  23292s]       TNS+:       0.0080/1 improved (0.0080 per commit, 48.193%)
[03/15 08:59:06  23292s]   Density :      66.428%
[03/15 08:59:06  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:06  23292s]  1 buffer added (phase total 16, total 642)
[03/15 08:59:06  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:06  23292s]  iteration   cpu=0:00:00.4 real=0:00:00.0
[03/15 08:59:06  23292s]  accumulated cpu=0:01:21 real=0:01:21 totSessionCpu=6:28:12 mem=3276.1M
[03/15 08:59:06  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:06  23292s]  hold buffering full eval pass rate : 100.00 %
[03/15 08:59:06  23292s]     there are 2 full evals passed out of 2 
[03/15 08:59:06  23292s] ===========================================================================================
[03/15 08:59:06  23292s] 
[03/15 08:59:06  23292s] Starting Phase 2 Step 1 Iter 5 ...
[03/15 08:59:06  23292s] 
[03/15 08:59:06  23292s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4980_array_out_58 (CKBD4)
[03/15 08:59:06  23292s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4550_array_out_58/I
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4979_array_out_58/I
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4978_array_out_58/I
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_array_out_58/I
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58/I
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 08:59:06  23292s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 08:59:07  23292s] Worst hold path end point:
[03/15 08:59:07  23292s]   ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D
[03/15 08:59:07  23292s]     net: ofifo_inst/col_idx_2__fifo_instance/FE_PHN4896_array_out_58 (nrTerm=2)
[03/15 08:59:07  23292s] ===========================================================================================
[03/15 08:59:07  23292s]   Phase 2 : Step 1 Iter 5 Summary (AddBuffer)
[03/15 08:59:07  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:07  23292s]  Hold WNS :      -0.0025
[03/15 08:59:07  23292s]       TNS :      -0.0025
[03/15 08:59:07  23292s]       #VP :            1
[03/15 08:59:07  23292s]       TNS+:       0.0061/1 improved (0.0061 per commit, 70.930%)
[03/15 08:59:07  23292s]   Density :      66.428%
[03/15 08:59:07  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:07  23292s]  1 buffer added (phase total 17, total 643)
[03/15 08:59:07  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:07  23292s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[03/15 08:59:07  23292s]  accumulated cpu=0:01:21 real=0:01:22 totSessionCpu=6:28:12 mem=3276.1M
[03/15 08:59:07  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:07  23292s]  hold buffering full eval pass rate : 100.00 %
[03/15 08:59:07  23292s]     there are 2 full evals passed out of 2 
[03/15 08:59:07  23292s] ===========================================================================================
[03/15 08:59:07  23292s] 
[03/15 08:59:07  23292s] Starting Phase 2 Step 1 Iter 6 ...
[03/15 08:59:07  23292s] 
[03/15 08:59:07  23292s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4981_array_out_58 (CKBD1)
[03/15 08:59:07  23292s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D
[03/15 08:59:07  23292s] ===========================================================================================
[03/15 08:59:07  23292s]   Phase 2 : Step 1 Iter 6 Summary (AddBuffer)
[03/15 08:59:07  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:07  23292s]  Hold WNS :       0.0000
[03/15 08:59:07  23292s]       TNS :       0.0000
[03/15 08:59:07  23292s]       #VP :            0
[03/15 08:59:07  23292s]       TNS+:       0.0025/1 improved (0.0025 per commit, 100.000%)
[03/15 08:59:07  23292s]   Density :      66.429%
[03/15 08:59:07  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:07  23292s]  1 buffer added (phase total 18, total 644)
[03/15 08:59:07  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:07  23292s]  iteration   cpu=0:00:00.3 real=0:00:01.0
[03/15 08:59:07  23292s]  accumulated cpu=0:01:22 real=0:01:22 totSessionCpu=6:28:13 mem=3276.1M
[03/15 08:59:07  23292s] ------------------------------------------------------------------------------------------
[03/15 08:59:07  23292s]  hold buffering full eval pass rate : 100.00 %
[03/15 08:59:07  23292s]     there are 1 full evals passed out of 1 
[03/15 08:59:07  23292s] ===========================================================================================
[03/15 08:59:07  23292s] 
[03/15 08:59:07  23292s] 
[03/15 08:59:07  23292s] Capturing REF for hold ...
[03/15 08:59:07  23292s]    Hold Timing Snapshot: (REF)
[03/15 08:59:07  23292s]              All PG WNS: 0.000
[03/15 08:59:07  23292s]              All PG TNS: 0.000
[03/15 08:59:07  23292s] 
[03/15 08:59:07  23292s] *info:    Total 18 cells added for Phase II
[03/15 08:59:07  23293s] --------------------------------------------------- 
[03/15 08:59:07  23293s]    Hold Timing Summary  - Phase II 
[03/15 08:59:07  23293s] --------------------------------------------------- 
[03/15 08:59:07  23293s]  Target slack:       0.0000 ns
[03/15 08:59:07  23293s]  View: BC_VIEW 
[03/15 08:59:07  23293s]    WNS:       0.0000
[03/15 08:59:07  23293s]    TNS:       0.0000
[03/15 08:59:07  23293s]    VP :            0
[03/15 08:59:07  23293s]    Worst hold path end point: ofifo_inst/col_idx_5__fifo_instance/q11_reg_19_/D 
[03/15 08:59:07  23293s] --------------------------------------------------- 
[03/15 08:59:07  23293s] ** Profile ** Start :  cpu=0:00:00.0, mem=3276.1M
[03/15 08:59:07  23293s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3276.1M
[03/15 08:59:08  23293s] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=3276.1M

------------------------------------------------------------
     Phase II Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.199 |-301.085 |-145.114 |
|    Violating Paths:|  2704   |  2544   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

Density: 66.429%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/15 08:59:08  23293s] 
[03/15 08:59:08  23293s] *** Finished Core Fixing (fixHold) cpu=0:01:23 real=0:01:23 totSessionCpu=6:28:14 mem=3276.1M density=66.429% ***
[03/15 08:59:08  23293s] 
[03/15 08:59:08  23293s] *info:
[03/15 08:59:08  23293s] *info: Added a total of 644 cells to fix/reduce hold violation
[03/15 08:59:08  23293s] *info:          in which 363 termBuffering
[03/15 08:59:08  23293s] *info:          in which 0 dummyBuffering
[03/15 08:59:08  23293s] *info:
[03/15 08:59:08  23293s] *info: Summary: 
[03/15 08:59:08  23293s] *info:            3 cells of type 'BUFFD0' (4.0, 	72.163) used
[03/15 08:59:08  23293s] *info:          190 cells of type 'BUFFD1' (4.0, 	38.349) used
[03/15 08:59:08  23293s] *info:            1 cell  of type 'BUFFD12' (22.0, 	3.091) used
[03/15 08:59:08  23293s] *info:            8 cells of type 'BUFFD2' (6.0, 	17.835) used
[03/15 08:59:08  23293s] *info:           13 cells of type 'BUFFD3' (7.0, 	12.229) used
[03/15 08:59:08  23293s] *info:            3 cells of type 'BUFFD4' (9.0, 	9.291) used
[03/15 08:59:08  23293s] *info:            5 cells of type 'BUFFD6' (12.0, 	6.121) used
[03/15 08:59:08  23293s] *info:            2 cells of type 'BUFFD8' (16.0, 	4.581) used
[03/15 08:59:08  23293s] *info:          153 cells of type 'CKBD0' (4.0, 	79.291) used
[03/15 08:59:08  23293s] *info:          196 cells of type 'CKBD1' (4.0, 	39.802) used
[03/15 08:59:08  23293s] *info:           35 cells of type 'CKBD2' (6.0, 	20.021) used
[03/15 08:59:08  23293s] *info:            1 cell  of type 'CKBD3' (7.0, 	13.596) used
[03/15 08:59:08  23293s] *info:           31 cells of type 'CKBD4' (9.0, 	10.101) used
[03/15 08:59:08  23293s] *info:            2 cells of type 'CKBD6' (12.0, 	6.753) used
[03/15 08:59:08  23293s] *info:            1 cell  of type 'CKBD8' (16.0, 	5.039) used
[03/15 08:59:08  23293s] *info:
[03/15 08:59:08  23293s] *info: Total 25 instances resized
[03/15 08:59:08  23293s] *info:       in which 0 FF resizing
[03/15 08:59:08  23293s] *info:
[03/15 08:59:08  23293s] 
[03/15 08:59:08  23293s] *summary:     29 instances changed cell type
[03/15 08:59:08  23293s] *	:      4 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      7 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKBD0' to 'BUFFD1'
*	:      1 instance  changed cell type from 'CKBD0' to 'CKBD1'
*	:      3 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:      9 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKND1' to 'INVD0'
*	:      1 instance  changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      1 instance  changed cell type from 'CKXOR2D1' to 'CKXOR2D0'
*	:      1 instance  changed cell type from 'OR2D1' to 'OR2D0'
OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.155, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.160, REAL:0.126, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.002, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.213, MEM:3292.1M
[03/15 08:59:09  23294s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.213, MEM:3292.1M
[03/15 08:59:09  23294s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.34
[03/15 08:59:09  23294s] OPERPROF: Starting RefinePlace at level 1, MEM:3292.1M
[03/15 08:59:09  23294s] *** Starting refinePlace (6:28:15 mem=3292.1M) ***
[03/15 08:59:09  23294s] Total net bbox length = 1.024e+06 (5.425e+05 4.812e+05) (ext = 4.133e+04)
[03/15 08:59:09  23294s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:59:09  23294s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3292.1M
[03/15 08:59:09  23294s] Starting refinePlace ...
[03/15 08:59:09  23294s]   Spread Effort: high, standalone mode, useDDP on.
[03/15 08:59:09  23294s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3292.1MB) @(6:28:15 - 6:28:15).
[03/15 08:59:09  23294s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:59:09  23295s] wireLenOptFixPriorityInst 9118 inst fixed
[03/15 08:59:09  23295s] 
[03/15 08:59:09  23295s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 08:59:10  23295s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:59:10  23295s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=3292.1MB) @(6:28:15 - 6:28:16).
[03/15 08:59:10  23295s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 08:59:10  23295s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3292.1MB
[03/15 08:59:10  23295s] Statistics of distance of Instance movement in refine placement:
[03/15 08:59:10  23295s]   maximum (X+Y) =         0.00 um
[03/15 08:59:10  23295s]   mean    (X+Y) =         0.00 um
[03/15 08:59:10  23295s] Summary Report:
[03/15 08:59:10  23295s] Instances move: 0 (out of 54979 movable)
[03/15 08:59:10  23295s] Instances flipped: 0
[03/15 08:59:10  23295s] Mean displacement: 0.00 um
[03/15 08:59:10  23295s] Max displacement: 0.00 um 
[03/15 08:59:10  23295s] Total instances moved : 0
[03/15 08:59:10  23295s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.240, REAL:1.234, MEM:3292.1M
[03/15 08:59:10  23296s] Total net bbox length = 1.024e+06 (5.425e+05 4.812e+05) (ext = 4.133e+04)
[03/15 08:59:10  23296s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3292.1MB
[03/15 08:59:10  23296s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3292.1MB) @(6:28:15 - 6:28:16).
[03/15 08:59:10  23296s] *** Finished refinePlace (6:28:16 mem=3292.1M) ***
[03/15 08:59:10  23296s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.34
[03/15 08:59:10  23296s] OPERPROF: Finished RefinePlace at level 1, CPU:1.410, REAL:1.404, MEM:3292.1M
[03/15 08:59:10  23296s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3292.1M
[03/15 08:59:11  23296s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.148, MEM:3292.1M
[03/15 08:59:11  23296s] Finished re-routing un-routed nets (0:00:00.0 3292.1M)
[03/15 08:59:11  23296s] 
[03/15 08:59:11  23296s] OPERPROF: Starting DPlace-Init at level 1, MEM:3292.1M
[03/15 08:59:11  23296s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3292.1M
[03/15 08:59:11  23296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:3292.1M
[03/15 08:59:11  23296s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3292.1M
[03/15 08:59:11  23296s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:3292.1M
[03/15 08:59:11  23296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.207, MEM:3292.1M
[03/15 08:59:11  23297s] 
[03/15 08:59:11  23297s] Density : 0.6643
[03/15 08:59:11  23297s] Max route overflow : 0.0000
[03/15 08:59:11  23297s] 
[03/15 08:59:11  23297s] 
[03/15 08:59:11  23297s] *** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=3292.1M) ***
[03/15 08:59:11  23297s] ** Profile ** Start :  cpu=0:00:00.0, mem=3292.1M
[03/15 08:59:11  23297s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3292.1M
[03/15 08:59:12  23297s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3292.1M

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.199 |-301.085 |-145.114 |
|    Violating Paths:|  2704   |  2544   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

Density: 66.429%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/15 08:59:12  23297s] *** Finish Post CTS Hold Fixing (cpu=0:01:27 real=0:01:27 totSessionCpu=6:28:18 mem=3292.1M density=66.429%) ***
[03/15 08:59:12  23297s] (I,S,L,T): WC_VIEW: 156.663, 71.9943, 2.67785, 231.335
[03/15 08:59:12  23297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.34
[03/15 08:59:12  23297s] *** HoldOpt [finish] : cpu/real = 0:00:41.0/0:00:40.9 (1.0), totSession cpu/real = 6:28:17.9/10:21:18.3 (0.6), mem = 3257.0M
[03/15 08:59:12  23298s] **INFO: total 650 insts, 0 nets marked don't touch
[03/15 08:59:12  23298s] **INFO: total 650 insts, 0 nets marked don't touch DB property
[03/15 08:59:12  23298s] **INFO: total 650 insts, 0 nets unmarked don't touch

[03/15 08:59:12  23298s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3257.0M
[03/15 08:59:12  23298s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.146, MEM:3257.0M
[03/15 08:59:12  23298s] TotalInstCnt at PhyDesignMc Destruction: 55,075
[03/15 08:59:12  23298s] 
[03/15 08:59:12  23298s] =============================================================================================
[03/15 08:59:12  23298s]  Step TAT Report for HoldOpt #1
[03/15 08:59:12  23298s] =============================================================================================
[03/15 08:59:12  23298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:59:12  23298s] ---------------------------------------------------------------------------------------------
[03/15 08:59:12  23298s] [ ViewPruning            ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 08:59:12  23298s] [ RefinePlace            ]      1   0:00:03.0  (   3.4 % )     0:00:03.0 /  0:00:03.1    1.0
[03/15 08:59:12  23298s] [ TimingUpdate           ]      6   0:00:01.4  (   1.6 % )     0:00:12.5 /  0:00:12.6    1.0
[03/15 08:59:12  23298s] [ FullDelayCalc          ]      1   0:00:11.1  (  12.6 % )     0:00:11.1 /  0:00:11.2    1.0
[03/15 08:59:12  23298s] [ QThreadMaster          ]      1   0:00:25.5  (  28.8 % )     0:00:25.5 /  0:00:25.1    1.0
[03/15 08:59:12  23298s] [ OptSummaryReport       ]      5   0:00:00.3  (   0.3 % )     0:00:04.1 /  0:00:04.1    1.0
[03/15 08:59:12  23298s] [ TimingReport           ]      5   0:00:00.0  (   0.0 % )     0:00:02.7 /  0:00:02.8    1.0
[03/15 08:59:12  23298s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 08:59:12  23298s] [ SlackTraversorInit     ]      3   0:00:02.2  (   2.5 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 08:59:12  23298s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 08:59:12  23298s] [ LibAnalyzerInit        ]      3   0:00:03.3  (   3.7 % )     0:00:03.3 /  0:00:03.3    1.0
[03/15 08:59:12  23298s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:59:12  23298s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:59:12  23298s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[03/15 08:59:12  23298s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 08:59:12  23298s] [ OptSingleIteration     ]     20   0:00:00.2  (   0.2 % )     0:00:21.2 /  0:00:21.2    1.0
[03/15 08:59:12  23298s] [ OptGetWeight           ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/15 08:59:12  23298s] [ OptEval                ]     20   0:00:10.1  (  11.4 % )     0:00:10.1 /  0:00:10.1    1.0
[03/15 08:59:12  23298s] [ OptCommit              ]     20   0:00:01.6  (   1.8 % )     0:00:08.4 /  0:00:08.4    1.0
[03/15 08:59:12  23298s] [ IncrTimingUpdate       ]     79   0:00:02.5  (   2.8 % )     0:00:02.5 /  0:00:02.5    1.0
[03/15 08:59:12  23298s] [ PostCommitDelayUpdate  ]     60   0:00:00.3  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.1
[03/15 08:59:12  23298s] [ IncrDelayCalc          ]    223   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.8    1.1
[03/15 08:59:12  23298s] [ HoldTimerCalcSummary   ]     23   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/15 08:59:12  23298s] [ HoldTimerRestoreData   ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[03/15 08:59:12  23298s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:59:12  23298s] [ HoldReEval             ]     47   0:00:02.6  (   2.9 % )     0:00:02.6 /  0:00:02.6    1.0
[03/15 08:59:12  23298s] [ HoldDelayCalc          ]     34   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[03/15 08:59:12  23298s] [ HoldRefreshTiming      ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.5
[03/15 08:59:12  23298s] [ HoldValidateSetup      ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:59:12  23298s] [ HoldValidateHold       ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[03/15 08:59:12  23298s] [ HoldCollectNode        ]     24   0:00:05.3  (   6.0 % )     0:00:05.3 /  0:00:05.3    1.0
[03/15 08:59:12  23298s] [ HoldSortNodeList       ]     23   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 08:59:12  23298s] [ HoldBottleneckCount    ]     21   0:00:02.5  (   2.9 % )     0:00:02.5 /  0:00:02.5    1.0
[03/15 08:59:12  23298s] [ HoldCacheNodeWeight    ]     20   0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 08:59:12  23298s] [ HoldBuildSlackGraph    ]     20   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 08:59:12  23298s] [ HoldDBCommit           ]     98   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.6    0.9
[03/15 08:59:12  23298s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:59:12  23298s] [ GenerateDrvReportData  ]      1   0:00:01.4  (   1.6 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 08:59:12  23298s] [ ReportAnalysisSummary  ]     10   0:00:02.7  (   3.1 % )     0:00:02.7 /  0:00:02.8    1.0
[03/15 08:59:12  23298s] [ MISC                   ]          0:00:07.9  (   8.9 % )     0:00:07.9 /  0:00:07.9    1.0
[03/15 08:59:12  23298s] ---------------------------------------------------------------------------------------------
[03/15 08:59:12  23298s]  HoldOpt #1 TOTAL                   0:01:28.4  ( 100.0 % )     0:01:28.4 /  0:01:28.2    1.0
[03/15 08:59:12  23298s] ---------------------------------------------------------------------------------------------
[03/15 08:59:12  23298s] 
[03/15 08:59:12  23298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3091.0M
[03/15 08:59:13  23298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.106, MEM:3091.0M
[03/15 08:59:13  23298s] *** Steiner Routed Nets: 3.646%; Threshold: 100; Threshold for Hold: 100
[03/15 08:59:13  23298s] ### Creating LA Mngr. totSessionCpu=6:28:18 mem=3091.0M
[03/15 08:59:13  23298s] ### Creating LA Mngr, finished. totSessionCpu=6:28:18 mem=3091.0M
[03/15 08:59:13  23298s] Re-routed 0 nets
[03/15 08:59:13  23298s] GigaOpt_HOLD: Recover setup timing after hold fixing
[03/15 08:59:13  23298s] GigaOpt: WNS changes after routing: -0.408 -> -0.408 (bump = 0.0)
[03/15 08:59:13  23298s] GigaOpt: WNS bump threshold: 0.0129
[03/15 08:59:13  23298s] GigaOpt: Skipping postEco optimization
[03/15 08:59:13  23299s] GigaOpt: WNS changes after postEco optimization: -0.408 -> -0.408 (bump = 0.0)
[03/15 08:59:13  23299s] GigaOpt: Skipping nonLegal postEco optimization
[03/15 08:59:14  23299s] *** Steiner Routed Nets: 3.646%; Threshold: 100; Threshold for Hold: 100
[03/15 08:59:14  23299s] ### Creating LA Mngr. totSessionCpu=6:28:19 mem=3092.2M
[03/15 08:59:14  23299s] ### Creating LA Mngr, finished. totSessionCpu=6:28:19 mem=3092.2M
[03/15 08:59:14  23299s] Re-routed 0 nets
[03/15 08:59:14  23299s] GigaOpt: WNS changes after postEco optimization: -0.408 -> -0.408 (bump = 0.0, threshold = 0.0129)
[03/15 08:59:14  23299s] GigaOpt: Skipping post-eco TNS optimization
[03/15 08:59:15  23300s] 
[03/15 08:59:15  23300s] Active setup views:
[03/15 08:59:15  23300s]  WC_VIEW
[03/15 08:59:15  23300s]   Dominating endpoints: 0
[03/15 08:59:15  23300s]   Dominating TNS: -0.000
[03/15 08:59:15  23300s] 
[03/15 08:59:15  23300s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3092.16 MB )
[03/15 08:59:15  23300s] (I)       Started Loading and Dumping File ( Curr Mem: 3092.16 MB )
[03/15 08:59:15  23300s] (I)       Reading DB...
[03/15 08:59:15  23300s] (I)       Read data from FE... (mem=3092.2M)
[03/15 08:59:15  23300s] (I)       Read nodes and places... (mem=3092.2M)
[03/15 08:59:15  23300s] (I)       Done Read nodes and places (cpu=0.090s, mem=3107.0M)
[03/15 08:59:15  23300s] (I)       Read nets... (mem=3107.0M)
[03/15 08:59:15  23300s] (I)       Done Read nets (cpu=0.210s, mem=3126.5M)
[03/15 08:59:15  23300s] (I)       Done Read data from FE (cpu=0.300s, mem=3126.5M)
[03/15 08:59:15  23300s] (I)       before initializing RouteDB syMemory usage = 3126.5 MB
[03/15 08:59:15  23300s] (I)       Build term to term wires: false
[03/15 08:59:15  23300s] (I)       Honor MSV route constraint: false
[03/15 08:59:15  23300s] (I)       Maximum routing layer  : 127
[03/15 08:59:15  23300s] (I)       Minimum routing layer  : 2
[03/15 08:59:15  23300s] (I)       Supply scale factor H  : 1.00
[03/15 08:59:15  23300s] (I)       Supply scale factor V  : 1.00
[03/15 08:59:15  23300s] (I)       Tracks used by clock wire: 0
[03/15 08:59:15  23300s] (I)       Reverse direction      : 
[03/15 08:59:15  23300s] (I)       Honor partition pin guides: true
[03/15 08:59:15  23300s] (I)       Route selected nets only: false
[03/15 08:59:15  23300s] (I)       Route secondary PG pins: false
[03/15 08:59:15  23300s] (I)       Second PG max fanout   : 2147483647
[03/15 08:59:15  23300s] (I)       Apply function for special wires: true
[03/15 08:59:15  23300s] (I)       Layer by layer blockage reading: true
[03/15 08:59:15  23300s] (I)       Offset calculation fix : true
[03/15 08:59:15  23300s] (I)       Route stripe layer range: 
[03/15 08:59:15  23300s] (I)       Honor partition fences : 
[03/15 08:59:15  23300s] (I)       Honor partition pin    : 
[03/15 08:59:15  23300s] (I)       Honor partition fences with feedthrough: 
[03/15 08:59:15  23300s] (I)       Counted 156 PG shapes. We will not process PG shapes layer by layer.
[03/15 08:59:15  23300s] (I)       Use row-based GCell size
[03/15 08:59:15  23300s] (I)       Use row-based GCell align
[03/15 08:59:15  23300s] (I)       GCell unit size   : 3600
[03/15 08:59:15  23300s] (I)       GCell multiplier  : 1
[03/15 08:59:15  23300s] (I)       GCell row height  : 3600
[03/15 08:59:15  23300s] (I)       Actual row height : 3600
[03/15 08:59:15  23300s] (I)       GCell align ref   : 20000 20000
[03/15 08:59:15  23300s] [NR-eGR] Track table information for default rule: 
[03/15 08:59:15  23300s] [NR-eGR] M1 has no routable track
[03/15 08:59:15  23300s] [NR-eGR] M2 has single uniform track structure
[03/15 08:59:15  23300s] [NR-eGR] M3 has single uniform track structure
[03/15 08:59:15  23300s] [NR-eGR] M4 has single uniform track structure
[03/15 08:59:15  23300s] [NR-eGR] M5 has single uniform track structure
[03/15 08:59:15  23300s] [NR-eGR] M6 has single uniform track structure
[03/15 08:59:15  23300s] [NR-eGR] M7 has single uniform track structure
[03/15 08:59:15  23300s] [NR-eGR] M8 has single uniform track structure
[03/15 08:59:15  23300s] (I)       ===========================================================================
[03/15 08:59:15  23300s] (I)       == Report All Rule Vias ==
[03/15 08:59:15  23300s] (I)       ===========================================================================
[03/15 08:59:15  23300s] (I)        Via Rule : (Default)
[03/15 08:59:15  23300s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 08:59:15  23300s] (I)       ---------------------------------------------------------------------------
[03/15 08:59:15  23300s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 08:59:15  23300s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 08:59:15  23300s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 08:59:15  23300s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 08:59:15  23300s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 08:59:15  23300s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 08:59:15  23300s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 08:59:15  23300s] (I)        8    0 : ---                         0 : ---                      
[03/15 08:59:15  23300s] (I)       ===========================================================================
[03/15 08:59:15  23300s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3126.54 MB )
[03/15 08:59:15  23300s] [NR-eGR] Read 232 PG shapes
[03/15 08:59:15  23300s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3126.54 MB )
[03/15 08:59:15  23300s] [NR-eGR] #Routing Blockages  : 0
[03/15 08:59:15  23300s] [NR-eGR] #Instance Blockages : 0
[03/15 08:59:15  23300s] [NR-eGR] #PG Blockages       : 232
[03/15 08:59:15  23300s] [NR-eGR] #Bump Blockages     : 0
[03/15 08:59:15  23300s] [NR-eGR] #Boundary Blockages : 0
[03/15 08:59:15  23300s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 08:59:15  23300s] [NR-eGR] Num Prerouted Nets = 111  Num Prerouted Wires = 28036
[03/15 08:59:15  23300s] (I)       readDataFromPlaceDB
[03/15 08:59:15  23300s] (I)       Read net information..
[03/15 08:59:15  23300s] [NR-eGR] Read numTotalNets=58756  numIgnoredNets=111
[03/15 08:59:15  23300s] (I)       Read testcase time = 0.030 seconds
[03/15 08:59:15  23300s] 
[03/15 08:59:15  23300s] (I)       early_global_route_priority property id does not exist.
[03/15 08:59:15  23300s] (I)       Start initializing grid graph
[03/15 08:59:15  23300s] (I)       End initializing grid graph
[03/15 08:59:15  23300s] (I)       Model blockages into capacity
[03/15 08:59:15  23300s] (I)       Read Num Blocks=232  Num Prerouted Wires=28036  Num CS=0
[03/15 08:59:15  23300s] (I)       Started Modeling ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Started Modeling Layer 1 ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Started Modeling Layer 2 ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 9869
[03/15 08:59:15  23300s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Started Modeling Layer 3 ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Layer 2 (H) : #blockages 80 : #preroutes 15150
[03/15 08:59:15  23300s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Started Modeling Layer 4 ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Layer 3 (V) : #blockages 60 : #preroutes 2825
[03/15 08:59:15  23300s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Started Modeling Layer 5 ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 170
[03/15 08:59:15  23300s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Started Modeling Layer 6 ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 22
[03/15 08:59:15  23300s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Started Modeling Layer 7 ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 08:59:15  23300s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Started Modeling Layer 8 ( Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 08:59:15  23300s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3139.52 MB )
[03/15 08:59:15  23300s] (I)       -- layer congestion ratio --
[03/15 08:59:15  23300s] (I)       Layer 1 : 0.100000
[03/15 08:59:15  23300s] (I)       Layer 2 : 0.700000
[03/15 08:59:15  23300s] (I)       Layer 3 : 0.700000
[03/15 08:59:15  23300s] (I)       Layer 4 : 0.700000
[03/15 08:59:15  23300s] (I)       Layer 5 : 0.700000
[03/15 08:59:15  23300s] (I)       Layer 6 : 0.700000
[03/15 08:59:15  23300s] (I)       Layer 7 : 0.700000
[03/15 08:59:15  23300s] (I)       Layer 8 : 0.700000
[03/15 08:59:15  23300s] (I)       ----------------------------
[03/15 08:59:15  23300s] (I)       Number of ignored nets = 111
[03/15 08:59:15  23300s] (I)       Number of fixed nets = 111.  Ignored: Yes
[03/15 08:59:15  23300s] (I)       Number of clock nets = 251.  Ignored: No
[03/15 08:59:15  23300s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 08:59:15  23300s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 08:59:15  23300s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 08:59:15  23300s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 08:59:15  23300s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 08:59:15  23300s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 08:59:15  23300s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 08:59:15  23300s] [NR-eGR] There are 140 clock nets ( 140 with NDR ).
[03/15 08:59:15  23300s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3139.5 MB
[03/15 08:59:15  23300s] (I)       Ndr track 0 does not exist
[03/15 08:59:15  23300s] (I)       Ndr track 0 does not exist
[03/15 08:59:15  23300s] (I)       Layer1  viaCost=300.00
[03/15 08:59:15  23300s] (I)       Layer2  viaCost=100.00
[03/15 08:59:15  23300s] (I)       Layer3  viaCost=100.00
[03/15 08:59:15  23300s] (I)       Layer4  viaCost=100.00
[03/15 08:59:15  23300s] (I)       Layer5  viaCost=100.00
[03/15 08:59:15  23300s] (I)       Layer6  viaCost=200.00
[03/15 08:59:15  23300s] (I)       Layer7  viaCost=100.00
[03/15 08:59:15  23300s] (I)       ---------------------Grid Graph Info--------------------
[03/15 08:59:15  23300s] (I)       Routing area        : (0, 0) - (1294000, 1289200)
[03/15 08:59:15  23300s] (I)       Core area           : (20000, 20000) - (1274000, 1269200)
[03/15 08:59:15  23300s] (I)       Site width          :   400  (dbu)
[03/15 08:59:15  23300s] (I)       Row height          :  3600  (dbu)
[03/15 08:59:15  23300s] (I)       GCell row height    :  3600  (dbu)
[03/15 08:59:15  23300s] (I)       GCell width         :  3600  (dbu)
[03/15 08:59:15  23300s] (I)       GCell height        :  3600  (dbu)
[03/15 08:59:15  23300s] (I)       Grid                :   359   358     8
[03/15 08:59:15  23300s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 08:59:15  23300s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 08:59:15  23300s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 08:59:15  23300s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 08:59:15  23300s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 08:59:15  23300s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 08:59:15  23300s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 08:59:15  23300s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 08:59:15  23300s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 08:59:15  23300s] (I)       Total num of tracks :     0  3235  3222  3235  3222  3235   806   808
[03/15 08:59:15  23300s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 08:59:15  23300s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 08:59:15  23300s] (I)       --------------------------------------------------------
[03/15 08:59:15  23300s] 
[03/15 08:59:15  23300s] [NR-eGR] ============ Routing rule table ============
[03/15 08:59:15  23300s] [NR-eGR] Rule id: 0  Nets: 58505 
[03/15 08:59:15  23300s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 08:59:15  23300s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 08:59:15  23300s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:59:15  23300s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:59:15  23300s] [NR-eGR] Rule id: 1  Nets: 140 
[03/15 08:59:15  23300s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 08:59:15  23300s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 08:59:15  23300s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 08:59:15  23300s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 08:59:15  23300s] [NR-eGR] ========================================
[03/15 08:59:15  23300s] [NR-eGR] 
[03/15 08:59:15  23300s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 08:59:15  23300s] (I)       blocked tracks on layer2 : = 31572 / 1158130 (2.73%)
[03/15 08:59:15  23300s] (I)       blocked tracks on layer3 : = 1760 / 1156698 (0.15%)
[03/15 08:59:15  23300s] (I)       blocked tracks on layer4 : = 110916 / 1158130 (9.58%)
[03/15 08:59:15  23300s] (I)       blocked tracks on layer5 : = 0 / 1156698 (0.00%)
[03/15 08:59:15  23300s] (I)       blocked tracks on layer6 : = 0 / 1158130 (0.00%)
[03/15 08:59:15  23300s] (I)       blocked tracks on layer7 : = 0 / 289354 (0.00%)
[03/15 08:59:15  23300s] (I)       blocked tracks on layer8 : = 0 / 289264 (0.00%)
[03/15 08:59:15  23300s] (I)       After initializing earlyGlobalRoute syMemory usage = 3144.7 MB
[03/15 08:59:15  23300s] (I)       Finished Loading and Dumping File ( CPU: 0.50 sec, Real: 0.49 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Started Global Routing ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       ============= Initialization =============
[03/15 08:59:15  23300s] (I)       totalPins=185470  totalGlobalPin=173144 (93.35%)
[03/15 08:59:15  23300s] (I)       Started Build MST ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Generate topology with single threads
[03/15 08:59:15  23300s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       total 2D Cap : 578618 = (289354 H, 289264 V)
[03/15 08:59:15  23300s] [NR-eGR] Layer group 1: route 90 net(s) in layer range [7, 8]
[03/15 08:59:15  23300s] (I)       ============  Phase 1a Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1a ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 08:59:15  23300s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Usage: 9244 = (5797 H, 3447 V) = (2.00% H, 1.19% V) = (1.043e+04um H, 6.205e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] (I)       ============  Phase 1b Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1b ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Usage: 9244 = (5797 H, 3447 V) = (2.00% H, 1.19% V) = (1.043e+04um H, 6.205e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.663920e+04um
[03/15 08:59:15  23300s] (I)       ============  Phase 1c Route ============
[03/15 08:59:15  23300s] (I)       Usage: 9244 = (5797 H, 3447 V) = (2.00% H, 1.19% V) = (1.043e+04um H, 6.205e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] (I)       ============  Phase 1d Route ============
[03/15 08:59:15  23300s] (I)       Usage: 9244 = (5797 H, 3447 V) = (2.00% H, 1.19% V) = (1.043e+04um H, 6.205e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] (I)       ============  Phase 1e Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1e ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Usage: 9244 = (5797 H, 3447 V) = (2.00% H, 1.19% V) = (1.043e+04um H, 6.205e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.663920e+04um
[03/15 08:59:15  23300s] [NR-eGR] 
[03/15 08:59:15  23300s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Running layer assignment with 1 threads
[03/15 08:59:15  23300s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Started Build MST ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Generate topology with single threads
[03/15 08:59:15  23300s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       total 2D Cap : 2202613 = (1155211 H, 1047402 V)
[03/15 08:59:15  23300s] [NR-eGR] Layer group 2: route 140 net(s) in layer range [3, 4]
[03/15 08:59:15  23300s] (I)       ============  Phase 1a Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1a ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 08:59:15  23300s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Usage: 9783 = (6033 H, 3750 V) = (0.52% H, 0.36% V) = (1.086e+04um H, 6.750e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] (I)       ============  Phase 1b Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1b ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Usage: 9783 = (6033 H, 3750 V) = (0.52% H, 0.36% V) = (1.086e+04um H, 6.750e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.760940e+04um
[03/15 08:59:15  23300s] (I)       ============  Phase 1c Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1c ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Level2 Grid: 72 x 72
[03/15 08:59:15  23300s] (I)       Started Two Level Routing ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Usage: 9783 = (6033 H, 3750 V) = (0.52% H, 0.36% V) = (1.086e+04um H, 6.750e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] (I)       ============  Phase 1d Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1d ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Usage: 9783 = (6033 H, 3750 V) = (0.52% H, 0.36% V) = (1.086e+04um H, 6.750e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] (I)       ============  Phase 1e Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1e ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Usage: 9783 = (6033 H, 3750 V) = (0.52% H, 0.36% V) = (1.086e+04um H, 6.750e+03um V)
[03/15 08:59:15  23300s] (I)       
[03/15 08:59:15  23300s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.760940e+04um
[03/15 08:59:15  23300s] [NR-eGR] 
[03/15 08:59:15  23300s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Running layer assignment with 1 threads
[03/15 08:59:15  23300s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Started Build MST ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       Generate topology with single threads
[03/15 08:59:15  23300s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23300s] (I)       total 2D Cap : 6222917 = (2601263 H, 3621654 V)
[03/15 08:59:15  23300s] [NR-eGR] Layer group 3: route 58415 net(s) in layer range [2, 8]
[03/15 08:59:15  23300s] (I)       ============  Phase 1a Route ============
[03/15 08:59:15  23300s] (I)       Started Phase 1a ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 08:59:15  23301s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Usage: 615023 = (326974 H, 288049 V) = (12.57% H, 7.95% V) = (5.886e+05um H, 5.185e+05um V)
[03/15 08:59:15  23301s] (I)       
[03/15 08:59:15  23301s] (I)       ============  Phase 1b Route ============
[03/15 08:59:15  23301s] (I)       Started Phase 1b ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Usage: 615027 = (326977 H, 288050 V) = (12.57% H, 7.95% V) = (5.886e+05um H, 5.185e+05um V)
[03/15 08:59:15  23301s] (I)       
[03/15 08:59:15  23301s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.107049e+06um
[03/15 08:59:15  23301s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 08:59:15  23301s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 08:59:15  23301s] (I)       ============  Phase 1c Route ============
[03/15 08:59:15  23301s] (I)       Started Phase 1c ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Level2 Grid: 72 x 72
[03/15 08:59:15  23301s] (I)       Started Two Level Routing ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:15  23301s] (I)       Usage: 615027 = (326977 H, 288050 V) = (12.57% H, 7.95% V) = (5.886e+05um H, 5.185e+05um V)
[03/15 08:59:15  23301s] (I)       
[03/15 08:59:15  23301s] (I)       ============  Phase 1d Route ============
[03/15 08:59:15  23301s] (I)       Started Phase 1d ( Curr Mem: 3144.66 MB )
[03/15 08:59:16  23301s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:16  23301s] (I)       Usage: 615030 = (326979 H, 288051 V) = (12.57% H, 7.95% V) = (5.886e+05um H, 5.185e+05um V)
[03/15 08:59:16  23301s] (I)       
[03/15 08:59:16  23301s] (I)       ============  Phase 1e Route ============
[03/15 08:59:16  23301s] (I)       Started Phase 1e ( Curr Mem: 3144.66 MB )
[03/15 08:59:16  23301s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:16  23301s] (I)       Usage: 615030 = (326979 H, 288051 V) = (12.57% H, 7.95% V) = (5.886e+05um H, 5.185e+05um V)
[03/15 08:59:16  23301s] (I)       
[03/15 08:59:16  23301s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.107054e+06um
[03/15 08:59:16  23301s] [NR-eGR] 
[03/15 08:59:16  23301s] (I)       Current Phase 1l[Initialization] ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:16  23301s] (I)       Running layer assignment with 1 threads
[03/15 08:59:16  23301s] (I)       Finished Phase 1l ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:16  23301s] (I)       ============  Phase 1l Route ============
[03/15 08:59:16  23301s] (I)       
[03/15 08:59:16  23301s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 08:59:16  23301s] [NR-eGR]                        OverCon           OverCon            
[03/15 08:59:16  23301s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/15 08:59:16  23301s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/15 08:59:16  23301s] [NR-eGR] ---------------------------------------------------------------
[03/15 08:59:16  23301s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:59:16  23301s] [NR-eGR]      M2  (2)         7( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/15 08:59:16  23301s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:59:16  23301s] [NR-eGR]      M4  (4)        67( 0.05%)         0( 0.00%)   ( 0.05%) 
[03/15 08:59:16  23301s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:59:16  23301s] [NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:59:16  23301s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:59:16  23301s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 08:59:16  23301s] [NR-eGR] ---------------------------------------------------------------
[03/15 08:59:16  23301s] [NR-eGR] Total               79( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/15 08:59:16  23301s] [NR-eGR] 
[03/15 08:59:16  23301s] (I)       Finished Global Routing ( CPU: 0.89 sec, Real: 0.89 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:16  23301s] (I)       total 2D Cap : 6223050 = (2601327 H, 3621723 V)
[03/15 08:59:16  23301s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 08:59:16  23301s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 08:59:16  23301s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.43 sec, Real: 1.43 sec, Curr Mem: 3144.66 MB )
[03/15 08:59:16  23301s] OPERPROF: Starting HotSpotCal at level 1, MEM:3144.7M
[03/15 08:59:16  23301s] [hotspot] +------------+---------------+---------------+
[03/15 08:59:16  23301s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 08:59:16  23301s] [hotspot] +------------+---------------+---------------+
[03/15 08:59:16  23301s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 08:59:16  23301s] [hotspot] +------------+---------------+---------------+
[03/15 08:59:16  23301s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 08:59:16  23301s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 08:59:16  23301s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.015, MEM:3144.7M
[03/15 08:59:16  23301s] Deleting Cell Server ...
[03/15 08:59:16  23301s] Deleting Lib Analyzer.
[03/15 08:59:16  23301s] <optDesign CMD> Restore Using all VT Cells
[03/15 08:59:16  23302s] cleaningup cpe interface
[03/15 08:59:16  23302s] Reported timing to dir ./timingReports
[03/15 08:59:16  23302s] **optDesign ... cpu = 0:01:49, real = 0:01:49, mem = 2645.6M, totSessionCpu=6:28:22 **
[03/15 08:59:16  23302s] ** Profile ** Start :  cpu=0:00:00.0, mem=3068.1M
[03/15 08:59:17  23302s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.2M
[03/15 08:59:17  23302s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.099, MEM:3068.2M
[03/15 08:59:17  23302s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3068.2M
[03/15 08:59:17  23302s] End AAE Lib Interpolated Model. (MEM=3068.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:59:17  23302s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 08:59:17  23302s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 08:59:17  23302s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[03/15 08:59:17  23302s] Starting delay calculation for Hold views
[03/15 08:59:17  23302s] #################################################################################
[03/15 08:59:17  23302s] # Design Stage: PreRoute
[03/15 08:59:17  23302s] # Design Name: core
[03/15 08:59:17  23302s] # Design Mode: 65nm
[03/15 08:59:17  23302s] # Analysis Mode: MMMC Non-OCV 
[03/15 08:59:17  23302s] # Parasitics Mode: No SPEF/RCDB
[03/15 08:59:17  23302s] # Signoff Settings: SI Off 
[03/15 08:59:17  23302s] #################################################################################
[03/15 08:59:17  23302s] AAE_INFO: 1 threads acquired from CTE.
[03/15 08:59:17  23302s] Calculate delays in BcWc mode...
[03/15 08:59:17  23302s] Topological Sorting (REAL = 0:00:00.0, MEM = 6.6M, InitMEM = 0.0M)
[03/15 08:59:17  23302s] Start delay calculation (fullDC) (1 T). (MEM=6.60938)
[03/15 08:59:17  23302s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 08:59:17  23302s] End AAE Lib Interpolated Model. (MEM=18.125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:59:17  23302s] Total number of fetched objects 58778
[03/15 08:59:17  23302s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 08:59:17  23302s] End delay calculation. (MEM=0 CPU=0:00:08.8 REAL=0:00:09.0)
[03/15 08:59:17  23302s] End delay calculation (fullDC). (MEM=0 CPU=0:00:11.1 REAL=0:00:11.0)
[03/15 08:59:17  23302s] *** CDM Built up (cpu=0:00:11.5  real=0:00:11.0  mem= 0.0M) ***
[03/15 08:59:17  23302s] *** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:00:55.3 mem=0.0M)
[03/15 08:59:17  23302s] ** Profile ** Overall slacks :  cpu=0:00:13.4, mem=0.0M
[03/15 08:59:17  23302s] ** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
[03/15 08:59:17  23302s] *** QThread HoldRpt [finish] : cpu/real = 0:00:16.3/0:00:16.2 (1.0), mem = 0.0M
[03/15 08:59:17  23302s] 
[03/15 08:59:17  23302s] =============================================================================================
[03/15 08:59:17  23302s]  Step TAT Report for QThreadWorker #1
[03/15 08:59:17  23302s] =============================================================================================
[03/15 08:59:17  23302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:59:17  23302s] ---------------------------------------------------------------------------------------------
[03/15 08:59:17  23302s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 08:59:17  23302s] [ TimingUpdate           ]      1   0:00:01.2  (   7.4 % )     0:00:12.7 /  0:00:12.8    1.0
[03/15 08:59:17  23302s] [ FullDelayCalc          ]      1   0:00:11.5  (  70.8 % )     0:00:11.5 /  0:00:11.6    1.0
[03/15 08:59:17  23302s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:59:17  23302s] [ GenerateReports        ]      1   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:59:17  23302s] [ ReportAnalysisSummary  ]      2   0:00:00.6  (   3.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 08:59:17  23302s] [ MISC                   ]          0:00:02.5  (  15.3 % )     0:00:02.5 /  0:00:02.5    1.0
[03/15 08:59:17  23302s] ---------------------------------------------------------------------------------------------
[03/15 08:59:17  23302s]  QThreadWorker #1 TOTAL             0:00:16.2  ( 100.0 % )     0:00:16.2 /  0:00:16.3    1.0
[03/15 08:59:17  23302s] ---------------------------------------------------------------------------------------------
[03/15 08:59:17  23302s] 
[03/15 08:59:33  23318s]  
_______________________________________________________________________
[03/15 08:59:33  23318s] Starting delay calculation for Setup views
[03/15 08:59:33  23318s] #################################################################################
[03/15 08:59:33  23318s] # Design Stage: PreRoute
[03/15 08:59:33  23318s] # Design Name: core
[03/15 08:59:33  23318s] # Design Mode: 65nm
[03/15 08:59:33  23318s] # Analysis Mode: MMMC Non-OCV 
[03/15 08:59:33  23318s] # Parasitics Mode: No SPEF/RCDB
[03/15 08:59:33  23318s] # Signoff Settings: SI Off 
[03/15 08:59:33  23318s] #################################################################################
[03/15 08:59:36  23321s] Calculate delays in BcWc mode...
[03/15 08:59:36  23321s] Topological Sorting (REAL = 0:00:00.0, MEM = 3074.6M, InitMEM = 3066.2M)
[03/15 08:59:36  23321s] Start delay calculation (fullDC) (1 T). (MEM=3074.61)
[03/15 08:59:36  23321s] End AAE Lib Interpolated Model. (MEM=3086.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 08:59:47  23332s] Total number of fetched objects 58778
[03/15 08:59:47  23332s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 08:59:47  23332s] End delay calculation. (MEM=3133.82 CPU=0:00:08.8 REAL=0:00:09.0)
[03/15 08:59:47  23332s] End delay calculation (fullDC). (MEM=3133.82 CPU=0:00:11.0 REAL=0:00:11.0)
[03/15 08:59:47  23332s] *** CDM Built up (cpu=0:00:13.5  real=0:00:14.0  mem= 3133.8M) ***
[03/15 08:59:48  23333s] *** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=6:28:54 mem=3133.8M)
[03/15 08:59:49  23334s] ** Profile ** Overall slacks :  cpu=0:00:31.8, mem=3133.8M
[03/15 08:59:49  23334s] ** Profile ** Total reports :  cpu=0:00:00.5, mem=3079.8M
[03/15 08:59:53  23337s] ** Profile ** DRVs :  cpu=0:00:02.8, mem=3077.8M
[03/15 08:59:53  23337s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -0.339  | -1.032  |
|           TNS (ns):|-446.093 |-300.979 |-145.114 |
|    Violating Paths:|  2707   |  2547   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.429%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3077.8M
[03/15 08:59:53  23337s] *** Final Summary (holdfix) CPU=0:00:35.4, REAL=0:00:37.0, MEM=3077.8M
[03/15 08:59:53  23337s] **optDesign ... cpu = 0:02:25, real = 0:02:26, mem = 2687.8M, totSessionCpu=6:28:58 **
[03/15 08:59:53  23337s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/15 08:59:53  23337s] *** Finished optDesign ***
[03/15 08:59:53  23337s] cleaningup cpe interface
[03/15 08:59:53  23337s] cleaningup cpe interface
[03/15 08:59:53  23337s] 
[03/15 08:59:53  23337s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:23 real=  0:02:24)
[03/15 08:59:53  23337s] Info: pop threads available for lower-level modules during optimization.
[03/15 08:59:53  23337s] Info: Destroy the CCOpt slew target map.
[03/15 08:59:53  23337s] clean pInstBBox. size 0
[03/15 08:59:53  23337s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 08:59:53  23337s] All LLGs are deleted
[03/15 08:59:53  23337s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3077.8M
[03/15 08:59:53  23337s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3073.4M
[03/15 08:59:53  23337s] 
[03/15 08:59:53  23337s] =============================================================================================
[03/15 08:59:53  23337s]  Final TAT Report for optDesign
[03/15 08:59:53  23337s] =============================================================================================
[03/15 08:59:53  23337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 08:59:53  23337s] ---------------------------------------------------------------------------------------------
[03/15 08:59:53  23337s] [ HoldOpt                ]      1   0:00:42.9  (  29.6 % )     0:01:28.4 /  0:01:28.2    1.0
[03/15 08:59:53  23337s] [ ViewPruning            ]      3   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 08:59:53  23337s] [ RefinePlace            ]      1   0:00:03.0  (   2.1 % )     0:00:03.0 /  0:00:03.1    1.0
[03/15 08:59:53  23337s] [ TimingUpdate           ]      8   0:00:02.8  (   1.9 % )     0:00:27.3 /  0:00:27.5    1.0
[03/15 08:59:53  23337s] [ FullDelayCalc          ]      2   0:00:24.5  (  17.0 % )     0:00:24.5 /  0:00:24.8    1.0
[03/15 08:59:53  23337s] [ QThreadMaster          ]      2   0:00:41.9  (  28.9 % )     0:00:41.9 /  0:00:41.2    1.0
[03/15 08:59:53  23337s] [ OptSummaryReport       ]      6   0:00:00.8  (   0.6 % )     0:00:40.8 /  0:00:39.5    1.0
[03/15 08:59:53  23337s] [ TimingReport           ]      6   0:00:03.3  (   2.3 % )     0:00:03.3 /  0:00:03.3    1.0
[03/15 08:59:53  23337s] [ DrvReport              ]      2   0:00:05.3  (   3.7 % )     0:00:05.3 /  0:00:04.2    0.8
[03/15 08:59:53  23337s] [ GenerateReports        ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 08:59:53  23337s] [ PropagateActivity      ]      1   0:00:07.0  (   4.9 % )     0:00:07.0 /  0:00:07.0    1.0
[03/15 08:59:53  23337s] [ MISC                   ]          0:00:11.9  (   8.2 % )     0:00:11.9 /  0:00:12.0    1.0
[03/15 08:59:53  23337s] ---------------------------------------------------------------------------------------------
[03/15 08:59:53  23337s]  optDesign TOTAL                    0:02:24.7  ( 100.0 % )     0:02:24.7 /  0:02:23.2    1.0
[03/15 08:59:53  23337s] ---------------------------------------------------------------------------------------------
[03/15 08:59:53  23337s] 
[03/15 08:59:53  23337s] <CMD> saveDesign cts.enc
[03/15 08:59:53  23337s] #% Begin save design ... (date=03/15 08:59:53, mem=2616.6M)
[03/15 08:59:54  23337s] % Begin Save ccopt configuration ... (date=03/15 08:59:53, mem=2616.6M)
[03/15 08:59:54  23338s] % End Save ccopt configuration ... (date=03/15 08:59:54, total cpu=0:00:00.4, real=0:00:00.0, peak res=2617.0M, current mem=2617.0M)
[03/15 08:59:54  23338s] % Begin Save netlist data ... (date=03/15 08:59:54, mem=2617.0M)
[03/15 08:59:54  23338s] Writing Binary DB to cts.enc.dat/core.v.bin in single-threaded mode...
[03/15 08:59:54  23338s] % End Save netlist data ... (date=03/15 08:59:54, total cpu=0:00:00.2, real=0:00:00.0, peak res=2617.0M, current mem=2617.0M)
[03/15 08:59:54  23338s] Saving congestion map file cts.enc.dat/core.route.congmap.gz ...
[03/15 08:59:55  23338s] % Begin Save AAE data ... (date=03/15 08:59:55, mem=2618.2M)
[03/15 08:59:55  23338s] Saving AAE Data ...
[03/15 08:59:55  23338s] % End Save AAE data ... (date=03/15 08:59:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.2M, current mem=2618.2M)
[03/15 08:59:55  23339s] Saving scheduling_file.cts.8994 in cts.enc.dat/scheduling_file.cts
[03/15 08:59:55  23339s] % Begin Save clock tree data ... (date=03/15 08:59:55, mem=2618.2M)
[03/15 08:59:56  23339s] % End Save clock tree data ... (date=03/15 08:59:55, total cpu=0:00:00.0, real=0:00:01.0, peak res=2618.2M, current mem=2618.2M)
[03/15 08:59:56  23339s] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/15 08:59:56  23339s] Saving mode setting ...
[03/15 08:59:56  23339s] Saving global file ...
[03/15 08:59:56  23339s] % Begin Save floorplan data ... (date=03/15 08:59:56, mem=2618.3M)
[03/15 08:59:56  23339s] Saving floorplan file ...
[03/15 08:59:56  23339s] % End Save floorplan data ... (date=03/15 08:59:56, total cpu=0:00:00.2, real=0:00:00.0, peak res=2618.3M, current mem=2618.3M)
[03/15 08:59:56  23339s] Saving PG file cts.enc.dat/core.pg.gz
[03/15 08:59:56  23339s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3022.4M) ***
[03/15 08:59:56  23339s] Saving Drc markers ...
[03/15 08:59:56  23339s] ... No Drc file written since there is no markers found.
[03/15 08:59:56  23339s] % Begin Save placement data ... (date=03/15 08:59:56, mem=2618.3M)
[03/15 08:59:56  23339s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/15 08:59:56  23339s] Save Adaptive View Pruing View Names to Binary file
[03/15 08:59:56  23339s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3025.4M) ***
[03/15 08:59:56  23339s] % End Save placement data ... (date=03/15 08:59:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.3M, current mem=2618.3M)
[03/15 08:59:56  23339s] % Begin Save routing data ... (date=03/15 08:59:56, mem=2618.3M)
[03/15 08:59:56  23339s] Saving route file ...
[03/15 08:59:57  23340s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3022.4M) ***
[03/15 08:59:57  23340s] % End Save routing data ... (date=03/15 08:59:57, total cpu=0:00:00.5, real=0:00:01.0, peak res=2618.6M, current mem=2618.6M)
[03/15 08:59:57  23340s] Saving property file cts.enc.dat/core.prop
[03/15 08:59:57  23340s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3025.4M) ***
[03/15 08:59:58  23341s] #Saving pin access data to file cts.enc.dat/core.apa ...
[03/15 08:59:58  23341s] #
[03/15 08:59:58  23341s] Saving rc congestion map cts.enc.dat/core.congmap.gz ...
[03/15 08:59:59  23341s] % Begin Save power constraints data ... (date=03/15 08:59:59, mem=2618.6M)
[03/15 08:59:59  23341s] % End Save power constraints data ... (date=03/15 08:59:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.6M, current mem=2618.6M)
[03/15 09:00:01  23343s] Generated self-contained design cts.enc.dat
[03/15 09:00:02  23343s] #% End save design ... (date=03/15 09:00:02, total cpu=0:00:05.5, real=0:00:09.0, peak res=2619.0M, current mem=2619.0M)
[03/15 09:00:02  23343s] *** Message Summary: 0 warning(s), 0 error(s)
[03/15 09:00:02  23343s] 
[03/15 09:00:02  23343s] <CMD> zoomIn
[03/15 09:00:02  23343s] <CMD> zoomIn
[03/15 09:00:02  23343s] <CMD> zoomIn
[03/15 09:00:02  23343s] <CMD> zoomIn
[03/15 09:00:02  23343s] <CMD> fit
[03/15 09:00:02  23343s] <CMD> fit
[03/15 09:00:02  23343s] <CMD> zoomBox -85.15700 -32.23000 732.15650 676.83000
[03/15 10:51:08  24477s] <CMD> addFiller -cell {DCAP, DCAP2, DCAP4, DCAP16, DCAP32, DCAP64}
[03/15 10:51:08  24477s] **WARN: (IMPSP-5123):	Cell DCAP, is not found.
[03/15 10:51:08  24477s] Type 'man IMPSP-5123' for more detail.
[03/15 10:51:08  24477s] **WARN: (IMPSP-5123):	Cell DCAP2, is not found.
[03/15 10:51:08  24477s] Type 'man IMPSP-5123' for more detail.
[03/15 10:51:08  24477s] **WARN: (IMPSP-5123):	Cell DCAP4, is not found.
[03/15 10:51:08  24477s] Type 'man IMPSP-5123' for more detail.
[03/15 10:51:08  24477s] **WARN: (IMPSP-5123):	Cell DCAP16, is not found.
[03/15 10:51:08  24477s] Type 'man IMPSP-5123' for more detail.
[03/15 10:51:08  24477s] **WARN: (IMPSP-5123):	Cell DCAP32, is not found.
[03/15 10:51:08  24477s] Type 'man IMPSP-5123' for more detail.
[03/15 10:51:08  24477s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3030.5M
[03/15 10:51:08  24477s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3030.5M
[03/15 10:51:08  24477s] z: 2, totalTracks: 1
[03/15 10:51:08  24477s] z: 4, totalTracks: 1
[03/15 10:51:08  24477s] z: 6, totalTracks: 1
[03/15 10:51:08  24477s] z: 8, totalTracks: 1
[03/15 10:51:08  24477s] #spOpts: N=65 
[03/15 10:51:08  24477s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3030.5M
[03/15 10:51:08  24477s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3030.5M
[03/15 10:51:08  24477s] Core basic site is core
[03/15 10:51:08  24477s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 10:51:08  24477s] SiteArray: use 4,620,288 bytes
[03/15 10:51:08  24477s] SiteArray: current memory after site array memory allocation 3034.9M
[03/15 10:51:08  24477s] SiteArray: FP blocked sites are writable
[03/15 10:51:08  24477s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 10:51:08  24477s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3034.9M
[03/15 10:51:09  24478s] Process 852795 wires and vias for routing blockage and capacity analysis
[03/15 10:51:09  24478s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.350, REAL:0.354, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.490, REAL:0.480, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.520, REAL:0.505, MEM:3034.9M
[03/15 10:51:09  24478s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=3034.9MB).
[03/15 10:51:09  24478s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.650, REAL:0.642, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3034.9M
[03/15 10:51:09  24478s]   Signal wire search tree: 58038 elements. (cpu=0:00:00.0, mem=0.0M)
[03/15 10:51:09  24478s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.030, REAL:0.034, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3034.9M
[03/15 10:51:09  24478s] AddFiller init all instances time CPU:0.010, REAL:0.007
[03/15 10:51:09  24478s] AddFiller main function time CPU:0.111, REAL:0.113
[03/15 10:51:09  24478s] Filler instance commit time CPU:0.038, REAL:0.038
[03/15 10:51:09  24478s] *INFO: Adding fillers to top-module.
[03/15 10:51:09  24478s] *INFO:   Added 3876 filler insts (cell DCAP64 / prefix FILLER).
[03/15 10:51:09  24478s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.130, REAL:0.123, MEM:3034.9M
[03/15 10:51:09  24478s] *INFO: Total 3876 filler insts added - prefix FILLER (CPU: 0:00:01.0).
[03/15 10:51:09  24478s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.130, REAL:0.125, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3034.9M
[03/15 10:51:09  24478s] For 3876 new insts, 3876 new pwr-pin connections were made to global net 'VDD'.
[03/15 10:51:09  24478s] 3876 new gnd-pin connections were made to global net 'VSS'.
[03/15 10:51:09  24478s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/15 10:51:09  24478s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.008, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.140, REAL:0.136, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.140, REAL:0.137, MEM:3034.9M
[03/15 10:51:09  24478s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[03/15 10:51:09  24478s] *INFO: Second pass addFiller without DRC checking.
[03/15 10:51:09  24478s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3034.9M
[03/15 10:51:09  24478s] AddFiller init all instances time CPU:0.010, REAL:0.006
[03/15 10:51:09  24478s] AddFiller main function time CPU:0.037, REAL:0.038
[03/15 10:51:09  24478s] Filler instance commit time CPU:0.000, REAL:0.000
[03/15 10:51:09  24478s] *INFO: Adding fillers to top-module.
[03/15 10:51:09  24478s] *INFO:   Added 2 filler insts (cell DCAP64 / prefix FILLER_incr).
[03/15 10:51:09  24478s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.050, REAL:0.048, MEM:3034.9M
[03/15 10:51:09  24478s] *INFO: Total 2 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[03/15 10:51:09  24478s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.050, REAL:0.050, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3034.9M
[03/15 10:51:09  24478s] For 2 new insts, 2 new pwr-pin connections were made to global net 'VDD'.
[03/15 10:51:09  24478s] 2 new gnd-pin connections were made to global net 'VSS'.
[03/15 10:51:09  24478s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/15 10:51:09  24478s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.003, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.050, REAL:0.057, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.050, REAL:0.057, MEM:3034.9M
[03/15 10:51:09  24478s] Pre-route DRC Violation:	2
[03/15 10:51:09  24478s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3034.9M
[03/15 10:51:09  24478s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.020, REAL:0.022, MEM:3030.5M
[03/15 10:51:09  24478s] All LLGs are deleted
[03/15 10:51:09  24478s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3030.5M
[03/15 10:51:09  24478s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3030.5M
[03/15 10:51:09  24478s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.180, REAL:0.185, MEM:3030.5M
[03/15 10:51:09  24478s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1.220, REAL:1.228, MEM:3030.5M
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/15 10:51:24  24481s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/15 10:51:24  24481s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/15 10:51:24  24481s] <CMD> routeDesign
[03/15 10:51:24  24481s] #% Begin routeDesign (date=03/15 10:51:24, mem=2611.6M)
[03/15 10:51:24  24481s] ### Time Record (routeDesign) is installed.
[03/15 10:51:24  24481s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2611.63 (MB), peak = 2881.66 (MB)
[03/15 10:51:24  24481s] #Cmax has no qx tech file defined
[03/15 10:51:24  24481s] #No active RC corner or QRC tech file is missing.
[03/15 10:51:24  24481s] #**INFO: setDesignMode -flowEffort standard
[03/15 10:51:24  24481s] #**INFO: multi-cut via swapping will be performed after routing.
[03/15 10:51:24  24481s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/15 10:51:24  24481s] OPERPROF: Starting checkPlace at level 1, MEM:3030.5M
[03/15 10:51:24  24481s] z: 2, totalTracks: 1
[03/15 10:51:24  24481s] z: 4, totalTracks: 1
[03/15 10:51:24  24481s] z: 6, totalTracks: 1
[03/15 10:51:24  24481s] z: 8, totalTracks: 1
[03/15 10:51:24  24481s] #spOpts: N=65 
[03/15 10:51:24  24481s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3030.5M
[03/15 10:51:24  24481s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3030.5M
[03/15 10:51:24  24481s] Core basic site is core
[03/15 10:51:24  24481s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 10:51:24  24481s] SiteArray: use 4,620,288 bytes
[03/15 10:51:24  24481s] SiteArray: current memory after site array memory allocation 3034.9M
[03/15 10:51:24  24481s] SiteArray: FP blocked sites are writable
[03/15 10:51:24  24481s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:3034.9M
[03/15 10:51:24  24481s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:3034.9M
[03/15 10:51:24  24481s] Begin checking placement ... (start mem=3030.5M, init mem=3034.9M)
[03/15 10:51:24  24481s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3034.9M
[03/15 10:51:24  24481s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.005, MEM:3034.9M
[03/15 10:51:24  24481s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3034.9M
[03/15 10:51:24  24481s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.004, MEM:3034.9M
[03/15 10:51:24  24481s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3034.9M
[03/15 10:51:24  24481s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.200, REAL:0.201, MEM:3034.9M
[03/15 10:51:24  24481s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3034.9M
[03/15 10:51:24  24481s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.032, MEM:3034.9M
[03/15 10:51:25  24481s] *info: Placed = 58953          (Fixed = 96)
[03/15 10:51:25  24481s] *info: Unplaced = 0           
[03/15 10:51:25  24481s] Placement Density:89.24%(349500/391624)
[03/15 10:51:25  24481s] Placement Density (including fixed std cells):89.24%(349500/391624)
[03/15 10:51:25  24481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3034.9M
[03/15 10:51:25  24482s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.022, MEM:3030.5M
[03/15 10:51:25  24482s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=3030.5M)
[03/15 10:51:25  24482s] OPERPROF: Finished checkPlace at level 1, CPU:0.450, REAL:0.445, MEM:3030.5M
[03/15 10:51:25  24482s] 
[03/15 10:51:25  24482s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/15 10:51:25  24482s] *** Changed status on (111) nets in Clock.
[03/15 10:51:25  24482s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3030.5M) ***
[03/15 10:51:25  24482s] #Start route 251 clock and analog nets...
[03/15 10:51:25  24482s] % Begin globalDetailRoute (date=03/15 10:51:25, mem=2610.3M)
[03/15 10:51:25  24482s] 
[03/15 10:51:25  24482s] globalDetailRoute
[03/15 10:51:25  24482s] 
[03/15 10:51:25  24482s] #setNanoRouteMode -drouteAutoStop true
[03/15 10:51:25  24482s] #setNanoRouteMode -drouteEndIteration 5
[03/15 10:51:25  24482s] #setNanoRouteMode -drouteFixAntenna true
[03/15 10:51:25  24482s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 10:51:25  24482s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 10:51:25  24482s] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 10:51:25  24482s] #setNanoRouteMode -routeWithEco true
[03/15 10:51:25  24482s] #setNanoRouteMode -routeWithSiDriven true
[03/15 10:51:25  24482s] #setNanoRouteMode -routeWithTimingDriven true
[03/15 10:51:25  24482s] ### Time Record (globalDetailRoute) is installed.
[03/15 10:51:25  24482s] #Start globalDetailRoute on Tue Mar 15 10:51:25 2022
[03/15 10:51:25  24482s] #
[03/15 10:51:25  24482s] ### Time Record (Pre Callback) is installed.
[03/15 10:51:25  24482s] ### Time Record (Pre Callback) is uninstalled.
[03/15 10:51:25  24482s] ### Time Record (DB Import) is installed.
[03/15 10:51:25  24482s] ### Time Record (Timing Data Generation) is installed.
[03/15 10:51:25  24482s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 10:51:25  24482s] LayerId::1 widthSet size::4
[03/15 10:51:25  24482s] LayerId::2 widthSet size::4
[03/15 10:51:25  24482s] LayerId::3 widthSet size::4
[03/15 10:51:25  24482s] LayerId::4 widthSet size::4
[03/15 10:51:25  24482s] LayerId::5 widthSet size::4
[03/15 10:51:25  24482s] LayerId::6 widthSet size::4
[03/15 10:51:25  24482s] LayerId::7 widthSet size::4
[03/15 10:51:25  24482s] LayerId::8 widthSet size::4
[03/15 10:51:25  24482s] Skipped RC grid update for preRoute extraction.
[03/15 10:51:25  24482s] Initializing multi-corner capacitance tables ... 
[03/15 10:51:25  24482s] Initializing multi-corner resistance tables ...
[03/15 10:51:25  24482s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298658 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.841300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 10:51:25  24482s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/15 10:51:26  24483s] ### Net info: total nets: 58965
[03/15 10:51:26  24483s] ### Net info: dirty nets: 2142
[03/15 10:51:26  24483s] ### Net info: marked as disconnected nets: 0
[03/15 10:51:26  24483s] #num needed restored net=58714
[03/15 10:51:26  24483s] #need_extraction net=58714 (total=58965)
[03/15 10:51:26  24483s] ### Net info: fully routed nets: 111
[03/15 10:51:26  24483s] ### Net info: trivial (< 2 pins) nets: 209
[03/15 10:51:26  24483s] ### Net info: unrouted nets: 58645
[03/15 10:51:26  24483s] ### Net info: re-extraction nets: 0
[03/15 10:51:26  24483s] ### Net info: ignored nets: 0
[03/15 10:51:26  24483s] ### Net info: skip routing nets: 58714
[03/15 10:51:27  24484s] ### Time Record (DB Import) is uninstalled.
[03/15 10:51:27  24484s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 10:51:27  24484s] #RTESIG:78da8dd13d4fc3400c0660667e8575ed10a4b6d8f7115fd64aac802a60ad52714d23a589
[03/15 10:51:27  24484s] #       747719f8f704c418e27af523bfafe4d5fae3e9008aaa1df13621f391e0f9a091c8e01635
[03/15 10:51:27  24484s] #       f22355c769f5be57f7abf5cbeb1b5105ea5c7729282872887d1dbf3630a61021859cdbbe
[03/15 10:51:27  24484s] #       79f883c6428e6380e2340cdd2cd11ac141d1f6393421ce12e33de03271ba9482bc43f8ed
[03/15 10:51:27  24484s] #       bc60889064648c03b23b873f03c5b91beafc8f7495548b0c5b39d26a9691b308ead23697
[03/15 10:51:27  24484s] #       e92b29c76933ef3c6ab1954727077a2250d7f0d98e5729b2747224db1b4c79432de68543
[03/15 10:51:27  24484s] #       77dff68ae3e9
[03/15 10:51:27  24484s] #
[03/15 10:51:27  24484s] #Skip comparing routing design signature in db-snapshot flow
[03/15 10:51:27  24484s] #RTESIG:78da8dd14d4bc340100660cffd15c3b68708b6ceec4766732d785529eab544dca6813481
[03/15 10:51:27  24484s] #       ddcdc17f6f14c14bcc74aef330ef0bb3debc3d1c4051b523de26643e123c1e341219dca2
[03/15 10:51:27  24484s] #       46bea7ea38ad5ef76ab5de3c3dbf1055a04e759782822287d8d7f1f30ec61422a49073db
[03/15 10:51:27  24484s] #       37b7bfd058c8710c50bc0f43374bb4467050b47d0e4d88b3c4780fb84c9c2ea520ef107e
[03/15 10:51:27  24484s] #       3a2f1822241919e380eccee1f74071ea863aff235d25d522c3568eb49a65e42c823ab7cd
[03/15 10:51:27  24484s] #       79fa4aca71daccbbd2dabff72d418f5aacefd1c9cd3c11a84bf868c78b14593a3992ed15
[03/15 10:51:27  24484s] #       a6bca216f3c2a19b2f63d5f09c
[03/15 10:51:27  24484s] #
[03/15 10:51:27  24484s] ### Time Record (Global Routing) is installed.
[03/15 10:51:27  24484s] ### Time Record (Global Routing) is uninstalled.
[03/15 10:51:27  24484s] ### Time Record (Data Preparation) is installed.
[03/15 10:51:27  24484s] #Start routing data preparation on Tue Mar 15 10:51:27 2022
[03/15 10:51:27  24484s] #
[03/15 10:51:27  24484s] #Minimum voltage of a net in the design = 0.000.
[03/15 10:51:27  24484s] #Maximum voltage of a net in the design = 1.100.
[03/15 10:51:27  24484s] #Voltage range [0.000 - 1.100] has 58963 nets.
[03/15 10:51:27  24484s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 10:51:27  24484s] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 10:51:27  24484s] ### Time Record (Cell Pin Access) is installed.
[03/15 10:51:27  24484s] #Initial pin access analysis.
[03/15 10:51:34  24490s] #Detail pin access analysis.
[03/15 10:51:34  24491s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 10:51:35  24492s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 10:51:35  24492s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:51:35  24492s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:51:35  24492s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:51:35  24492s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:51:35  24492s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:51:35  24492s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 10:51:35  24492s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 10:51:35  24492s] #Regenerating Ggrids automatically.
[03/15 10:51:35  24492s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 10:51:35  24492s] #Using automatically generated G-grids.
[03/15 10:51:36  24493s] #Done routing data preparation.
[03/15 10:51:36  24493s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2655.99 (MB), peak = 2881.66 (MB)
[03/15 10:51:36  24493s] ### Time Record (Data Preparation) is uninstalled.
[03/15 10:51:36  24493s] ### Time Record (Special Wire Merging) is installed.
[03/15 10:51:36  24493s] #Merging special wires: starts on Tue Mar 15 10:51:36 2022 with memory = 2656.65 (MB), peak = 2881.66 (MB)
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:36  24493s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] #Finished routing data preparation on Tue Mar 15 10:51:36 2022
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] #Cpu time = 00:00:09
[03/15 10:51:36  24493s] #Elapsed time = 00:00:09
[03/15 10:51:36  24493s] #Increased memory = 15.10 (MB)
[03/15 10:51:36  24493s] #Total memory = 2656.66 (MB)
[03/15 10:51:36  24493s] #Peak memory = 2881.66 (MB)
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] ### Time Record (Global Routing) is installed.
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] #Start global routing on Tue Mar 15 10:51:36 2022
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] #Start global routing initialization on Tue Mar 15 10:51:36 2022
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] #Number of eco nets is 91
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] #Start global routing data preparation on Tue Mar 15 10:51:36 2022
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 15 10:51:36 2022 with memory = 2657.15 (MB), peak = 2881.66 (MB)
[03/15 10:51:36  24493s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:36  24493s] #Start routing resource analysis on Tue Mar 15 10:51:36 2022
[03/15 10:51:36  24493s] #
[03/15 10:51:36  24493s] ### init_is_bin_blocked starts on Tue Mar 15 10:51:36 2022 with memory = 2657.15 (MB), peak = 2881.66 (MB)
[03/15 10:51:36  24493s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:36  24493s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 15 10:51:36 2022 with memory = 2665.57 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### adjust_flow_cap starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### adjust_partial_route_blockage starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### set_via_blocked starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### copy_flow starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] #Routing resource analysis is done on Tue Mar 15 10:51:37 2022
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] ### report_flow_cap starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] #  Resource Analysis:
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 10:51:37  24494s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 10:51:37  24494s] #  --------------------------------------------------------------
[03/15 10:51:37  24494s] #  M1             H        3142          80       46440    91.05%
[03/15 10:51:37  24494s] #  M2             V        3151          84       46440     0.48%
[03/15 10:51:37  24494s] #  M3             H        3222           0       46440     0.07%
[03/15 10:51:37  24494s] #  M4             V        2925         310       46440     0.93%
[03/15 10:51:37  24494s] #  M5             H        3222           0       46440     0.00%
[03/15 10:51:37  24494s] #  M6             V        3235           0       46440     0.00%
[03/15 10:51:37  24494s] #  M7             H         806           0       46440     0.00%
[03/15 10:51:37  24494s] #  M8             V         809           0       46440     0.00%
[03/15 10:51:37  24494s] #  --------------------------------------------------------------
[03/15 10:51:37  24494s] #  Total                  20513       1.83%      371520    11.57%
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] #  251 nets (0.43%) with 1 preferred extra spacing.
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### analyze_m2_tracks starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### report_initial_resource starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### mark_pg_pins_accessibility starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### set_net_region starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] #Global routing data preparation is done on Tue Mar 15 10:51:37 2022
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] ### prepare_level starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init level 1 starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### Level 1 hgrid = 216 X 215
[03/15 10:51:37  24494s] ### init level 2 starts on Tue Mar 15 10:51:37 2022 with memory = 2665.88 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### Level 2 hgrid = 54 X 54
[03/15 10:51:37  24494s] ### init level 3 starts on Tue Mar 15 10:51:37 2022 with memory = 2667.11 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### Level 3 hgrid = 14 X 14  (large_net only)
[03/15 10:51:37  24494s] ### prepare_level_flow starts on Tue Mar 15 10:51:37 2022 with memory = 2667.40 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init_flow_edge starts on Tue Mar 15 10:51:37 2022 with memory = 2667.40 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### init_flow_edge starts on Tue Mar 15 10:51:37 2022 with memory = 2668.16 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### init_flow_edge starts on Tue Mar 15 10:51:37 2022 with memory = 2668.16 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] #Global routing initialization is done on Tue Mar 15 10:51:37 2022
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2668.16 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] #
[03/15 10:51:37  24494s] ### routing large nets 
[03/15 10:51:37  24494s] #start global routing iteration 1...
[03/15 10:51:37  24494s] ### init_flow_edge starts on Tue Mar 15 10:51:37 2022 with memory = 2668.18 (MB), peak = 2881.66 (MB)
[03/15 10:51:37  24494s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:51:37  24494s] ### routing at level 3 (topmost level) iter 0
[03/15 10:51:38  24494s] ### routing at level 2 iter 0 for 0 hboxes
[03/15 10:51:38  24495s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 10:51:39  24496s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2739.06 (MB), peak = 2881.66 (MB)
[03/15 10:51:39  24496s] #
[03/15 10:51:39  24496s] #start global routing iteration 2...
[03/15 10:51:39  24496s] ### init_flow_edge starts on Tue Mar 15 10:51:39 2022 with memory = 2739.06 (MB), peak = 2881.66 (MB)
[03/15 10:51:39  24496s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:39  24496s] ### cal_flow starts on Tue Mar 15 10:51:39 2022 with memory = 2739.06 (MB), peak = 2881.66 (MB)
[03/15 10:51:39  24496s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:39  24496s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 10:51:40  24497s] ### measure_qor starts on Tue Mar 15 10:51:40 2022 with memory = 2741.76 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion starts on Tue Mar 15 10:51:40 2022 with memory = 2741.76 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2741.76 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] #
[03/15 10:51:40  24497s] #start global routing iteration 3...
[03/15 10:51:40  24497s] ### init_flow_edge starts on Tue Mar 15 10:51:40 2022 with memory = 2741.76 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### cal_flow starts on Tue Mar 15 10:51:40 2022 with memory = 2741.76 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### routing at level 2 (topmost level) iter 0
[03/15 10:51:40  24497s] ### measure_qor starts on Tue Mar 15 10:51:40 2022 with memory = 2741.96 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion starts on Tue Mar 15 10:51:40 2022 with memory = 2741.96 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### routing at level 2 (topmost level) iter 1
[03/15 10:51:40  24497s] ### measure_qor starts on Tue Mar 15 10:51:40 2022 with memory = 2742.11 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion starts on Tue Mar 15 10:51:40 2022 with memory = 2742.11 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2742.11 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] #
[03/15 10:51:40  24497s] #start global routing iteration 4...
[03/15 10:51:40  24497s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 10:51:40  24497s] ### measure_qor starts on Tue Mar 15 10:51:40 2022 with memory = 2743.31 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion starts on Tue Mar 15 10:51:40 2022 with memory = 2743.31 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### measure_congestion starts on Tue Mar 15 10:51:40 2022 with memory = 2743.31 (MB), peak = 2881.66 (MB)
[03/15 10:51:40  24497s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:40  24497s] ### routing at level 1 iter 1 for 0 hboxes
[03/15 10:51:41  24498s] ### measure_qor starts on Tue Mar 15 10:51:41 2022 with memory = 2743.36 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### measure_congestion starts on Tue Mar 15 10:51:41 2022 with memory = 2743.36 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2743.36 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] ### route_end starts on Tue Mar 15 10:51:41 2022 with memory = 2743.36 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
[03/15 10:51:41  24498s] #Total number of nets with skipped attribute = 58505 (skipped).
[03/15 10:51:41  24498s] #Total number of routable nets = 251.
[03/15 10:51:41  24498s] #Total number of nets in the design = 58965.
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #231 routable nets have only global wires.
[03/15 10:51:41  24498s] #20 routable nets have only detail routed wires.
[03/15 10:51:41  24498s] #58505 skipped nets have only detail routed wires.
[03/15 10:51:41  24498s] #231 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 10:51:41  24498s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #Routed net constraints summary:
[03/15 10:51:41  24498s] #------------------------------------------------
[03/15 10:51:41  24498s] #        Rules   Pref Extra Space   Unconstrained  
[03/15 10:51:41  24498s] #------------------------------------------------
[03/15 10:51:41  24498s] #      Default                231               0  
[03/15 10:51:41  24498s] #------------------------------------------------
[03/15 10:51:41  24498s] #        Total                231               0  
[03/15 10:51:41  24498s] #------------------------------------------------
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #Routing constraints summary of the whole design:
[03/15 10:51:41  24498s] #-------------------------------------------------------------------------------
[03/15 10:51:41  24498s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 10:51:41  24498s] #-------------------------------------------------------------------------------
[03/15 10:51:41  24498s] #      Default                251           90                61           58415  
[03/15 10:51:41  24498s] #-------------------------------------------------------------------------------
[03/15 10:51:41  24498s] #        Total                251           90                61           58415  
[03/15 10:51:41  24498s] #-------------------------------------------------------------------------------
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] ### cal_base_flow starts on Tue Mar 15 10:51:41 2022 with memory = 2743.38 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### init_flow_edge starts on Tue Mar 15 10:51:41 2022 with memory = 2743.38 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### cal_flow starts on Tue Mar 15 10:51:41 2022 with memory = 2743.38 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### report_overcon starts on Tue Mar 15 10:51:41 2022 with memory = 2743.38 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #                 OverCon          
[03/15 10:51:41  24498s] #                  #Gcell    %Gcell
[03/15 10:51:41  24498s] #     Layer           (1)   OverCon  Flow/Cap
[03/15 10:51:41  24498s] #  ----------------------------------------------
[03/15 10:51:41  24498s] #  M1            0(0.00%)   (0.00%)     0.65  
[03/15 10:51:41  24498s] #  M2            0(0.00%)   (0.00%)     0.01  
[03/15 10:51:41  24498s] #  M3            0(0.00%)   (0.00%)     0.01  
[03/15 10:51:41  24498s] #  M4            6(0.01%)   (0.01%)     0.00  
[03/15 10:51:41  24498s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/15 10:51:41  24498s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/15 10:51:41  24498s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/15 10:51:41  24498s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/15 10:51:41  24498s] #  ----------------------------------------------
[03/15 10:51:41  24498s] #     Total      6(0.00%)   (0.00%)
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 10:51:41  24498s] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### cal_base_flow starts on Tue Mar 15 10:51:41 2022 with memory = 2743.38 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### init_flow_edge starts on Tue Mar 15 10:51:41 2022 with memory = 2743.38 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### cal_flow starts on Tue Mar 15 10:51:41 2022 with memory = 2743.38 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### export_cong_map starts on Tue Mar 15 10:51:41 2022 with memory = 2743.38 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### PDZT_Export::export_cong_map starts on Tue Mar 15 10:51:41 2022 with memory = 2744.17 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### import_cong_map starts on Tue Mar 15 10:51:41 2022 with memory = 2744.17 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### update starts on Tue Mar 15 10:51:41 2022 with memory = 2744.17 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] #Complete Global Routing.
[03/15 10:51:41  24498s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 10:51:41  24498s] #Total wire length = 40610 um.
[03/15 10:51:41  24498s] #Total half perimeter of net bounding box = 14085 um.
[03/15 10:51:41  24498s] #Total wire length on LAYER M1 = 0 um.
[03/15 10:51:41  24498s] #Total wire length on LAYER M2 = 444 um.
[03/15 10:51:41  24498s] #Total wire length on LAYER M3 = 21192 um.
[03/15 10:51:41  24498s] #Total wire length on LAYER M4 = 17819 um.
[03/15 10:51:41  24498s] #Total wire length on LAYER M5 = 879 um.
[03/15 10:51:41  24498s] #Total wire length on LAYER M6 = 276 um.
[03/15 10:51:41  24498s] #Total wire length on LAYER M7 = 0 um.
[03/15 10:51:41  24498s] #Total wire length on LAYER M8 = 0 um.
[03/15 10:51:41  24498s] #Total number of vias = 26442
[03/15 10:51:41  24498s] #Total number of multi-cut vias = 84 (  0.3%)
[03/15 10:51:41  24498s] #Total number of single cut vias = 26358 ( 99.7%)
[03/15 10:51:41  24498s] #Up-Via Summary (total 26442):
[03/15 10:51:41  24498s] #                   single-cut          multi-cut      Total
[03/15 10:51:41  24498s] #-----------------------------------------------------------
[03/15 10:51:41  24498s] # M1              9033 ( 99.1%)        84 (  0.9%)       9117
[03/15 10:51:41  24498s] # M2              8558 (100.0%)         0 (  0.0%)       8558
[03/15 10:51:41  24498s] # M3              8504 (100.0%)         0 (  0.0%)       8504
[03/15 10:51:41  24498s] # M4               205 (100.0%)         0 (  0.0%)        205
[03/15 10:51:41  24498s] # M5                58 (100.0%)         0 (  0.0%)         58
[03/15 10:51:41  24498s] #-----------------------------------------------------------
[03/15 10:51:41  24498s] #                26358 ( 99.7%)        84 (  0.3%)      26442 
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #Total number of involved priority nets 231
[03/15 10:51:41  24498s] #Maximum src to sink distance for priority net 264.2
[03/15 10:51:41  24498s] #Average of max src_to_sink distance for priority net 43.3
[03/15 10:51:41  24498s] #Average of ave src_to_sink distance for priority net 25.9
[03/15 10:51:41  24498s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### report_overcon starts on Tue Mar 15 10:51:41 2022 with memory = 2744.59 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### report_overcon starts on Tue Mar 15 10:51:41 2022 with memory = 2744.59 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] #Max overcon = 1 tracks.
[03/15 10:51:41  24498s] #Total overcon = 0.00%.
[03/15 10:51:41  24498s] #Worst layer Gcell overcon rate = 0.01%.
[03/15 10:51:41  24498s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #Global routing statistics:
[03/15 10:51:41  24498s] #Cpu time = 00:00:05
[03/15 10:51:41  24498s] #Elapsed time = 00:00:05
[03/15 10:51:41  24498s] #Increased memory = 87.93 (MB)
[03/15 10:51:41  24498s] #Total memory = 2744.59 (MB)
[03/15 10:51:41  24498s] #Peak memory = 2881.66 (MB)
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #Finished global routing on Tue Mar 15 10:51:41 2022
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] #
[03/15 10:51:41  24498s] ### Time Record (Global Routing) is uninstalled.
[03/15 10:51:41  24498s] ### Time Record (Track Assignment) is installed.
[03/15 10:51:41  24498s] ### Time Record (Track Assignment) is uninstalled.
[03/15 10:51:41  24498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2682.77 (MB), peak = 2881.66 (MB)
[03/15 10:51:41  24498s] ### Time Record (Track Assignment) is installed.
[03/15 10:51:41  24498s] #Start Track Assignment.
[03/15 10:51:42  24499s] #Done with 1647 horizontal wires in 2 hboxes and 350 vertical wires in 2 hboxes.
[03/15 10:51:43  24499s] #Done with 8 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/15 10:51:43  24500s] #Complete Track Assignment.
[03/15 10:51:43  24500s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 10:51:43  24500s] #Total wire length = 45174 um.
[03/15 10:51:43  24500s] #Total half perimeter of net bounding box = 14085 um.
[03/15 10:51:43  24500s] #Total wire length on LAYER M1 = 1054 um.
[03/15 10:51:43  24500s] #Total wire length on LAYER M2 = 482 um.
[03/15 10:51:43  24500s] #Total wire length on LAYER M3 = 24311 um.
[03/15 10:51:43  24500s] #Total wire length on LAYER M4 = 18173 um.
[03/15 10:51:43  24500s] #Total wire length on LAYER M5 = 879 um.
[03/15 10:51:43  24500s] #Total wire length on LAYER M6 = 276 um.
[03/15 10:51:43  24500s] #Total wire length on LAYER M7 = 0 um.
[03/15 10:51:43  24500s] #Total wire length on LAYER M8 = 0 um.
[03/15 10:51:43  24500s] #Total number of vias = 26442
[03/15 10:51:43  24500s] #Total number of multi-cut vias = 84 (  0.3%)
[03/15 10:51:43  24500s] #Total number of single cut vias = 26358 ( 99.7%)
[03/15 10:51:43  24500s] #Up-Via Summary (total 26442):
[03/15 10:51:43  24500s] #                   single-cut          multi-cut      Total
[03/15 10:51:43  24500s] #-----------------------------------------------------------
[03/15 10:51:43  24500s] # M1              9033 ( 99.1%)        84 (  0.9%)       9117
[03/15 10:51:43  24500s] # M2              8558 (100.0%)         0 (  0.0%)       8558
[03/15 10:51:43  24500s] # M3              8504 (100.0%)         0 (  0.0%)       8504
[03/15 10:51:43  24500s] # M4               205 (100.0%)         0 (  0.0%)        205
[03/15 10:51:43  24500s] # M5                58 (100.0%)         0 (  0.0%)         58
[03/15 10:51:43  24500s] #-----------------------------------------------------------
[03/15 10:51:43  24500s] #                26358 ( 99.7%)        84 (  0.3%)      26442 
[03/15 10:51:43  24500s] #
[03/15 10:51:43  24500s] ### Time Record (Track Assignment) is uninstalled.
[03/15 10:51:43  24500s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2694.19 (MB), peak = 2881.66 (MB)
[03/15 10:51:43  24500s] #
[03/15 10:51:43  24500s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 10:51:43  24500s] #Cpu time = 00:00:16
[03/15 10:51:43  24500s] #Elapsed time = 00:00:16
[03/15 10:51:43  24500s] #Increased memory = 52.72 (MB)
[03/15 10:51:43  24500s] #Total memory = 2694.27 (MB)
[03/15 10:51:43  24500s] #Peak memory = 2881.66 (MB)
[03/15 10:51:43  24500s] ### Time Record (Detail Routing) is installed.
[03/15 10:51:43  24500s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 10:51:44  24501s] #
[03/15 10:51:44  24501s] #Start Detail Routing..
[03/15 10:51:44  24501s] #start initial detail routing ...
[03/15 10:51:44  24501s] ### Design has 30 dirty nets, 77804 dirty-areas)
[03/15 10:52:52  24569s] # ECO: 13.3% of the total area was rechecked for DRC, and 39.5% required routing.
[03/15 10:52:52  24569s] #   number of violations = 1
[03/15 10:52:52  24569s] #
[03/15 10:52:52  24569s] #    By Layer and Type :
[03/15 10:52:52  24569s] #	         MetSpc   Totals
[03/15 10:52:52  24569s] #	M1            1        1
[03/15 10:52:52  24569s] #	Totals        1        1
[03/15 10:52:52  24569s] #58857 out of 58953 instances (99.8%) need to be verified(marked ipoed), dirty area = 98.9%.
[03/15 10:53:04  24581s] #   number of violations = 1
[03/15 10:53:04  24581s] #
[03/15 10:53:04  24581s] #    By Layer and Type :
[03/15 10:53:04  24581s] #	         MetSpc   Totals
[03/15 10:53:04  24581s] #	M1            1        1
[03/15 10:53:04  24581s] #	Totals        1        1
[03/15 10:53:04  24581s] #cpu time = 00:01:20, elapsed time = 00:01:20, memory = 2712.17 (MB), peak = 2881.66 (MB)
[03/15 10:53:05  24582s] #start 1st optimization iteration ...
[03/15 10:53:05  24582s] #   number of violations = 0
[03/15 10:53:05  24582s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2720.39 (MB), peak = 2881.66 (MB)
[03/15 10:53:05  24582s] #Complete Detail Routing.
[03/15 10:53:05  24582s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 10:53:05  24582s] #Total wire length = 41259 um.
[03/15 10:53:05  24582s] #Total half perimeter of net bounding box = 14085 um.
[03/15 10:53:05  24582s] #Total wire length on LAYER M1 = 78 um.
[03/15 10:53:05  24582s] #Total wire length on LAYER M2 = 6968 um.
[03/15 10:53:05  24582s] #Total wire length on LAYER M3 = 19212 um.
[03/15 10:53:05  24582s] #Total wire length on LAYER M4 = 14434 um.
[03/15 10:53:05  24582s] #Total wire length on LAYER M5 = 480 um.
[03/15 10:53:05  24582s] #Total wire length on LAYER M6 = 88 um.
[03/15 10:53:05  24582s] #Total wire length on LAYER M7 = 0 um.
[03/15 10:53:05  24582s] #Total wire length on LAYER M8 = 0 um.
[03/15 10:53:05  24582s] #Total number of vias = 23451
[03/15 10:53:05  24582s] #Total number of multi-cut vias = 152 (  0.6%)
[03/15 10:53:05  24582s] #Total number of single cut vias = 23299 ( 99.4%)
[03/15 10:53:05  24582s] #Up-Via Summary (total 23451):
[03/15 10:53:05  24582s] #                   single-cut          multi-cut      Total
[03/15 10:53:05  24582s] #-----------------------------------------------------------
[03/15 10:53:05  24582s] # M1              9370 ( 98.4%)       152 (  1.6%)       9522
[03/15 10:53:05  24582s] # M2              7912 (100.0%)         0 (  0.0%)       7912
[03/15 10:53:05  24582s] # M3              5909 (100.0%)         0 (  0.0%)       5909
[03/15 10:53:05  24582s] # M4                92 (100.0%)         0 (  0.0%)         92
[03/15 10:53:05  24582s] # M5                16 (100.0%)         0 (  0.0%)         16
[03/15 10:53:05  24582s] #-----------------------------------------------------------
[03/15 10:53:05  24582s] #                23299 ( 99.4%)       152 (  0.6%)      23451 
[03/15 10:53:05  24582s] #
[03/15 10:53:05  24582s] #Total number of DRC violations = 0
[03/15 10:53:05  24582s] ### Time Record (Detail Routing) is uninstalled.
[03/15 10:53:05  24582s] #Cpu time = 00:01:22
[03/15 10:53:05  24582s] #Elapsed time = 00:01:22
[03/15 10:53:05  24582s] #Increased memory = -16.49 (MB)
[03/15 10:53:05  24582s] #Total memory = 2677.79 (MB)
[03/15 10:53:05  24582s] #Peak memory = 2881.66 (MB)
[03/15 10:53:05  24582s] ### Time Record (Antenna Fixing) is installed.
[03/15 10:53:05  24582s] #
[03/15 10:53:05  24582s] #start routing for process antenna violation fix ...
[03/15 10:53:05  24582s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 10:53:06  24583s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2679.33 (MB), peak = 2881.66 (MB)
[03/15 10:53:06  24583s] #
[03/15 10:53:06  24583s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 10:53:06  24583s] #Total wire length = 41259 um.
[03/15 10:53:06  24583s] #Total half perimeter of net bounding box = 14085 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M1 = 78 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M2 = 6968 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M3 = 19212 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M4 = 14434 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M5 = 480 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M6 = 88 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M7 = 0 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M8 = 0 um.
[03/15 10:53:06  24583s] #Total number of vias = 23451
[03/15 10:53:06  24583s] #Total number of multi-cut vias = 152 (  0.6%)
[03/15 10:53:06  24583s] #Total number of single cut vias = 23299 ( 99.4%)
[03/15 10:53:06  24583s] #Up-Via Summary (total 23451):
[03/15 10:53:06  24583s] #                   single-cut          multi-cut      Total
[03/15 10:53:06  24583s] #-----------------------------------------------------------
[03/15 10:53:06  24583s] # M1              9370 ( 98.4%)       152 (  1.6%)       9522
[03/15 10:53:06  24583s] # M2              7912 (100.0%)         0 (  0.0%)       7912
[03/15 10:53:06  24583s] # M3              5909 (100.0%)         0 (  0.0%)       5909
[03/15 10:53:06  24583s] # M4                92 (100.0%)         0 (  0.0%)         92
[03/15 10:53:06  24583s] # M5                16 (100.0%)         0 (  0.0%)         16
[03/15 10:53:06  24583s] #-----------------------------------------------------------
[03/15 10:53:06  24583s] #                23299 ( 99.4%)       152 (  0.6%)      23451 
[03/15 10:53:06  24583s] #
[03/15 10:53:06  24583s] #Total number of DRC violations = 0
[03/15 10:53:06  24583s] #Total number of net violated process antenna rule = 0
[03/15 10:53:06  24583s] #
[03/15 10:53:06  24583s] #
[03/15 10:53:06  24583s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 10:53:06  24583s] #Total wire length = 41259 um.
[03/15 10:53:06  24583s] #Total half perimeter of net bounding box = 14085 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M1 = 78 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M2 = 6968 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M3 = 19212 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M4 = 14434 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M5 = 480 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M6 = 88 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M7 = 0 um.
[03/15 10:53:06  24583s] #Total wire length on LAYER M8 = 0 um.
[03/15 10:53:06  24583s] #Total number of vias = 23451
[03/15 10:53:06  24583s] #Total number of multi-cut vias = 152 (  0.6%)
[03/15 10:53:06  24583s] #Total number of single cut vias = 23299 ( 99.4%)
[03/15 10:53:06  24583s] #Up-Via Summary (total 23451):
[03/15 10:53:06  24583s] #                   single-cut          multi-cut      Total
[03/15 10:53:06  24583s] #-----------------------------------------------------------
[03/15 10:53:06  24583s] # M1              9370 ( 98.4%)       152 (  1.6%)       9522
[03/15 10:53:06  24583s] # M2              7912 (100.0%)         0 (  0.0%)       7912
[03/15 10:53:06  24583s] # M3              5909 (100.0%)         0 (  0.0%)       5909
[03/15 10:53:06  24583s] # M4                92 (100.0%)         0 (  0.0%)         92
[03/15 10:53:06  24583s] # M5                16 (100.0%)         0 (  0.0%)         16
[03/15 10:53:06  24583s] #-----------------------------------------------------------
[03/15 10:53:06  24583s] #                23299 ( 99.4%)       152 (  0.6%)      23451 
[03/15 10:53:06  24583s] #
[03/15 10:53:06  24583s] #Total number of DRC violations = 0
[03/15 10:53:06  24583s] #Total number of net violated process antenna rule = 0
[03/15 10:53:06  24583s] #
[03/15 10:53:06  24583s] ### Time Record (Antenna Fixing) is uninstalled.
[03/15 10:53:06  24583s] #detailRoute Statistics:
[03/15 10:53:06  24583s] #Cpu time = 00:01:24
[03/15 10:53:06  24583s] #Elapsed time = 00:01:23
[03/15 10:53:06  24583s] #Increased memory = -14.46 (MB)
[03/15 10:53:06  24583s] #Total memory = 2679.81 (MB)
[03/15 10:53:06  24583s] #Peak memory = 2881.66 (MB)
[03/15 10:53:06  24583s] #Skip updating routing design signature in db-snapshot flow
[03/15 10:53:06  24583s] ### Time Record (DB Export) is installed.
[03/15 10:53:07  24584s] ### Time Record (DB Export) is uninstalled.
[03/15 10:53:07  24584s] ### Time Record (Post Callback) is installed.
[03/15 10:53:07  24584s] ### Time Record (Post Callback) is uninstalled.
[03/15 10:53:07  24584s] #
[03/15 10:53:07  24584s] #globalDetailRoute statistics:
[03/15 10:53:07  24584s] #Cpu time = 00:01:43
[03/15 10:53:07  24584s] #Elapsed time = 00:01:43
[03/15 10:53:07  24584s] #Increased memory = 22.46 (MB)
[03/15 10:53:07  24584s] #Total memory = 2632.80 (MB)
[03/15 10:53:07  24584s] #Peak memory = 2881.66 (MB)
[03/15 10:53:07  24584s] #Number of warnings = 1
[03/15 10:53:07  24584s] #Total number of warnings = 7
[03/15 10:53:07  24584s] #Number of fails = 0
[03/15 10:53:07  24584s] #Total number of fails = 0
[03/15 10:53:07  24584s] #Complete globalDetailRoute on Tue Mar 15 10:53:07 2022
[03/15 10:53:07  24584s] #
[03/15 10:53:07  24584s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 10:53:07  24584s] % End globalDetailRoute (date=03/15 10:53:07, total cpu=0:01:43, real=0:01:42, peak res=2739.3M, current mem=2596.5M)
[03/15 10:53:07  24584s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/15 10:53:07  24584s] % Begin globalDetailRoute (date=03/15 10:53:07, mem=2596.5M)
[03/15 10:53:07  24584s] 
[03/15 10:53:07  24584s] globalDetailRoute
[03/15 10:53:07  24584s] 
[03/15 10:53:07  24584s] #setNanoRouteMode -drouteAutoStop true
[03/15 10:53:07  24584s] #setNanoRouteMode -drouteFixAntenna true
[03/15 10:53:07  24584s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/15 10:53:07  24584s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 10:53:07  24584s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 10:53:07  24584s] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 10:53:07  24584s] #setNanoRouteMode -routeWithSiDriven true
[03/15 10:53:07  24584s] #setNanoRouteMode -routeWithTimingDriven true
[03/15 10:53:07  24584s] ### Time Record (globalDetailRoute) is installed.
[03/15 10:53:07  24584s] #Start globalDetailRoute on Tue Mar 15 10:53:07 2022
[03/15 10:53:07  24584s] #
[03/15 10:53:07  24584s] ### Time Record (Pre Callback) is installed.
[03/15 10:53:07  24584s] Saved RC grid cleaned up.
[03/15 10:53:07  24584s] ### Time Record (Pre Callback) is uninstalled.
[03/15 10:53:07  24584s] ### Time Record (DB Import) is installed.
[03/15 10:53:07  24584s] ### Time Record (Timing Data Generation) is installed.
[03/15 10:53:07  24584s] #Generating timing data, please wait...
[03/15 10:53:07  24584s] #58756 total nets, 251 already routed, 251 will ignore in trialRoute
[03/15 10:53:07  24584s] ### run_trial_route starts on Tue Mar 15 10:53:07 2022 with memory = 2594.25 (MB), peak = 2881.66 (MB)
[03/15 10:53:10  24587s] ### run_trial_route cpu:00:00:03, real:00:00:03, mem:2.5 GB, peak:2.8 GB
[03/15 10:53:10  24587s] ### dump_timing_file starts on Tue Mar 15 10:53:10 2022 with memory = 2604.99 (MB), peak = 2881.66 (MB)
[03/15 10:53:10  24587s] ### extractRC starts on Tue Mar 15 10:53:10 2022 with memory = 2604.99 (MB), peak = 2881.66 (MB)
[03/15 10:53:10  24587s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 10:53:11  24588s] ### extractRC cpu:00:00:01, real:00:00:01, mem:2.5 GB, peak:2.8 GB
[03/15 10:53:11  24588s] #Dump tif for version 2.1
[03/15 10:53:14  24591s] End AAE Lib Interpolated Model. (MEM=3086.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 10:53:24  24602s] Total number of fetched objects 58778
[03/15 10:53:25  24602s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 10:53:25  24602s] End delay calculation. (MEM=3133.7 CPU=0:00:08.8 REAL=0:00:09.0)
[03/15 10:53:32  24609s] #Generating timing data took: cpu time = 00:00:22, elapsed time = 00:00:22, memory = 2643.78 (MB), peak = 2881.66 (MB)
[03/15 10:53:32  24609s] ### dump_timing_file cpu:00:00:22, real:00:00:22, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:32  24610s] #Done generating timing data.
[03/15 10:53:32  24610s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 10:53:32  24610s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/15 10:53:33  24610s] ### Net info: total nets: 58965
[03/15 10:53:33  24610s] ### Net info: dirty nets: 0
[03/15 10:53:33  24610s] ### Net info: marked as disconnected nets: 0
[03/15 10:53:33  24610s] #num needed restored net=0
[03/15 10:53:33  24610s] #need_extraction net=0 (total=58965)
[03/15 10:53:33  24610s] ### Net info: fully routed nets: 251
[03/15 10:53:33  24610s] ### Net info: trivial (< 2 pins) nets: 209
[03/15 10:53:33  24610s] ### Net info: unrouted nets: 58505
[03/15 10:53:33  24610s] ### Net info: re-extraction nets: 0
[03/15 10:53:33  24610s] ### Net info: ignored nets: 0
[03/15 10:53:33  24610s] ### Net info: skip routing nets: 0
[03/15 10:53:34  24611s] #Start reading timing information from file .timing_file_8994.tif.gz ...
[03/15 10:53:35  24612s] #Read in timing information for 331 ports, 55075 instances from timing file .timing_file_8994.tif.gz.
[03/15 10:53:35  24612s] ### Time Record (DB Import) is uninstalled.
[03/15 10:53:35  24612s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 10:53:35  24612s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[03/15 10:53:35  24612s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[03/15 10:53:35  24612s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[03/15 10:53:35  24612s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[03/15 10:53:35  24612s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[03/15 10:53:35  24612s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[03/15 10:53:35  24612s] #       c5c51a
[03/15 10:53:35  24612s] #
[03/15 10:53:35  24612s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[03/15 10:53:35  24612s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[03/15 10:53:35  24612s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[03/15 10:53:35  24612s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[03/15 10:53:35  24612s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[03/15 10:53:35  24612s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[03/15 10:53:35  24612s] #       915acf88eebe00bc51d1cd
[03/15 10:53:35  24612s] #
[03/15 10:53:35  24612s] ### Time Record (Global Routing) is installed.
[03/15 10:53:35  24612s] ### Time Record (Global Routing) is uninstalled.
[03/15 10:53:35  24612s] ### Time Record (Data Preparation) is installed.
[03/15 10:53:35  24612s] #Start routing data preparation on Tue Mar 15 10:53:35 2022
[03/15 10:53:35  24612s] #
[03/15 10:53:35  24612s] #Minimum voltage of a net in the design = 0.000.
[03/15 10:53:35  24612s] #Maximum voltage of a net in the design = 1.100.
[03/15 10:53:35  24612s] #Voltage range [0.000 - 1.100] has 58963 nets.
[03/15 10:53:35  24612s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 10:53:35  24612s] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 10:53:35  24612s] ### Time Record (Cell Pin Access) is installed.
[03/15 10:53:35  24612s] #Initial pin access analysis.
[03/15 10:53:35  24612s] #Detail pin access analysis.
[03/15 10:53:35  24612s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 10:53:36  24613s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 10:53:36  24613s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:53:36  24613s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:53:36  24613s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:53:36  24613s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:53:36  24613s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 10:53:36  24613s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 10:53:36  24613s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 10:53:37  24614s] #Regenerating Ggrids automatically.
[03/15 10:53:37  24614s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 10:53:37  24614s] #Using automatically generated G-grids.
[03/15 10:53:37  24614s] #Done routing data preparation.
[03/15 10:53:37  24614s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2639.88 (MB), peak = 2881.66 (MB)
[03/15 10:53:37  24614s] ### Time Record (Data Preparation) is uninstalled.
[03/15 10:53:37  24614s] ### Time Record (Special Wire Merging) is installed.
[03/15 10:53:37  24614s] #Merging special wires: starts on Tue Mar 15 10:53:37 2022 with memory = 2640.54 (MB), peak = 2881.66 (MB)
[03/15 10:53:37  24614s] #
[03/15 10:53:37  24614s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:37  24614s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] #Finished routing data preparation on Tue Mar 15 10:53:38 2022
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] #Cpu time = 00:00:03
[03/15 10:53:38  24615s] #Elapsed time = 00:00:03
[03/15 10:53:38  24615s] #Increased memory = 12.08 (MB)
[03/15 10:53:38  24615s] #Total memory = 2640.56 (MB)
[03/15 10:53:38  24615s] #Peak memory = 2881.66 (MB)
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] ### Time Record (Global Routing) is installed.
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] #Start global routing on Tue Mar 15 10:53:38 2022
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] #Start global routing initialization on Tue Mar 15 10:53:38 2022
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] #Number of eco nets is 0
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] #Start global routing data preparation on Tue Mar 15 10:53:38 2022
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 15 10:53:38 2022 with memory = 2640.75 (MB), peak = 2881.66 (MB)
[03/15 10:53:38  24615s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:38  24615s] #Start routing resource analysis on Tue Mar 15 10:53:38 2022
[03/15 10:53:38  24615s] #
[03/15 10:53:38  24615s] ### init_is_bin_blocked starts on Tue Mar 15 10:53:38 2022 with memory = 2640.75 (MB), peak = 2881.66 (MB)
[03/15 10:53:38  24615s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:38  24615s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 15 10:53:38 2022 with memory = 2649.14 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### adjust_flow_cap starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### adjust_partial_route_blockage starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### set_via_blocked starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### copy_flow starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] #Routing resource analysis is done on Tue Mar 15 10:53:39 2022
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] ### report_flow_cap starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] #  Resource Analysis:
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 10:53:39  24616s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 10:53:39  24616s] #  --------------------------------------------------------------
[03/15 10:53:39  24616s] #  M1             H        3142          80       46440    91.05%
[03/15 10:53:39  24616s] #  M2             V        3151          84       46440     0.48%
[03/15 10:53:39  24616s] #  M3             H        3222           0       46440     0.07%
[03/15 10:53:39  24616s] #  M4             V        2925         310       46440     0.93%
[03/15 10:53:39  24616s] #  M5             H        3222           0       46440     0.00%
[03/15 10:53:39  24616s] #  M6             V        3235           0       46440     0.00%
[03/15 10:53:39  24616s] #  M7             H         806           0       46440     0.00%
[03/15 10:53:39  24616s] #  M8             V         809           0       46440     0.00%
[03/15 10:53:39  24616s] #  --------------------------------------------------------------
[03/15 10:53:39  24616s] #  Total                  20513       1.83%      371520    11.57%
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] #  251 nets (0.43%) with 1 preferred extra spacing.
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### analyze_m2_tracks starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### report_initial_resource starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### mark_pg_pins_accessibility starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### set_net_region starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] #Global routing data preparation is done on Tue Mar 15 10:53:39 2022
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] ### prepare_level starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### init level 1 starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### Level 1 hgrid = 216 X 215
[03/15 10:53:39  24616s] ### init level 2 starts on Tue Mar 15 10:53:39 2022 with memory = 2649.40 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### Level 2 hgrid = 54 X 54
[03/15 10:53:39  24616s] ### prepare_level_flow starts on Tue Mar 15 10:53:39 2022 with memory = 2650.62 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] #Global routing initialization is done on Tue Mar 15 10:53:39 2022
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2650.62 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] #
[03/15 10:53:39  24616s] #start global routing iteration 1...
[03/15 10:53:39  24616s] ### init_flow_edge starts on Tue Mar 15 10:53:39 2022 with memory = 2650.80 (MB), peak = 2881.66 (MB)
[03/15 10:53:39  24616s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[03/15 10:53:39  24616s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 10:53:45  24622s] ### measure_qor starts on Tue Mar 15 10:53:45 2022 with memory = 2750.49 (MB), peak = 2881.66 (MB)
[03/15 10:53:45  24622s] ### measure_congestion starts on Tue Mar 15 10:53:45 2022 with memory = 2750.49 (MB), peak = 2881.66 (MB)
[03/15 10:53:45  24622s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:45  24622s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:45  24622s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2750.49 (MB), peak = 2881.66 (MB)
[03/15 10:53:45  24622s] #
[03/15 10:53:45  24622s] #start global routing iteration 2...
[03/15 10:53:45  24622s] ### init_flow_edge starts on Tue Mar 15 10:53:45 2022 with memory = 2750.49 (MB), peak = 2881.66 (MB)
[03/15 10:53:45  24622s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:45  24622s] ### routing at level 2 (topmost level) iter 0
[03/15 10:53:45  24623s] ### measure_qor starts on Tue Mar 15 10:53:45 2022 with memory = 2750.50 (MB), peak = 2881.66 (MB)
[03/15 10:53:45  24623s] ### measure_congestion starts on Tue Mar 15 10:53:45 2022 with memory = 2750.50 (MB), peak = 2881.66 (MB)
[03/15 10:53:45  24623s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:46  24623s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:46  24623s] ### routing at level 2 (topmost level) iter 1
[03/15 10:53:46  24623s] ### measure_qor starts on Tue Mar 15 10:53:46 2022 with memory = 2750.50 (MB), peak = 2881.66 (MB)
[03/15 10:53:46  24623s] ### measure_congestion starts on Tue Mar 15 10:53:46 2022 with memory = 2750.50 (MB), peak = 2881.66 (MB)
[03/15 10:53:46  24623s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:46  24623s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:46  24623s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2750.50 (MB), peak = 2881.66 (MB)
[03/15 10:53:46  24623s] #
[03/15 10:53:46  24623s] #start global routing iteration 3...
[03/15 10:53:46  24623s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 10:53:48  24625s] ### measure_qor starts on Tue Mar 15 10:53:48 2022 with memory = 2777.50 (MB), peak = 2881.66 (MB)
[03/15 10:53:48  24625s] ### measure_congestion starts on Tue Mar 15 10:53:48 2022 with memory = 2777.50 (MB), peak = 2881.66 (MB)
[03/15 10:53:48  24625s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:48  24625s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:48  24625s] ### measure_congestion starts on Tue Mar 15 10:53:48 2022 with memory = 2777.50 (MB), peak = 2881.66 (MB)
[03/15 10:53:48  24625s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:48  24625s] ### routing at level 1 iter 1 for 0 hboxes
[03/15 10:53:57  24634s] ### measure_qor starts on Tue Mar 15 10:53:57 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:57  24634s] ### measure_congestion starts on Tue Mar 15 10:53:57 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:57  24634s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:57  24634s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:57  24634s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:57  24634s] #
[03/15 10:53:57  24634s] ### route_end starts on Tue Mar 15 10:53:57 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:57  24634s] #
[03/15 10:53:57  24634s] #Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
[03/15 10:53:57  24634s] #Total number of routable nets = 58756.
[03/15 10:53:57  24634s] #Total number of nets in the design = 58965.
[03/15 10:53:57  24634s] #
[03/15 10:53:57  24634s] #58505 routable nets have only global wires.
[03/15 10:53:57  24634s] #251 routable nets have only detail routed wires.
[03/15 10:53:57  24634s] #90 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 10:53:57  24634s] #251 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 10:53:57  24634s] #
[03/15 10:53:57  24634s] #Routed nets constraints summary:
[03/15 10:53:57  24634s] #------------------------------------------------------------
[03/15 10:53:57  24634s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 10:53:57  24634s] #------------------------------------------------------------
[03/15 10:53:57  24634s] #      Default           90                61           58415  
[03/15 10:53:57  24634s] #------------------------------------------------------------
[03/15 10:53:57  24634s] #        Total           90                61           58415  
[03/15 10:53:57  24634s] #------------------------------------------------------------
[03/15 10:53:57  24634s] #
[03/15 10:53:57  24634s] #Routing constraints summary of the whole design:
[03/15 10:53:57  24634s] #-------------------------------------------------------------------------------
[03/15 10:53:57  24634s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 10:53:57  24634s] #-------------------------------------------------------------------------------
[03/15 10:53:57  24634s] #      Default                251           90                61           58415  
[03/15 10:53:57  24634s] #-------------------------------------------------------------------------------
[03/15 10:53:57  24634s] #        Total                251           90                61           58415  
[03/15 10:53:57  24634s] #-------------------------------------------------------------------------------
[03/15 10:53:57  24634s] #
[03/15 10:53:57  24634s] ### cal_base_flow starts on Tue Mar 15 10:53:57 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:57  24634s] ### init_flow_edge starts on Tue Mar 15 10:53:57 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:57  24634s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:57  24634s] ### cal_flow starts on Tue Mar 15 10:53:57 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### report_overcon starts on Tue Mar 15 10:53:58 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] #                 OverCon       OverCon          
[03/15 10:53:58  24635s] #                  #Gcell        #Gcell    %Gcell
[03/15 10:53:58  24635s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/15 10:53:58  24635s] #  ------------------------------------------------------------
[03/15 10:53:58  24635s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.65  
[03/15 10:53:58  24635s] #  M2            1(0.00%)      1(0.00%)   (0.00%)     0.34  
[03/15 10:53:58  24635s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.31  
[03/15 10:53:58  24635s] #  M4            7(0.02%)      0(0.00%)   (0.02%)     0.12  
[03/15 10:53:58  24635s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.09  
[03/15 10:53:58  24635s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/15 10:53:58  24635s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.03  
[03/15 10:53:58  24635s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/15 10:53:58  24635s] #  ------------------------------------------------------------
[03/15 10:53:58  24635s] #     Total      8(0.00%)      1(0.00%)   (0.00%)
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/15 10:53:58  24635s] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### cal_base_flow starts on Tue Mar 15 10:53:58 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] ### init_flow_edge starts on Tue Mar 15 10:53:58 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### cal_flow starts on Tue Mar 15 10:53:58 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### export_cong_map starts on Tue Mar 15 10:53:58 2022 with memory = 2777.65 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] ### PDZT_Export::export_cong_map starts on Tue Mar 15 10:53:58 2022 with memory = 2778.45 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### import_cong_map starts on Tue Mar 15 10:53:58 2022 with memory = 2778.45 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] #Hotspot report including placement blocked areas
[03/15 10:53:58  24635s] OPERPROF: Starting HotSpotCal at level 1, MEM:3121.5M
[03/15 10:53:58  24635s] [hotspot] +------------+---------------+---------------+
[03/15 10:53:58  24635s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/15 10:53:58  24635s] [hotspot] +------------+---------------+---------------+
[03/15 10:53:58  24635s] [hotspot] |    M1(H)   |          0.44 |          0.44 |
[03/15 10:53:58  24635s] [hotspot] |    M2(V)   |          0.00 |          0.00 |
[03/15 10:53:58  24635s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/15 10:53:58  24635s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/15 10:53:58  24635s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/15 10:53:58  24635s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/15 10:53:58  24635s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/15 10:53:58  24635s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/15 10:53:58  24635s] [hotspot] +------------+---------------+---------------+
[03/15 10:53:58  24635s] [hotspot] |   worst    | (M1)     0.44 | (M1)     0.44 |
[03/15 10:53:58  24635s] [hotspot] +------------+---------------+---------------+
[03/15 10:53:58  24635s] [hotspot] | all layers |          0.00 |          0.00 |
[03/15 10:53:58  24635s] [hotspot] +------------+---------------+---------------+
[03/15 10:53:58  24635s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 10:53:58  24635s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/15 10:53:58  24635s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 10:53:58  24635s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.090, REAL:0.090, MEM:3121.5M
[03/15 10:53:58  24635s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### update starts on Tue Mar 15 10:53:58 2022 with memory = 2778.45 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] #Complete Global Routing.
[03/15 10:53:58  24635s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 10:53:58  24635s] #Total wire length = 1109248 um.
[03/15 10:53:58  24635s] #Total half perimeter of net bounding box = 1104279 um.
[03/15 10:53:58  24635s] #Total wire length on LAYER M1 = 456 um.
[03/15 10:53:58  24635s] #Total wire length on LAYER M2 = 327464 um.
[03/15 10:53:58  24635s] #Total wire length on LAYER M3 = 406089 um.
[03/15 10:53:58  24635s] #Total wire length on LAYER M4 = 182476 um.
[03/15 10:53:58  24635s] #Total wire length on LAYER M5 = 169768 um.
[03/15 10:53:58  24635s] #Total wire length on LAYER M6 = 6067 um.
[03/15 10:53:58  24635s] #Total wire length on LAYER M7 = 11002 um.
[03/15 10:53:58  24635s] #Total wire length on LAYER M8 = 5928 um.
[03/15 10:53:58  24635s] #Total number of vias = 323279
[03/15 10:53:58  24635s] #Total number of multi-cut vias = 152 (  0.0%)
[03/15 10:53:58  24635s] #Total number of single cut vias = 323127 (100.0%)
[03/15 10:53:58  24635s] #Up-Via Summary (total 323279):
[03/15 10:53:58  24635s] #                   single-cut          multi-cut      Total
[03/15 10:53:58  24635s] #-----------------------------------------------------------
[03/15 10:53:58  24635s] # M1            184995 ( 99.9%)       152 (  0.1%)     185147
[03/15 10:53:58  24635s] # M2            109458 (100.0%)         0 (  0.0%)     109458
[03/15 10:53:58  24635s] # M3             20110 (100.0%)         0 (  0.0%)      20110
[03/15 10:53:58  24635s] # M4              5995 (100.0%)         0 (  0.0%)       5995
[03/15 10:53:58  24635s] # M5              1018 (100.0%)         0 (  0.0%)       1018
[03/15 10:53:58  24635s] # M6               837 (100.0%)         0 (  0.0%)        837
[03/15 10:53:58  24635s] # M7               714 (100.0%)         0 (  0.0%)        714
[03/15 10:53:58  24635s] #-----------------------------------------------------------
[03/15 10:53:58  24635s] #               323127 (100.0%)       152 (  0.0%)     323279 
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### report_overcon starts on Tue Mar 15 10:53:58 2022 with memory = 2778.45 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### report_overcon starts on Tue Mar 15 10:53:58 2022 with memory = 2778.45 (MB), peak = 2881.66 (MB)
[03/15 10:53:58  24635s] #Max overcon = 2 tracks.
[03/15 10:53:58  24635s] #Total overcon = 0.00%.
[03/15 10:53:58  24635s] #Worst layer Gcell overcon rate = 0.02%.
[03/15 10:53:58  24635s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.7 GB, peak:2.8 GB
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] #Global routing statistics:
[03/15 10:53:58  24635s] #Cpu time = 00:00:21
[03/15 10:53:58  24635s] #Elapsed time = 00:00:21
[03/15 10:53:58  24635s] #Increased memory = 137.88 (MB)
[03/15 10:53:58  24635s] #Total memory = 2778.45 (MB)
[03/15 10:53:58  24635s] #Peak memory = 2881.66 (MB)
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] #Finished global routing on Tue Mar 15 10:53:58 2022
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] #
[03/15 10:53:58  24635s] ### Time Record (Global Routing) is uninstalled.
[03/15 10:53:59  24636s] ### Time Record (Track Assignment) is installed.
[03/15 10:53:59  24636s] ### Time Record (Track Assignment) is uninstalled.
[03/15 10:53:59  24636s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2691.56 (MB), peak = 2881.66 (MB)
[03/15 10:53:59  24636s] ### Time Record (Track Assignment) is installed.
[03/15 10:53:59  24636s] #Start Track Assignment.
[03/15 10:54:06  24643s] #Done with 67922 horizontal wires in 2 hboxes and 77654 vertical wires in 2 hboxes.
[03/15 10:54:14  24651s] #Done with 14827 horizontal wires in 2 hboxes and 15785 vertical wires in 2 hboxes.
[03/15 10:54:15  24652s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/15 10:54:15  24652s] #
[03/15 10:54:15  24652s] #Track assignment summary:
[03/15 10:54:15  24652s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/15 10:54:15  24652s] #------------------------------------------------------------------------
[03/15 10:54:15  24652s] # M1           382.34 	  0.00%  	  0.00% 	  0.00%
[03/15 10:54:15  24652s] # M2        321353.92 	  0.03%  	  0.00% 	  0.00%
[03/15 10:54:15  24652s] # M3        382744.93 	  0.04%  	  0.00% 	  0.00%
[03/15 10:54:15  24652s] # M4        167844.91 	  0.01%  	  0.00% 	  0.00%
[03/15 10:54:15  24652s] # M5        169556.01 	  0.00%  	  0.00% 	  0.00%
[03/15 10:54:15  24652s] # M6          5995.30 	  0.00%  	  0.00% 	  0.00%
[03/15 10:54:15  24652s] # M7         11150.61 	  0.00%  	  0.00% 	  0.00%
[03/15 10:54:15  24652s] # M8          6076.20 	  0.00%  	  0.00% 	  0.00%
[03/15 10:54:15  24652s] #------------------------------------------------------------------------
[03/15 10:54:15  24652s] # All     1065104.21  	  0.02% 	  0.00% 	  0.00%
[03/15 10:54:15  24653s] #Complete Track Assignment.
[03/15 10:54:15  24653s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 10:54:15  24653s] #Total wire length = 1153259 um.
[03/15 10:54:15  24653s] #Total half perimeter of net bounding box = 1104279 um.
[03/15 10:54:15  24653s] #Total wire length on LAYER M1 = 31546 um.
[03/15 10:54:15  24653s] #Total wire length on LAYER M2 = 327422 um.
[03/15 10:54:15  24653s] #Total wire length on LAYER M3 = 417285 um.
[03/15 10:54:15  24653s] #Total wire length on LAYER M4 = 182895 um.
[03/15 10:54:15  24653s] #Total wire length on LAYER M5 = 170964 um.
[03/15 10:54:15  24653s] #Total wire length on LAYER M6 = 6108 um.
[03/15 10:54:15  24653s] #Total wire length on LAYER M7 = 11057 um.
[03/15 10:54:15  24653s] #Total wire length on LAYER M8 = 5983 um.
[03/15 10:54:15  24653s] #Total number of vias = 323279
[03/15 10:54:15  24653s] #Total number of multi-cut vias = 152 (  0.0%)
[03/15 10:54:15  24653s] #Total number of single cut vias = 323127 (100.0%)
[03/15 10:54:15  24653s] #Up-Via Summary (total 323279):
[03/15 10:54:15  24653s] #                   single-cut          multi-cut      Total
[03/15 10:54:15  24653s] #-----------------------------------------------------------
[03/15 10:54:15  24653s] # M1            184995 ( 99.9%)       152 (  0.1%)     185147
[03/15 10:54:15  24653s] # M2            109458 (100.0%)         0 (  0.0%)     109458
[03/15 10:54:15  24653s] # M3             20110 (100.0%)         0 (  0.0%)      20110
[03/15 10:54:15  24653s] # M4              5995 (100.0%)         0 (  0.0%)       5995
[03/15 10:54:15  24653s] # M5              1018 (100.0%)         0 (  0.0%)       1018
[03/15 10:54:15  24653s] # M6               837 (100.0%)         0 (  0.0%)        837
[03/15 10:54:15  24653s] # M7               714 (100.0%)         0 (  0.0%)        714
[03/15 10:54:15  24653s] #-----------------------------------------------------------
[03/15 10:54:15  24653s] #               323127 (100.0%)       152 (  0.0%)     323279 
[03/15 10:54:15  24653s] #
[03/15 10:54:15  24653s] ### Time Record (Track Assignment) is uninstalled.
[03/15 10:54:16  24653s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2720.53 (MB), peak = 2881.66 (MB)
[03/15 10:54:16  24653s] #
[03/15 10:54:16  24653s] #number of short segments in preferred routing layers
[03/15 10:54:16  24653s] #	M7        M8        Total 
[03/15 10:54:16  24653s] #	321       322       643       
[03/15 10:54:16  24653s] #
[03/15 10:54:16  24653s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 10:54:16  24653s] #Cpu time = 00:00:41
[03/15 10:54:16  24653s] #Elapsed time = 00:00:41
[03/15 10:54:16  24653s] #Increased memory = 93.51 (MB)
[03/15 10:54:16  24653s] #Total memory = 2721.99 (MB)
[03/15 10:54:16  24653s] #Peak memory = 2881.66 (MB)
[03/15 10:54:16  24653s] ### Time Record (Detail Routing) is installed.
[03/15 10:54:17  24654s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 10:54:18  24655s] #
[03/15 10:54:18  24655s] #Start Detail Routing..
[03/15 10:54:18  24655s] #start initial detail routing ...
[03/15 10:54:18  24655s] ### Design has 0 dirty nets, 40704 dirty-areas), has valid drcs
[03/15 11:01:07  25065s] #   number of violations = 283
[03/15 11:01:07  25065s] #
[03/15 11:01:07  25065s] #    By Layer and Type :
[03/15 11:01:07  25065s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   CShort      Mar   Totals
[03/15 11:01:07  25065s] #	M1            0        7        0        0       29        1        0       37
[03/15 11:01:07  25065s] #	M2           15        9      217        1        0        0        4      246
[03/15 11:01:07  25065s] #	Totals       15       16      217        1       29        1        4      283
[03/15 11:01:07  25065s] #cpu time = 00:06:50, elapsed time = 00:06:49, memory = 2770.50 (MB), peak = 2881.66 (MB)
[03/15 11:01:08  25066s] #start 1st optimization iteration ...
[03/15 11:01:19  25076s] #   number of violations = 253
[03/15 11:01:19  25076s] #
[03/15 11:01:19  25076s] #    By Layer and Type :
[03/15 11:01:19  25076s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/15 11:01:19  25076s] #	M1            1        2        0        0        0        3
[03/15 11:01:19  25076s] #	M2           50       17      161       10       12      250
[03/15 11:01:19  25076s] #	Totals       51       19      161       10       12      253
[03/15 11:01:19  25076s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2782.23 (MB), peak = 2881.66 (MB)
[03/15 11:01:19  25076s] #start 2nd optimization iteration ...
[03/15 11:01:29  25087s] #   number of violations = 263
[03/15 11:01:29  25087s] #
[03/15 11:01:29  25087s] #    By Layer and Type :
[03/15 11:01:29  25087s] #	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
[03/15 11:01:29  25087s] #	M1            0        0        0        0        0        0        0
[03/15 11:01:29  25087s] #	M2           60       13      153       22        0       13      261
[03/15 11:01:29  25087s] #	M3            0        0        0        0        2        0        2
[03/15 11:01:29  25087s] #	Totals       60       13      153       22        2       13      263
[03/15 11:01:29  25087s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2783.96 (MB), peak = 2881.66 (MB)
[03/15 11:01:29  25087s] #start 3rd optimization iteration ...
[03/15 11:01:44  25102s] #   number of violations = 0
[03/15 11:01:44  25102s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2794.58 (MB), peak = 2881.66 (MB)
[03/15 11:01:45  25103s] #Complete Detail Routing.
[03/15 11:01:45  25103s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 11:01:45  25103s] #Total wire length = 1185077 um.
[03/15 11:01:45  25103s] #Total half perimeter of net bounding box = 1104279 um.
[03/15 11:01:45  25103s] #Total wire length on LAYER M1 = 8431 um.
[03/15 11:01:45  25103s] #Total wire length on LAYER M2 = 329367 um.
[03/15 11:01:45  25103s] #Total wire length on LAYER M3 = 409893 um.
[03/15 11:01:45  25103s] #Total wire length on LAYER M4 = 242403 um.
[03/15 11:01:45  25103s] #Total wire length on LAYER M5 = 171880 um.
[03/15 11:01:45  25103s] #Total wire length on LAYER M6 = 8265 um.
[03/15 11:01:45  25103s] #Total wire length on LAYER M7 = 9784 um.
[03/15 11:01:45  25103s] #Total wire length on LAYER M8 = 5054 um.
[03/15 11:01:45  25103s] #Total number of vias = 372382
[03/15 11:01:45  25103s] #Total number of multi-cut vias = 2572 (  0.7%)
[03/15 11:01:45  25103s] #Total number of single cut vias = 369810 ( 99.3%)
[03/15 11:01:45  25103s] #Up-Via Summary (total 372382):
[03/15 11:01:45  25103s] #                   single-cut          multi-cut      Total
[03/15 11:01:45  25103s] #-----------------------------------------------------------
[03/15 11:01:45  25103s] # M1            189196 ( 98.8%)      2261 (  1.2%)     191457
[03/15 11:01:45  25103s] # M2            139271 (100.0%)         0 (  0.0%)     139271
[03/15 11:01:45  25103s] # M3             33745 (100.0%)         0 (  0.0%)      33745
[03/15 11:01:45  25103s] # M4              6487 (100.0%)         0 (  0.0%)       6487
[03/15 11:01:45  25103s] # M5               473 ( 60.3%)       311 ( 39.7%)        784
[03/15 11:01:45  25103s] # M6               343 (100.0%)         0 (  0.0%)        343
[03/15 11:01:45  25103s] # M7               295 (100.0%)         0 (  0.0%)        295
[03/15 11:01:45  25103s] #-----------------------------------------------------------
[03/15 11:01:45  25103s] #               369810 ( 99.3%)      2572 (  0.7%)     372382 
[03/15 11:01:45  25103s] #
[03/15 11:01:45  25103s] #Total number of DRC violations = 0
[03/15 11:01:45  25103s] ### Time Record (Detail Routing) is uninstalled.
[03/15 11:01:45  25103s] #Cpu time = 00:07:30
[03/15 11:01:45  25103s] #Elapsed time = 00:07:29
[03/15 11:01:45  25103s] #Increased memory = -12.93 (MB)
[03/15 11:01:45  25103s] #Total memory = 2709.12 (MB)
[03/15 11:01:45  25103s] #Peak memory = 2881.66 (MB)
[03/15 11:01:45  25103s] ### Time Record (Antenna Fixing) is installed.
[03/15 11:01:45  25103s] #
[03/15 11:01:45  25103s] #start routing for process antenna violation fix ...
[03/15 11:01:46  25104s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 11:01:47  25105s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2711.18 (MB), peak = 2881.66 (MB)
[03/15 11:01:47  25105s] #
[03/15 11:01:48  25105s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 11:01:48  25105s] #Total wire length = 1185077 um.
[03/15 11:01:48  25105s] #Total half perimeter of net bounding box = 1104279 um.
[03/15 11:01:48  25105s] #Total wire length on LAYER M1 = 8431 um.
[03/15 11:01:48  25105s] #Total wire length on LAYER M2 = 329367 um.
[03/15 11:01:48  25105s] #Total wire length on LAYER M3 = 409893 um.
[03/15 11:01:48  25105s] #Total wire length on LAYER M4 = 242403 um.
[03/15 11:01:48  25105s] #Total wire length on LAYER M5 = 171880 um.
[03/15 11:01:48  25105s] #Total wire length on LAYER M6 = 8265 um.
[03/15 11:01:48  25105s] #Total wire length on LAYER M7 = 9784 um.
[03/15 11:01:48  25105s] #Total wire length on LAYER M8 = 5054 um.
[03/15 11:01:48  25105s] #Total number of vias = 372382
[03/15 11:01:48  25105s] #Total number of multi-cut vias = 2572 (  0.7%)
[03/15 11:01:48  25105s] #Total number of single cut vias = 369810 ( 99.3%)
[03/15 11:01:48  25105s] #Up-Via Summary (total 372382):
[03/15 11:01:48  25105s] #                   single-cut          multi-cut      Total
[03/15 11:01:48  25105s] #-----------------------------------------------------------
[03/15 11:01:48  25105s] # M1            189196 ( 98.8%)      2261 (  1.2%)     191457
[03/15 11:01:48  25105s] # M2            139271 (100.0%)         0 (  0.0%)     139271
[03/15 11:01:48  25105s] # M3             33745 (100.0%)         0 (  0.0%)      33745
[03/15 11:01:48  25105s] # M4              6487 (100.0%)         0 (  0.0%)       6487
[03/15 11:01:48  25105s] # M5               473 ( 60.3%)       311 ( 39.7%)        784
[03/15 11:01:48  25105s] # M6               343 (100.0%)         0 (  0.0%)        343
[03/15 11:01:48  25105s] # M7               295 (100.0%)         0 (  0.0%)        295
[03/15 11:01:48  25105s] #-----------------------------------------------------------
[03/15 11:01:48  25105s] #               369810 ( 99.3%)      2572 (  0.7%)     372382 
[03/15 11:01:48  25105s] #
[03/15 11:01:48  25105s] #Total number of DRC violations = 0
[03/15 11:01:48  25105s] #Total number of net violated process antenna rule = 0
[03/15 11:01:48  25105s] #
[03/15 11:01:49  25107s] #
[03/15 11:01:49  25107s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 11:01:49  25107s] #Total wire length = 1185077 um.
[03/15 11:01:49  25107s] #Total half perimeter of net bounding box = 1104279 um.
[03/15 11:01:49  25107s] #Total wire length on LAYER M1 = 8431 um.
[03/15 11:01:49  25107s] #Total wire length on LAYER M2 = 329367 um.
[03/15 11:01:49  25107s] #Total wire length on LAYER M3 = 409893 um.
[03/15 11:01:49  25107s] #Total wire length on LAYER M4 = 242403 um.
[03/15 11:01:49  25107s] #Total wire length on LAYER M5 = 171880 um.
[03/15 11:01:49  25107s] #Total wire length on LAYER M6 = 8265 um.
[03/15 11:01:49  25107s] #Total wire length on LAYER M7 = 9784 um.
[03/15 11:01:49  25107s] #Total wire length on LAYER M8 = 5054 um.
[03/15 11:01:49  25107s] #Total number of vias = 372382
[03/15 11:01:49  25107s] #Total number of multi-cut vias = 2572 (  0.7%)
[03/15 11:01:49  25107s] #Total number of single cut vias = 369810 ( 99.3%)
[03/15 11:01:49  25107s] #Up-Via Summary (total 372382):
[03/15 11:01:49  25107s] #                   single-cut          multi-cut      Total
[03/15 11:01:49  25107s] #-----------------------------------------------------------
[03/15 11:01:49  25107s] # M1            189196 ( 98.8%)      2261 (  1.2%)     191457
[03/15 11:01:49  25107s] # M2            139271 (100.0%)         0 (  0.0%)     139271
[03/15 11:01:49  25107s] # M3             33745 (100.0%)         0 (  0.0%)      33745
[03/15 11:01:49  25107s] # M4              6487 (100.0%)         0 (  0.0%)       6487
[03/15 11:01:49  25107s] # M5               473 ( 60.3%)       311 ( 39.7%)        784
[03/15 11:01:49  25107s] # M6               343 (100.0%)         0 (  0.0%)        343
[03/15 11:01:49  25107s] # M7               295 (100.0%)         0 (  0.0%)        295
[03/15 11:01:49  25107s] #-----------------------------------------------------------
[03/15 11:01:49  25107s] #               369810 ( 99.3%)      2572 (  0.7%)     372382 
[03/15 11:01:49  25107s] #
[03/15 11:01:49  25107s] #Total number of DRC violations = 0
[03/15 11:01:49  25107s] #Total number of net violated process antenna rule = 0
[03/15 11:01:49  25107s] #
[03/15 11:01:49  25107s] ### Time Record (Antenna Fixing) is uninstalled.
[03/15 11:01:52  25109s] ### Time Record (Post Route Via Swapping) is installed.
[03/15 11:01:52  25109s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 11:01:52  25110s] #
[03/15 11:01:52  25110s] #Start Post Route via swapping...
[03/15 11:01:52  25110s] #80.29% of area are rerouted by ECO routing.
[03/15 11:02:44  25162s] #   number of violations = 0
[03/15 11:02:44  25162s] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 2729.45 (MB), peak = 2881.66 (MB)
[03/15 11:02:44  25162s] #CELL_VIEW core,init has no DRC violation.
[03/15 11:02:44  25162s] #Total number of DRC violations = 0
[03/15 11:02:44  25162s] #Total number of net violated process antenna rule = 0
[03/15 11:02:44  25162s] #Post Route via swapping is done.
[03/15 11:02:44  25162s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/15 11:02:44  25162s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 11:02:44  25162s] #Total wire length = 1185077 um.
[03/15 11:02:44  25162s] #Total half perimeter of net bounding box = 1104279 um.
[03/15 11:02:44  25162s] #Total wire length on LAYER M1 = 8431 um.
[03/15 11:02:44  25162s] #Total wire length on LAYER M2 = 329367 um.
[03/15 11:02:44  25162s] #Total wire length on LAYER M3 = 409893 um.
[03/15 11:02:44  25162s] #Total wire length on LAYER M4 = 242403 um.
[03/15 11:02:44  25162s] #Total wire length on LAYER M5 = 171880 um.
[03/15 11:02:44  25162s] #Total wire length on LAYER M6 = 8265 um.
[03/15 11:02:44  25162s] #Total wire length on LAYER M7 = 9784 um.
[03/15 11:02:44  25162s] #Total wire length on LAYER M8 = 5054 um.
[03/15 11:02:44  25162s] #Total number of vias = 372382
[03/15 11:02:44  25162s] #Total number of multi-cut vias = 246664 ( 66.2%)
[03/15 11:02:44  25162s] #Total number of single cut vias = 125718 ( 33.8%)
[03/15 11:02:44  25162s] #Up-Via Summary (total 372382):
[03/15 11:02:44  25162s] #                   single-cut          multi-cut      Total
[03/15 11:02:44  25162s] #-----------------------------------------------------------
[03/15 11:02:44  25162s] # M1            124417 ( 65.0%)     67040 ( 35.0%)     191457
[03/15 11:02:44  25162s] # M2              1224 (  0.9%)    138047 ( 99.1%)     139271
[03/15 11:02:44  25162s] # M3                68 (  0.2%)     33677 ( 99.8%)      33745
[03/15 11:02:44  25162s] # M4                 6 (  0.1%)      6481 ( 99.9%)       6487
[03/15 11:02:44  25162s] # M5                 0 (  0.0%)       784 (100.0%)        784
[03/15 11:02:44  25162s] # M6                 3 (  0.9%)       340 ( 99.1%)        343
[03/15 11:02:44  25162s] # M7                 0 (  0.0%)       295 (100.0%)        295
[03/15 11:02:44  25162s] #-----------------------------------------------------------
[03/15 11:02:44  25162s] #               125718 ( 33.8%)    246664 ( 66.2%)     372382 
[03/15 11:02:44  25162s] #
[03/15 11:02:47  25165s] ### Time Record (Post Route Wire Spreading) is installed.
[03/15 11:02:47  25165s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 11:02:47  25165s] #
[03/15 11:02:47  25165s] #Start Post Route wire spreading..
[03/15 11:02:48  25166s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 11:02:48  25166s] #
[03/15 11:02:48  25166s] #Start DRC checking..
[03/15 11:03:21  25199s] #   number of violations = 0
[03/15 11:03:21  25199s] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 2760.12 (MB), peak = 2881.66 (MB)
[03/15 11:03:21  25199s] #CELL_VIEW core,init has no DRC violation.
[03/15 11:03:21  25199s] #Total number of DRC violations = 0
[03/15 11:03:21  25199s] #Total number of net violated process antenna rule = 0
[03/15 11:03:22  25200s] #
[03/15 11:03:22  25200s] #Start data preparation for wire spreading...
[03/15 11:03:22  25200s] #
[03/15 11:03:22  25200s] #Data preparation is done on Tue Mar 15 11:03:22 2022
[03/15 11:03:22  25200s] #
[03/15 11:03:24  25202s] #
[03/15 11:03:24  25202s] #Start Post Route Wire Spread.
[03/15 11:03:31  25209s] #Done with 14037 horizontal wires in 4 hboxes and 12155 vertical wires in 4 hboxes.
[03/15 11:03:31  25209s] #Complete Post Route Wire Spread.
[03/15 11:03:31  25209s] #
[03/15 11:03:31  25209s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 11:03:31  25209s] #Total wire length = 1195664 um.
[03/15 11:03:31  25209s] #Total half perimeter of net bounding box = 1104279 um.
[03/15 11:03:31  25209s] #Total wire length on LAYER M1 = 8433 um.
[03/15 11:03:31  25209s] #Total wire length on LAYER M2 = 331409 um.
[03/15 11:03:31  25209s] #Total wire length on LAYER M3 = 414870 um.
[03/15 11:03:31  25209s] #Total wire length on LAYER M4 = 245102 um.
[03/15 11:03:31  25209s] #Total wire length on LAYER M5 = 172646 um.
[03/15 11:03:31  25209s] #Total wire length on LAYER M6 = 8287 um.
[03/15 11:03:31  25209s] #Total wire length on LAYER M7 = 9839 um.
[03/15 11:03:31  25209s] #Total wire length on LAYER M8 = 5079 um.
[03/15 11:03:31  25209s] #Total number of vias = 372382
[03/15 11:03:31  25209s] #Total number of multi-cut vias = 246664 ( 66.2%)
[03/15 11:03:31  25209s] #Total number of single cut vias = 125718 ( 33.8%)
[03/15 11:03:31  25209s] #Up-Via Summary (total 372382):
[03/15 11:03:31  25209s] #                   single-cut          multi-cut      Total
[03/15 11:03:31  25209s] #-----------------------------------------------------------
[03/15 11:03:31  25209s] # M1            124417 ( 65.0%)     67040 ( 35.0%)     191457
[03/15 11:03:31  25209s] # M2              1224 (  0.9%)    138047 ( 99.1%)     139271
[03/15 11:03:31  25209s] # M3                68 (  0.2%)     33677 ( 99.8%)      33745
[03/15 11:03:31  25209s] # M4                 6 (  0.1%)      6481 ( 99.9%)       6487
[03/15 11:03:31  25209s] # M5                 0 (  0.0%)       784 (100.0%)        784
[03/15 11:03:31  25209s] # M6                 3 (  0.9%)       340 ( 99.1%)        343
[03/15 11:03:31  25209s] # M7                 0 (  0.0%)       295 (100.0%)        295
[03/15 11:03:31  25209s] #-----------------------------------------------------------
[03/15 11:03:31  25209s] #               125718 ( 33.8%)    246664 ( 66.2%)     372382 
[03/15 11:03:31  25209s] #
[03/15 11:03:33  25211s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 11:03:33  25211s] #
[03/15 11:03:33  25211s] #Start DRC checking..
[03/15 11:04:08  25246s] #   number of violations = 0
[03/15 11:04:08  25246s] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 2831.95 (MB), peak = 2881.66 (MB)
[03/15 11:04:08  25246s] #CELL_VIEW core,init has no DRC violation.
[03/15 11:04:08  25246s] #Total number of DRC violations = 0
[03/15 11:04:08  25246s] #Total number of net violated process antenna rule = 0
[03/15 11:04:10  25248s] #   number of violations = 0
[03/15 11:04:10  25248s] #cpu time = 00:00:48, elapsed time = 00:00:48, memory = 2738.94 (MB), peak = 2881.66 (MB)
[03/15 11:04:10  25248s] #CELL_VIEW core,init has no DRC violation.
[03/15 11:04:10  25248s] #Total number of DRC violations = 0
[03/15 11:04:10  25248s] #Total number of net violated process antenna rule = 0
[03/15 11:04:10  25248s] #Post Route wire spread is done.
[03/15 11:04:10  25248s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/15 11:04:10  25248s] #Total number of nets with non-default rule or having extra spacing = 251
[03/15 11:04:10  25248s] #Total wire length = 1195664 um.
[03/15 11:04:10  25248s] #Total half perimeter of net bounding box = 1104279 um.
[03/15 11:04:10  25248s] #Total wire length on LAYER M1 = 8433 um.
[03/15 11:04:10  25248s] #Total wire length on LAYER M2 = 331409 um.
[03/15 11:04:10  25248s] #Total wire length on LAYER M3 = 414870 um.
[03/15 11:04:10  25248s] #Total wire length on LAYER M4 = 245102 um.
[03/15 11:04:10  25248s] #Total wire length on LAYER M5 = 172646 um.
[03/15 11:04:10  25248s] #Total wire length on LAYER M6 = 8287 um.
[03/15 11:04:10  25248s] #Total wire length on LAYER M7 = 9839 um.
[03/15 11:04:10  25248s] #Total wire length on LAYER M8 = 5079 um.
[03/15 11:04:10  25248s] #Total number of vias = 372382
[03/15 11:04:10  25248s] #Total number of multi-cut vias = 246664 ( 66.2%)
[03/15 11:04:10  25248s] #Total number of single cut vias = 125718 ( 33.8%)
[03/15 11:04:10  25248s] #Up-Via Summary (total 372382):
[03/15 11:04:10  25248s] #                   single-cut          multi-cut      Total
[03/15 11:04:10  25248s] #-----------------------------------------------------------
[03/15 11:04:10  25248s] # M1            124417 ( 65.0%)     67040 ( 35.0%)     191457
[03/15 11:04:10  25248s] # M2              1224 (  0.9%)    138047 ( 99.1%)     139271
[03/15 11:04:10  25248s] # M3                68 (  0.2%)     33677 ( 99.8%)      33745
[03/15 11:04:10  25248s] # M4                 6 (  0.1%)      6481 ( 99.9%)       6487
[03/15 11:04:10  25248s] # M5                 0 (  0.0%)       784 (100.0%)        784
[03/15 11:04:10  25248s] # M6                 3 (  0.9%)       340 ( 99.1%)        343
[03/15 11:04:10  25248s] # M7                 0 (  0.0%)       295 (100.0%)        295
[03/15 11:04:10  25248s] #-----------------------------------------------------------
[03/15 11:04:10  25248s] #               125718 ( 33.8%)    246664 ( 66.2%)     372382 
[03/15 11:04:10  25248s] #
[03/15 11:04:10  25248s] #detailRoute Statistics:
[03/15 11:04:10  25248s] #Cpu time = 00:09:55
[03/15 11:04:10  25248s] #Elapsed time = 00:09:54
[03/15 11:04:10  25248s] #Increased memory = 15.15 (MB)
[03/15 11:04:10  25248s] #Total memory = 2737.21 (MB)
[03/15 11:04:10  25248s] #Peak memory = 2881.66 (MB)
[03/15 11:04:10  25248s] ### Time Record (DB Export) is installed.
[03/15 11:04:12  25250s] ### Time Record (DB Export) is uninstalled.
[03/15 11:04:12  25250s] ### Time Record (Post Callback) is installed.
[03/15 11:04:12  25250s] ### Time Record (Post Callback) is uninstalled.
[03/15 11:04:12  25250s] #
[03/15 11:04:12  25250s] #globalDetailRoute statistics:
[03/15 11:04:12  25250s] #Cpu time = 00:11:06
[03/15 11:04:12  25250s] #Elapsed time = 00:11:05
[03/15 11:04:12  25250s] #Increased memory = 47.34 (MB)
[03/15 11:04:12  25250s] #Total memory = 2643.86 (MB)
[03/15 11:04:12  25250s] #Peak memory = 2881.66 (MB)
[03/15 11:04:12  25250s] #Number of warnings = 1
[03/15 11:04:12  25250s] #Total number of warnings = 9
[03/15 11:04:12  25250s] #Number of fails = 0
[03/15 11:04:12  25250s] #Total number of fails = 0
[03/15 11:04:12  25250s] #Complete globalDetailRoute on Tue Mar 15 11:04:12 2022
[03/15 11:04:12  25250s] #
[03/15 11:04:12  25250s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 11:04:12  25250s] % End globalDetailRoute (date=03/15 11:04:12, total cpu=0:11:06, real=0:11:05, peak res=2838.1M, current mem=2641.9M)
[03/15 11:04:13  25251s] #Default setup view is reset to WC_VIEW.
[03/15 11:04:13  25251s] #Default setup view is reset to WC_VIEW.
[03/15 11:04:13  25251s] #routeDesign: cpu time = 00:12:50, elapsed time = 00:12:49, memory = 2601.28 (MB), peak = 2881.66 (MB)
[03/15 11:04:13  25251s] 
[03/15 11:04:13  25251s] *** Summary of all messages that are not suppressed in this session:
[03/15 11:04:13  25251s] Severity  ID               Count  Summary                                  
[03/15 11:04:13  25251s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/15 11:04:13  25251s] *** Message Summary: 1 warning(s), 0 error(s)
[03/15 11:04:13  25251s] 
[03/15 11:04:13  25251s] ### Time Record (routeDesign) is uninstalled.
[03/15 11:04:13  25251s] ### 
[03/15 11:04:13  25251s] ###   Scalability Statistics
[03/15 11:04:13  25251s] ### 
[03/15 11:04:13  25251s] ### --------------------------------+----------------+----------------+----------------+
[03/15 11:04:13  25251s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/15 11:04:13  25251s] ### --------------------------------+----------------+----------------+----------------+
[03/15 11:04:13  25251s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/15 11:04:13  25251s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/15 11:04:13  25251s] ###   Timing Data Generation        |        00:00:25|        00:00:25|             1.0|
[03/15 11:04:13  25251s] ###   DB Import                     |        00:00:04|        00:00:04|             1.0|
[03/15 11:04:13  25251s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[03/15 11:04:13  25251s] ###   Cell Pin Access               |        00:00:07|        00:00:07|             1.0|
[03/15 11:04:13  25251s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/15 11:04:13  25251s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.0|
[03/15 11:04:13  25251s] ###   Global Routing                |        00:00:26|        00:00:26|             1.0|
[03/15 11:04:13  25251s] ###   Track Assignment              |        00:00:18|        00:00:18|             1.0|
[03/15 11:04:13  25251s] ###   Detail Routing                |        00:08:52|        00:08:51|             1.0|
[03/15 11:04:13  25251s] ###   Antenna Fixing                |        00:00:06|        00:00:06|             1.0|
[03/15 11:04:13  25251s] ###   Post Route Via Swapping       |        00:00:52|        00:00:52|             1.0|
[03/15 11:04:13  25251s] ###   Post Route Wire Spreading     |        00:01:23|        00:01:23|             1.0|
[03/15 11:04:13  25251s] ###   Entire Command                |        00:12:50|        00:12:49|             1.0|
[03/15 11:04:13  25251s] ### --------------------------------+----------------+----------------+----------------+
[03/15 11:04:13  25251s] ### 
[03/15 11:04:13  25251s] #% End routeDesign (date=03/15 11:04:13, total cpu=0:12:50, real=0:12:49, peak res=2838.1M, current mem=2601.3M)
[03/15 11:04:13  25251s] <CMD> setExtractRCMode -engine postRoute
[03/15 11:04:13  25251s] <CMD> extractRC
[03/15 11:04:13  25251s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 11:04:13  25251s] Extraction called for design 'core' of instances=58953 and nets=58965 using extraction engine 'postRoute' at effort level 'low' .
[03/15 11:04:13  25251s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 11:04:13  25251s] RC Extraction called in multi-corner(2) mode.
[03/15 11:04:13  25251s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 11:04:13  25251s] Process corner(s) are loaded.
[03/15 11:04:13  25251s]  Corner: Cmax
[03/15 11:04:13  25251s]  Corner: Cmin
[03/15 11:04:13  25251s] extractDetailRC Option : -outfile /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d  -extended
[03/15 11:04:13  25251s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 11:04:13  25251s]       RC Corner Indexes            0       1   
[03/15 11:04:13  25251s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 11:04:13  25251s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 11:04:13  25251s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 11:04:13  25251s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 11:04:13  25251s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 11:04:13  25251s] Shrink Factor                : 1.00000
[03/15 11:04:14  25252s] LayerId::1 widthSet size::4
[03/15 11:04:14  25252s] LayerId::2 widthSet size::4
[03/15 11:04:14  25252s] LayerId::3 widthSet size::4
[03/15 11:04:14  25252s] LayerId::4 widthSet size::4
[03/15 11:04:14  25252s] LayerId::5 widthSet size::4
[03/15 11:04:14  25252s] LayerId::6 widthSet size::4
[03/15 11:04:14  25252s] LayerId::7 widthSet size::4
[03/15 11:04:14  25252s] LayerId::8 widthSet size::4
[03/15 11:04:14  25252s] Initializing multi-corner capacitance tables ... 
[03/15 11:04:14  25252s] Initializing multi-corner resistance tables ...
[03/15 11:04:14  25252s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.308852 ; uaWl: 0.984294 ; uaWlH: 0.350055 ; aWlH: 0.013182 ; Pmax: 0.852200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 11:04:15  25253s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3128.4M)
[03/15 11:04:15  25253s] Creating parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for storing RC.
[03/15 11:04:16  25254s] Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 3207.1M)
[03/15 11:04:16  25254s] Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 3207.1M)
[03/15 11:04:16  25255s] Extracted 30.0003% (CPU Time= 0:00:02.8  MEM= 3207.1M)
[03/15 11:04:17  25255s] Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 3211.1M)
[03/15 11:04:19  25257s] Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 3211.1M)
[03/15 11:04:20  25258s] Extracted 60.0003% (CPU Time= 0:00:06.1  MEM= 3211.1M)
[03/15 11:04:20  25259s] Extracted 70.0002% (CPU Time= 0:00:06.7  MEM= 3211.1M)
[03/15 11:04:21  25259s] Extracted 80.0002% (CPU Time= 0:00:07.2  MEM= 3211.1M)
[03/15 11:04:22  25260s] Extracted 90.0002% (CPU Time= 0:00:08.2  MEM= 3211.1M)
[03/15 11:04:24  25262s] Extracted 100% (CPU Time= 0:00:10.2  MEM= 3211.1M)
[03/15 11:04:24  25262s] Number of Extracted Resistors     : 983268
[03/15 11:04:24  25262s] Number of Extracted Ground Cap.   : 981397
[03/15 11:04:24  25262s] Number of Extracted Coupling Cap. : 1704040
[03/15 11:04:24  25262s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3171.098M)
[03/15 11:04:24  25262s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 11:04:24  25262s]  Corner: Cmax
[03/15 11:04:24  25262s]  Corner: Cmin
[03/15 11:04:24  25262s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3171.1M)
[03/15 11:04:24  25262s] Creating parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb_Filter.rcdb.d' for storing RC.
[03/15 11:04:25  25263s] Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 58756 access done (mem: 3171.098M)
[03/15 11:04:25  25264s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3171.098M)
[03/15 11:04:25  25264s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3171.098M)
[03/15 11:04:25  25264s] processing rcdb (/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d) for hinst (top) of cell (core);
[03/15 11:04:26  25265s] Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 0 access done (mem: 3171.098M)
[03/15 11:04:26  25265s] Lumped Parasitic Loading Completed (total cpu=0:00:01.5, real=0:00:01.0, current mem=3171.098M)
[03/15 11:04:26  25265s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.3  Real Time: 0:00:13.0  MEM: 3171.098M)
[03/15 11:04:26  25265s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/15 11:04:26  25265s] <CMD> optDesign -postRoute -setup -hold
[03/15 11:04:26  25265s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2595.9M, totSessionCpu=7:01:06 **
[03/15 11:04:26  25265s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 11:04:26  25265s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 11:04:28  25267s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 11:04:28  25267s] Summary for sequential cells identification: 
[03/15 11:04:28  25267s]   Identified SBFF number: 199
[03/15 11:04:28  25267s]   Identified MBFF number: 0
[03/15 11:04:28  25267s]   Identified SB Latch number: 0
[03/15 11:04:28  25267s]   Identified MB Latch number: 0
[03/15 11:04:28  25267s]   Not identified SBFF number: 0
[03/15 11:04:28  25267s]   Not identified MBFF number: 0
[03/15 11:04:28  25267s]   Not identified SB Latch number: 0
[03/15 11:04:28  25267s]   Not identified MB Latch number: 0
[03/15 11:04:28  25267s]   Number of sequential cells which are not FFs: 104
[03/15 11:04:28  25267s]  Visiting view : WC_VIEW
[03/15 11:04:28  25267s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 11:04:28  25267s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 11:04:28  25267s]  Visiting view : BC_VIEW
[03/15 11:04:28  25267s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 11:04:28  25267s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 11:04:28  25267s]  Setting StdDelay to 14.50
[03/15 11:04:28  25267s] Creating Cell Server, finished. 
[03/15 11:04:28  25267s] 
[03/15 11:04:28  25267s] Need call spDPlaceInit before registerPrioInstLoc.
[03/15 11:04:28  25267s] Switching SI Aware to true by default in postroute mode   
[03/15 11:04:28  25267s] GigaOpt running with 1 threads.
[03/15 11:04:28  25267s] Info: 1 threads available for lower-level modules during optimization.
[03/15 11:04:28  25267s] OPERPROF: Starting DPlace-Init at level 1, MEM:3155.2M
[03/15 11:04:28  25267s] z: 2, totalTracks: 1
[03/15 11:04:28  25267s] z: 4, totalTracks: 1
[03/15 11:04:28  25267s] z: 6, totalTracks: 1
[03/15 11:04:28  25267s] z: 8, totalTracks: 1
[03/15 11:04:28  25267s] #spOpts: N=65 
[03/15 11:04:28  25267s] All LLGs are deleted
[03/15 11:04:28  25267s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3155.2M
[03/15 11:04:28  25267s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3155.2M
[03/15 11:04:28  25267s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3155.2M
[03/15 11:04:28  25267s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3155.2M
[03/15 11:04:28  25267s] Core basic site is core
[03/15 11:04:28  25267s] SiteArray: non-trimmed site array dimensions = 347 x 3135
[03/15 11:04:28  25267s] SiteArray: use 4,620,288 bytes
[03/15 11:04:28  25267s] SiteArray: current memory after site array memory allocation 3159.6M
[03/15 11:04:28  25267s] SiteArray: FP blocked sites are writable
[03/15 11:04:28  25267s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 11:04:28  25267s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3159.6M
[03/15 11:04:28  25267s] Process 20 wires and vias for routing blockage and capacity analysis
[03/15 11:04:28  25267s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:3159.6M
[03/15 11:04:28  25267s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.109, MEM:3159.6M
[03/15 11:04:28  25267s] OPERPROF:     Starting CMU at level 3, MEM:3159.6M
[03/15 11:04:28  25267s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:3159.6M
[03/15 11:04:28  25267s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.135, MEM:3159.6M
[03/15 11:04:28  25267s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3159.6MB).
[03/15 11:04:28  25267s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.263, MEM:3159.6M
[03/15 11:04:28  25267s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/15 11:04:28  25267s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/15 11:04:28  25267s] 	Cell FILL1_LL, site bcore.
[03/15 11:04:28  25267s] 	Cell FILL_NW_HH, site bcore.
[03/15 11:04:28  25267s] 	Cell FILL_NW_LL, site bcore.
[03/15 11:04:28  25267s] 	Cell LVLLHCD1, site bcore.
[03/15 11:04:28  25267s] 	Cell LVLLHCD2, site bcore.
[03/15 11:04:28  25267s] 	Cell LVLLHCD4, site bcore.
[03/15 11:04:28  25267s] 	Cell LVLLHCD8, site bcore.
[03/15 11:04:28  25267s] 	Cell LVLLHD1, site bcore.
[03/15 11:04:28  25267s] 	Cell LVLLHD2, site bcore.
[03/15 11:04:28  25267s] 	Cell LVLLHD4, site bcore.
[03/15 11:04:28  25267s] 	Cell LVLLHD8, site bcore.
[03/15 11:04:28  25267s] .
[03/15 11:04:28  25267s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3159.6M
[03/15 11:04:28  25267s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.250, REAL:0.249, MEM:3159.6M
[03/15 11:04:28  25268s] LayerId::1 widthSet size::4
[03/15 11:04:28  25268s] LayerId::2 widthSet size::4
[03/15 11:04:28  25268s] LayerId::3 widthSet size::4
[03/15 11:04:28  25268s] LayerId::4 widthSet size::4
[03/15 11:04:28  25268s] LayerId::5 widthSet size::4
[03/15 11:04:28  25268s] LayerId::6 widthSet size::4
[03/15 11:04:28  25268s] LayerId::7 widthSet size::4
[03/15 11:04:28  25268s] LayerId::8 widthSet size::4
[03/15 11:04:28  25268s] Initializing multi-corner capacitance tables ... 
[03/15 11:04:29  25268s] Initializing multi-corner resistance tables ...
[03/15 11:04:29  25268s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.308852 ; uaWl: 0.984294 ; uaWlH: 0.350055 ; aWlH: 0.013182 ; Pmax: 0.852200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 11:04:29  25268s] 
[03/15 11:04:29  25268s] Creating Lib Analyzer ...
[03/15 11:04:29  25268s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/15 11:04:29  25268s] Type 'man IMPOPT-7077' for more detail.
[03/15 11:04:29  25268s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 11:04:29  25268s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 11:04:29  25268s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 11:04:29  25268s] 
[03/15 11:04:30  25269s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:01:10 mem=3165.6M
[03/15 11:04:30  25269s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:01:10 mem=3165.6M
[03/15 11:04:30  25269s] Creating Lib Analyzer, finished. 
[03/15 11:04:30  25270s] Effort level <high> specified for reg2reg path_group
[03/15 11:04:32  25271s] AAE DB initialization (MEM=3173.17 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/15 11:04:32  25271s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 11:04:32  25272s] #################################################################################
[03/15 11:04:32  25272s] # Design Stage: PostRoute
[03/15 11:04:32  25272s] # Design Name: core
[03/15 11:04:32  25272s] # Design Mode: 65nm
[03/15 11:04:32  25272s] # Analysis Mode: MMMC OCV 
[03/15 11:04:32  25272s] # Parasitics Mode: SPEF/RCDB
[03/15 11:04:32  25272s] # Signoff Settings: SI On 
[03/15 11:04:32  25272s] #################################################################################
[03/15 11:04:35  25274s] AAE_INFO: 1 threads acquired from CTE.
[03/15 11:04:35  25274s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 3180.5M) ***
[03/15 11:04:37  25276s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3199.5M)
[03/15 11:04:37  25276s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 11:04:37  25276s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3199.5M)
[03/15 11:04:37  25276s] Starting SI iteration 2
[03/15 11:04:37  25276s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3199.5M) ***
[03/15 11:04:38  25277s]              0V	    VSS
[03/15 11:04:38  25277s]            0.9V	    VDD
[03/15 11:04:43  25282s] Processing average sequential pin duty cycle 
[03/15 11:04:43  25282s] Processing average sequential pin duty cycle 
[03/15 11:04:43  25282s] Initializing cpe interface
[03/15 11:04:45  25284s] Processing average sequential pin duty cycle 
[03/15 11:04:48  25287s] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 2682.8M, totSessionCpu=7:01:28 **
[03/15 11:04:48  25287s] Existing Dirty Nets : 0
[03/15 11:04:48  25287s] New Signature Flow (optDesignCheckOptions) ....
[03/15 11:04:48  25287s] #Taking db snapshot
[03/15 11:04:48  25287s] #Taking db snapshot ... done
[03/15 11:04:48  25287s] OPERPROF: Starting checkPlace at level 1, MEM:3212.7M
[03/15 11:04:48  25287s] z: 2, totalTracks: 1
[03/15 11:04:48  25287s] z: 4, totalTracks: 1
[03/15 11:04:48  25287s] z: 6, totalTracks: 1
[03/15 11:04:48  25287s] z: 8, totalTracks: 1
[03/15 11:04:48  25287s] #spOpts: N=65 
[03/15 11:04:48  25287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3212.7M
[03/15 11:04:48  25288s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:3212.7M
[03/15 11:04:48  25288s] Begin checking placement ... (start mem=3212.7M, init mem=3212.7M)
[03/15 11:04:48  25288s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3212.7M
[03/15 11:04:48  25288s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.004, MEM:3212.7M
[03/15 11:04:48  25288s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3212.7M
[03/15 11:04:48  25288s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.180, REAL:0.183, MEM:3212.7M
[03/15 11:04:48  25288s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3212.7M
[03/15 11:04:48  25288s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.030, MEM:3212.7M
[03/15 11:04:49  25288s] *info: Placed = 58953          (Fixed = 96)
[03/15 11:04:49  25288s] *info: Unplaced = 0           
[03/15 11:04:49  25288s] Placement Density:89.24%(349500/391624)
[03/15 11:04:49  25288s] Placement Density (including fixed std cells):89.24%(349500/391624)
[03/15 11:04:49  25288s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3212.7M
[03/15 11:04:49  25288s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:3208.3M
[03/15 11:04:49  25288s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=3208.3M)
[03/15 11:04:49  25288s] OPERPROF: Finished checkPlace at level 1, CPU:0.480, REAL:0.484, MEM:3208.3M
[03/15 11:04:49  25288s]  Initial DC engine is -> aae
[03/15 11:04:49  25288s]  
[03/15 11:04:49  25288s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 11:04:49  25288s]  
[03/15 11:04:49  25288s]  
[03/15 11:04:49  25288s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 11:04:49  25288s]  
[03/15 11:04:49  25288s] Reset EOS DB
[03/15 11:04:49  25288s] Ignoring AAE DB Resetting ...
[03/15 11:04:49  25288s]  Set Options for AAE Based Opt flow 
[03/15 11:04:49  25288s] *** optDesign -postRoute ***
[03/15 11:04:49  25288s] DRC Margin: user margin 0.0; extra margin 0
[03/15 11:04:49  25288s] Setup Target Slack: user slack 0
[03/15 11:04:49  25288s] Hold Target Slack: user slack 0
[03/15 11:04:49  25288s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 11:04:49  25288s] All LLGs are deleted
[03/15 11:04:49  25288s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3208.3M
[03/15 11:04:49  25288s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3208.3M
[03/15 11:04:49  25288s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3208.3M
[03/15 11:04:49  25288s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3208.3M
[03/15 11:04:49  25288s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3212.7M
[03/15 11:04:49  25288s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:3212.7M
[03/15 11:04:49  25288s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:3212.7M
[03/15 11:04:49  25288s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.127, MEM:3212.7M
[03/15 11:04:49  25288s] Include MVT Delays for Hold Opt
[03/15 11:04:49  25288s] Deleting Cell Server ...
[03/15 11:04:49  25288s] Deleting Lib Analyzer.
[03/15 11:04:49  25288s] ** INFO : this run is activating 'postRoute' automaton
[03/15 11:04:49  25288s] 
[03/15 11:04:49  25288s] Power view               = WC_VIEW
[03/15 11:04:49  25288s] Number of VT partitions  = 2
[03/15 11:04:49  25288s] Standard cells in design = 811
[03/15 11:04:49  25288s] Instances in design      = 55075
[03/15 11:04:49  25288s] 
[03/15 11:04:49  25288s] Instance distribution across the VT partitions:
[03/15 11:04:49  25288s] 
[03/15 11:04:49  25288s]  LVT : inst = 31812 (57.8%), cells = 335 (41.31%)
[03/15 11:04:49  25288s]    Lib tcbn65gpluswc        : inst = 31812 (57.8%)
[03/15 11:04:49  25288s] 
[03/15 11:04:49  25288s]  HVT : inst = 23263 (42.2%), cells = 461 (56.84%)
[03/15 11:04:49  25288s]    Lib tcbn65gpluswc        : inst = 23263 (42.2%)
[03/15 11:04:49  25288s] 
[03/15 11:04:49  25288s] Reporting took 0 sec
[03/15 11:04:49  25288s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 11:04:49  25288s] Extraction called for design 'core' of instances=58953 and nets=58965 using extraction engine 'postRoute' at effort level 'low' .
[03/15 11:04:49  25288s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 11:04:49  25288s] RC Extraction called in multi-corner(2) mode.
[03/15 11:04:49  25288s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 11:04:49  25288s] Process corner(s) are loaded.
[03/15 11:04:49  25288s]  Corner: Cmax
[03/15 11:04:49  25288s]  Corner: Cmin
[03/15 11:04:49  25288s] extractDetailRC Option : -outfile /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d -maxResLength 200  -extended
[03/15 11:04:49  25288s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 11:04:49  25288s]       RC Corner Indexes            0       1   
[03/15 11:04:49  25288s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 11:04:49  25288s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 11:04:49  25288s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 11:04:49  25288s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 11:04:49  25288s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 11:04:49  25288s] Shrink Factor                : 1.00000
[03/15 11:04:50  25290s] LayerId::1 widthSet size::4
[03/15 11:04:50  25290s] LayerId::2 widthSet size::4
[03/15 11:04:50  25290s] LayerId::3 widthSet size::4
[03/15 11:04:50  25290s] LayerId::4 widthSet size::4
[03/15 11:04:50  25290s] LayerId::5 widthSet size::4
[03/15 11:04:50  25290s] LayerId::6 widthSet size::4
[03/15 11:04:50  25290s] LayerId::7 widthSet size::4
[03/15 11:04:50  25290s] LayerId::8 widthSet size::4
[03/15 11:04:50  25290s] Initializing multi-corner capacitance tables ... 
[03/15 11:04:50  25290s] Initializing multi-corner resistance tables ...
[03/15 11:04:51  25290s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.308852 ; uaWl: 0.984294 ; uaWlH: 0.350055 ; aWlH: 0.013182 ; Pmax: 0.852200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 11:04:51  25290s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3203.7M)
[03/15 11:04:51  25291s] Creating parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for storing RC.
[03/15 11:04:52  25291s] Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 3282.4M)
[03/15 11:04:52  25292s] Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 3282.4M)
[03/15 11:04:53  25292s] Extracted 30.0003% (CPU Time= 0:00:02.9  MEM= 3282.4M)
[03/15 11:04:54  25293s] Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 3286.4M)
[03/15 11:04:56  25295s] Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 3286.4M)
[03/15 11:04:56  25296s] Extracted 60.0003% (CPU Time= 0:00:06.2  MEM= 3286.4M)
[03/15 11:04:57  25296s] Extracted 70.0002% (CPU Time= 0:00:06.7  MEM= 3286.4M)
[03/15 11:04:57  25297s] Extracted 80.0002% (CPU Time= 0:00:07.2  MEM= 3286.4M)
[03/15 11:04:58  25298s] Extracted 90.0002% (CPU Time= 0:00:08.2  MEM= 3286.4M)
[03/15 11:05:00  25300s] Extracted 100% (CPU Time= 0:00:10.2  MEM= 3286.4M)
[03/15 11:05:00  25300s] Number of Extracted Resistors     : 983268
[03/15 11:05:00  25300s] Number of Extracted Ground Cap.   : 981397
[03/15 11:05:00  25300s] Number of Extracted Coupling Cap. : 1704040
[03/15 11:05:00  25300s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3246.371M)
[03/15 11:05:00  25300s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 11:05:00  25300s]  Corner: Cmax
[03/15 11:05:00  25300s]  Corner: Cmin
[03/15 11:05:00  25300s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3246.4M)
[03/15 11:05:00  25300s] Creating parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb_Filter.rcdb.d' for storing RC.
[03/15 11:05:01  25301s] Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 58756 access done (mem: 3246.371M)
[03/15 11:05:01  25301s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3246.371M)
[03/15 11:05:01  25301s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3246.371M)
[03/15 11:05:01  25301s] processing rcdb (/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d) for hinst (top) of cell (core);
[03/15 11:05:02  25303s] Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 0 access done (mem: 3246.371M)
[03/15 11:05:02  25303s] Lumped Parasitic Loading Completed (total cpu=0:00:01.5, real=0:00:01.0, current mem=3246.371M)
[03/15 11:05:02  25303s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.3  Real Time: 0:00:13.0  MEM: 3246.371M)
[03/15 11:05:02  25303s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3246.371M)
[03/15 11:05:02  25303s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3246.4M)
[03/15 11:05:02  25303s] LayerId::1 widthSet size::4
[03/15 11:05:02  25303s] LayerId::2 widthSet size::4
[03/15 11:05:02  25303s] LayerId::3 widthSet size::4
[03/15 11:05:02  25303s] LayerId::4 widthSet size::4
[03/15 11:05:02  25303s] LayerId::5 widthSet size::4
[03/15 11:05:02  25303s] LayerId::6 widthSet size::4
[03/15 11:05:02  25303s] LayerId::7 widthSet size::4
[03/15 11:05:02  25303s] LayerId::8 widthSet size::4
[03/15 11:05:02  25303s] Initializing multi-corner capacitance tables ... 
[03/15 11:05:02  25303s] Initializing multi-corner resistance tables ...
[03/15 11:05:03  25303s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.308852 ; uaWl: 0.984294 ; uaWlH: 0.350055 ; aWlH: 0.013182 ; Pmax: 0.852200 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 11:05:03  25304s] Start AAE Lib Loading. (MEM=3246.37)
[03/15 11:05:03  25304s] End AAE Lib Loading. (MEM=3265.45 CPU=0:00:00.0 Real=0:00:00.0)
[03/15 11:05:03  25304s] End AAE Lib Interpolated Model. (MEM=3265.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:05:03  25304s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 11:05:03  25304s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 11:05:03  25304s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/15 11:05:03  25304s] Starting delay calculation for Hold views
[03/15 11:05:03  25304s] #################################################################################
[03/15 11:05:03  25304s] # Design Stage: PostRoute
[03/15 11:05:03  25304s] # Design Name: core
[03/15 11:05:03  25304s] # Design Mode: 65nm
[03/15 11:05:03  25304s] # Analysis Mode: MMMC OCV 
[03/15 11:05:03  25304s] # Parasitics Mode: SPEF/RCDB
[03/15 11:05:03  25304s] # Signoff Settings: SI Off 
[03/15 11:05:03  25304s] #################################################################################
[03/15 11:05:03  25304s] AAE_INFO: 1 threads acquired from CTE.
[03/15 11:05:03  25304s] Calculate late delays in OCV mode...
[03/15 11:05:03  25304s] Calculate early delays in OCV mode...
[03/15 11:05:03  25304s] Topological Sorting (REAL = 0:00:01.0, MEM = 8.9M, InitMEM = 0.4M)
[03/15 11:05:03  25304s] Start delay calculation (fullDC) (1 T). (MEM=8.86328)
[03/15 11:05:03  25304s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 11:05:03  25304s] End AAE Lib Interpolated Model. (MEM=28.5898 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:05:03  25304s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 11:05:03  25304s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 58778. 
[03/15 11:05:03  25304s] Total number of fetched objects 58778
[03/15 11:05:03  25304s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 11:05:03  25304s] End delay calculation. (MEM=0 CPU=0:00:09.8 REAL=0:00:10.0)
[03/15 11:05:03  25304s] End delay calculation (fullDC). (MEM=0 CPU=0:00:11.5 REAL=0:00:11.0)
[03/15 11:05:03  25304s] *** CDM Built up (cpu=0:00:12.0  real=0:00:12.0  mem= 0.0M) ***
[03/15 11:05:03  25304s] *** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:01:13 mem=0.0M)
[03/15 11:05:03  25304s] Done building cte hold timing graph (HoldAware) cpu=0:00:17.2 real=0:00:17.0 totSessionCpu=0:01:13 mem=0.0M ***
[03/15 11:05:03  25304s] *** QThread HoldInit [finish] : cpu/real = 0:00:19.1/0:00:19.0 (1.0), mem = 0.0M
[03/15 11:05:03  25304s] 
[03/15 11:05:03  25304s] =============================================================================================
[03/15 11:05:03  25304s]  Step TAT Report for QThreadWorker #1
[03/15 11:05:03  25304s] =============================================================================================
[03/15 11:05:03  25304s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:05:03  25304s] ---------------------------------------------------------------------------------------------
[03/15 11:05:03  25304s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:05:03  25304s] [ TimingUpdate           ]      1   0:00:02.3  (  12.1 % )     0:00:14.3 /  0:00:14.4    1.0
[03/15 11:05:03  25304s] [ FullDelayCalc          ]      1   0:00:12.0  (  63.2 % )     0:00:12.0 /  0:00:12.1    1.0
[03/15 11:05:03  25304s] [ SlackTraversorInit     ]      1   0:00:01.4  (   7.2 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 11:05:03  25304s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:05:03  25304s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:05:03  25304s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:05:03  25304s] [ MISC                   ]          0:00:03.3  (  17.5 % )     0:00:03.3 /  0:00:03.3    1.0
[03/15 11:05:03  25304s] ---------------------------------------------------------------------------------------------
[03/15 11:05:03  25304s]  QThreadWorker #1 TOTAL             0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:19.1    1.0
[03/15 11:05:03  25304s] ---------------------------------------------------------------------------------------------
[03/15 11:05:03  25304s] 
[03/15 11:05:22  25322s]  
_______________________________________________________________________
[03/15 11:05:25  25324s] Starting delay calculation for Setup views
[03/15 11:05:25  25324s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 11:05:25  25325s] #################################################################################
[03/15 11:05:25  25325s] # Design Stage: PostRoute
[03/15 11:05:25  25325s] # Design Name: core
[03/15 11:05:25  25325s] # Design Mode: 65nm
[03/15 11:05:25  25325s] # Analysis Mode: MMMC OCV 
[03/15 11:05:25  25325s] # Parasitics Mode: SPEF/RCDB
[03/15 11:05:25  25325s] # Signoff Settings: SI On 
[03/15 11:05:25  25325s] #################################################################################
[03/15 11:05:26  25325s] AAE_INFO: 1 threads acquired from CTE.
[03/15 11:05:26  25325s] Setting infinite Tws ...
[03/15 11:05:26  25325s] First Iteration Infinite Tw... 
[03/15 11:05:26  25325s] Calculate early delays in OCV mode...
[03/15 11:05:26  25325s] Calculate late delays in OCV mode...
[03/15 11:05:26  25326s] Topological Sorting (REAL = 0:00:00.0, MEM = 3273.9M, InitMEM = 3265.4M)
[03/15 11:05:26  25326s] Start delay calculation (fullDC) (1 T). (MEM=3273.86)
[03/15 11:05:27  25326s] End AAE Lib Interpolated Model. (MEM=3285.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:05:44  25344s] Total number of fetched objects 58778
[03/15 11:05:44  25344s] AAE_INFO-618: Total number of nets in the design is 58965,  99.7 percent of the nets selected for SI analysis
[03/15 11:05:45  25344s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/15 11:05:45  25344s] End delay calculation. (MEM=3341.16 CPU=0:00:17.1 REAL=0:00:17.0)
[03/15 11:05:45  25344s] End delay calculation (fullDC). (MEM=3314.08 CPU=0:00:18.8 REAL=0:00:19.0)
[03/15 11:05:45  25344s] *** CDM Built up (cpu=0:00:19.7  real=0:00:20.0  mem= 3314.1M) ***
[03/15 11:05:48  25348s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3314.1M)
[03/15 11:05:48  25348s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 11:05:49  25348s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3314.1M)
[03/15 11:05:49  25348s] 
[03/15 11:05:49  25348s] Executing IPO callback for view pruning ..
[03/15 11:05:49  25349s] Starting SI iteration 2
[03/15 11:05:50  25349s] Calculate early delays in OCV mode...
[03/15 11:05:50  25349s] Calculate late delays in OCV mode...
[03/15 11:05:50  25349s] Start delay calculation (fullDC) (1 T). (MEM=3262.2)
[03/15 11:05:50  25349s] End AAE Lib Interpolated Model. (MEM=3262.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:05:57  25357s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 11:05:57  25357s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 58778. 
[03/15 11:05:57  25357s] Total number of fetched objects 58778
[03/15 11:05:57  25357s] AAE_INFO-618: Total number of nets in the design is 58965,  15.6 percent of the nets selected for SI analysis
[03/15 11:05:57  25357s] End delay calculation. (MEM=3268.35 CPU=0:00:07.6 REAL=0:00:07.0)
[03/15 11:05:57  25357s] End delay calculation (fullDC). (MEM=3268.35 CPU=0:00:07.9 REAL=0:00:07.0)
[03/15 11:05:57  25357s] *** CDM Built up (cpu=0:00:08.0  real=0:00:07.0  mem= 3268.3M) ***
[03/15 11:06:01  25360s] *** Done Building Timing Graph (cpu=0:00:36.2 real=0:00:36.0 totSessionCpu=7:02:41 mem=3268.3M)
[03/15 11:06:01  25361s] End AAE Lib Interpolated Model. (MEM=3268.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:06:01  25361s] ** Profile ** Start :  cpu=0:00:00.0, mem=3268.3M
[03/15 11:06:01  25361s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3268.3M
[03/15 11:06:01  25361s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.109, MEM:3268.3M
[03/15 11:06:01  25361s] ** Profile ** Other data :  cpu=0:00:00.3, mem=3268.3M
[03/15 11:06:02  25362s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3268.3M
[03/15 11:06:03  25363s] ** Profile ** DRVs :  cpu=0:00:01.1, mem=3283.6M
[03/15 11:06:03  25363s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.014  | -0.370  | -1.014  |
|           TNS (ns):|-436.932 |-297.732 |-139.200 |
|    Violating Paths:|  2582   |  2422   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.429%
       (89.244% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:38, real = 0:01:37, mem = 2824.6M, totSessionCpu=7:02:43 **
[03/15 11:06:03  25363s] Setting latch borrow mode to budget during optimization.
[03/15 11:06:07  25367s] Info: Done creating the CCOpt slew target map.
[03/15 11:06:07  25367s] Glitch fixing enabled
[03/15 11:06:07  25367s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 11:06:07  25367s] optDesignOneStep: Power Flow
[03/15 11:06:07  25367s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 11:06:07  25367s] Running CCOpt-PRO on entire clock network
[03/15 11:06:07  25367s] Net route status summary:
[03/15 11:06:07  25367s]   Clock:       251 (unrouted=0, trialRouted=0, noStatus=0, routed=251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 11:06:07  25367s]   Non-clock: 58714 (unrouted=209, trialRouted=0, noStatus=0, routed=58505, fixed=0, [crossesIlmBoundary=0, tooFewTerms=209, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 11:06:07  25367s] Clock tree cells fixed by user: 0 out of 250 (0%)
[03/15 11:06:07  25367s] PRO...
[03/15 11:06:07  25367s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/15 11:06:07  25367s] Initializing clock structures...
[03/15 11:06:07  25367s]   Creating own balancer
[03/15 11:06:07  25367s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/15 11:06:07  25367s]   Removing CTS place status from clock tree and sinks.
[03/15 11:06:07  25367s]   Removed CTS place status from 96 clock cells (out of 252 ) and 0 clock sinks (out of 0 ).
[03/15 11:06:07  25367s]   Initializing legalizer
[03/15 11:06:07  25367s]   Using cell based legalization.
[03/15 11:06:07  25367s] OPERPROF: Starting DPlace-Init at level 1, MEM:3255.2M
[03/15 11:06:07  25367s] z: 2, totalTracks: 1
[03/15 11:06:07  25367s] z: 4, totalTracks: 1
[03/15 11:06:07  25367s] z: 6, totalTracks: 1
[03/15 11:06:07  25367s] z: 8, totalTracks: 1
[03/15 11:06:07  25367s] #spOpts: N=65 mergeVia=F 
[03/15 11:06:08  25367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3255.2M
[03/15 11:06:08  25367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.135, MEM:3255.2M
[03/15 11:06:08  25367s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3255.2MB).
[03/15 11:06:08  25367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.240, MEM:3255.2M
[03/15 11:06:08  25367s] (I)       Load db... (mem=3255.2M)
[03/15 11:06:08  25367s] (I)       Read data from FE... (mem=3255.2M)
[03/15 11:06:08  25367s] (I)       Read nodes and places... (mem=3255.2M)
[03/15 11:06:08  25368s] (I)       Number of ignored instance 0
[03/15 11:06:08  25368s] (I)       Number of inbound cells 0
[03/15 11:06:08  25368s] (I)       numMoveCells=58953, numMacros=0  numPads=331  numMultiRowHeightInsts=0
[03/15 11:06:08  25368s] (I)       cell height: 3600, count: 58953
[03/15 11:06:08  25368s] (I)       Done Read nodes and places (cpu=0.100s, mem=3270.0M)
[03/15 11:06:08  25368s] (I)       Read rows... (mem=3270.0M)
[03/15 11:06:08  25368s] (I)       Done Read rows (cpu=0.000s, mem=3270.0M)
[03/15 11:06:08  25368s] (I)       Done Read data from FE (cpu=0.100s, mem=3270.0M)
[03/15 11:06:08  25368s] (I)       Done Load db (cpu=0.100s, mem=3270.0M)
[03/15 11:06:08  25368s] (I)       Constructing placeable region... (mem=3270.0M)
[03/15 11:06:08  25368s] (I)       Constructing bin map
[03/15 11:06:08  25368s] (I)       Initialize bin information with width=36000 height=36000
[03/15 11:06:08  25368s] (I)       Done constructing bin map
[03/15 11:06:08  25368s] (I)       Removing 0 blocked bin with high fixed inst density
[03/15 11:06:08  25368s] (I)       Compute region effective width... (mem=3270.0M)
[03/15 11:06:08  25368s] (I)       Done Compute region effective width (cpu=0.000s, mem=3270.0M)
[03/15 11:06:08  25368s] (I)       Done Constructing placeable region (cpu=0.020s, mem=3270.0M)
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]   Reconstructing clock tree datastructures...
[03/15 11:06:08  25368s]     Validating CTS configuration...
[03/15 11:06:08  25368s]     Checking module port directions...
[03/15 11:06:08  25368s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 11:06:08  25368s]     Non-default CCOpt properties:
[03/15 11:06:08  25368s]     adjacent_rows_legal: true (default: false)
[03/15 11:06:08  25368s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/15 11:06:08  25368s]     cell_density is set for at least one key
[03/15 11:06:08  25368s]     cell_halo_rows: 0 (default: 1)
[03/15 11:06:08  25368s]     cell_halo_sites: 0 (default: 4)
[03/15 11:06:08  25368s]     clock_nets_detailed_routed: 1 (default: false)
[03/15 11:06:08  25368s]     cloning_copy_activity: 1 (default: false)
[03/15 11:06:08  25368s]     force_design_routing_status: 1 (default: auto)
[03/15 11:06:08  25368s]     primary_delay_corner: WC (default: )
[03/15 11:06:08  25368s]     route_type is set for at least one key
[03/15 11:06:08  25368s]     target_insertion_delay is set for at least one key
[03/15 11:06:08  25368s]     target_skew is set for at least one key
[03/15 11:06:08  25368s]     target_skew_wire is set for at least one key
[03/15 11:06:08  25368s]     update_io_latency: 0 (default: true)
[03/15 11:06:08  25368s]     Route type trimming info:
[03/15 11:06:08  25368s]       No route type modifications were made.
[03/15 11:06:08  25368s] (I)       Initializing Steiner engine. 
[03/15 11:06:08  25368s] End AAE Lib Interpolated Model. (MEM=3283.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:06:08  25368s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/15 11:06:08  25368s]     Original list had 9 cells:
[03/15 11:06:08  25368s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 11:06:08  25368s]     Library trimming was not able to trim any cells:
[03/15 11:06:08  25368s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 11:06:08  25368s]     Accumulated time to calculate placeable region: 0
[03/15 11:06:08  25368s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/15 11:06:08  25368s]     Original list had 8 cells:
[03/15 11:06:08  25368s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 11:06:08  25368s]     Library trimming was not able to trim any cells:
[03/15 11:06:08  25368s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 11:06:08  25368s]     Accumulated time to calculate placeable region: 0
[03/15 11:06:09  25369s]     Clock tree balancer configuration for clock_tree clk:
[03/15 11:06:09  25369s]     Non-default CCOpt properties:
[03/15 11:06:09  25369s]       cell_density: 1 (default: 0.75)
[03/15 11:06:09  25369s]       route_type (leaf): default_route_type_leaf (default: default)
[03/15 11:06:09  25369s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/15 11:06:09  25369s]       route_type (top): default_route_type_nonleaf (default: default)
[03/15 11:06:09  25369s]     For power domain auto-default:
[03/15 11:06:09  25369s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 11:06:09  25369s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 11:06:09  25369s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/15 11:06:09  25369s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 391624.200um^2
[03/15 11:06:09  25369s]     Top Routing info:
[03/15 11:06:09  25369s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 11:06:09  25369s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/15 11:06:09  25369s]     Trunk Routing info:
[03/15 11:06:09  25369s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 11:06:09  25369s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 11:06:09  25369s]     Leaf Routing info:
[03/15 11:06:09  25369s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/15 11:06:09  25369s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 11:06:09  25369s]     For timing_corner WC:setup, late and power domain auto-default:
[03/15 11:06:09  25369s]       Slew time target (leaf):    0.105ns
[03/15 11:06:09  25369s]       Slew time target (trunk):   0.105ns
[03/15 11:06:09  25369s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/15 11:06:09  25369s]       Buffer unit delay: 0.057ns
[03/15 11:06:09  25369s]       Buffer max distance: 562.449um
[03/15 11:06:09  25369s]     Fastest wire driving cells and distances:
[03/15 11:06:09  25369s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/15 11:06:09  25369s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/15 11:06:09  25369s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     Logic Sizing Table:
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     ----------------------------------------------------------
[03/15 11:06:09  25369s]     Cell    Instance count    Source    Eligible library cells
[03/15 11:06:09  25369s]     ----------------------------------------------------------
[03/15 11:06:09  25369s]       (empty table)
[03/15 11:06:09  25369s]     ----------------------------------------------------------
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     Clock tree balancer configuration for skew_group clk/CON:
[03/15 11:06:09  25369s]       Sources:                     pin clk
[03/15 11:06:09  25369s]       Total number of sinks:       9104
[03/15 11:06:09  25369s]       Delay constrained sinks:     9104
[03/15 11:06:09  25369s]       Non-leaf sinks:              0
[03/15 11:06:09  25369s]       Ignore pins:                 0
[03/15 11:06:09  25369s]      Timing corner WC:setup.late:
[03/15 11:06:09  25369s]       Skew target:                 0.057ns
[03/15 11:06:09  25369s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 11:06:09  25369s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 11:06:09  25369s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 11:06:09  25369s]     Primary reporting skew groups are:
[03/15 11:06:09  25369s]     skew_group clk/CON with 9104 clock sinks
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     Via Selection for Estimated Routes (rule default):
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     --------------------------------------------------------------
[03/15 11:06:09  25369s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/15 11:06:09  25369s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/15 11:06:09  25369s]     --------------------------------------------------------------
[03/15 11:06:09  25369s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/15 11:06:09  25369s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/15 11:06:09  25369s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/15 11:06:09  25369s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/15 11:06:09  25369s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/15 11:06:09  25369s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/15 11:06:09  25369s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/15 11:06:09  25369s]     --------------------------------------------------------------
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     No ideal or dont_touch nets found in the clock tree
[03/15 11:06:09  25369s]     No dont_touch hnets found in the clock tree
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     Filtering reasons for cell type: buffer
[03/15 11:06:09  25369s]     =======================================
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/15 11:06:09  25369s]     Clock trees    Power domain    Reason                         Library cells
[03/15 11:06:09  25369s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/15 11:06:09  25369s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/15 11:06:09  25369s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     Filtering reasons for cell type: inverter
[03/15 11:06:09  25369s]     =========================================
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     --------------------------------------------------------------------------------------------------------------------------------
[03/15 11:06:09  25369s]     Clock trees    Power domain    Reason                         Library cells
[03/15 11:06:09  25369s]     --------------------------------------------------------------------------------------------------------------------------------
[03/15 11:06:09  25369s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/15 11:06:09  25369s]     --------------------------------------------------------------------------------------------------------------------------------
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     
[03/15 11:06:09  25369s]     Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
[03/15 11:06:09  25369s]     CCOpt configuration status: all checks passed.
[03/15 11:06:09  25369s]   Reconstructing clock tree datastructures done.
[03/15 11:06:09  25369s] Initializing clock structures done.
[03/15 11:06:09  25369s] PRO...
[03/15 11:06:09  25369s]   PRO active optimizations:
[03/15 11:06:09  25369s]    - DRV fixing with cell sizing
[03/15 11:06:09  25369s]   
[03/15 11:06:09  25369s]   Detected clock skew data from CTS
[03/15 11:06:09  25369s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 11:06:10  25370s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 11:06:10  25370s]   Clock DAG stats PRO initial state:
[03/15 11:06:10  25370s]     cell counts      : b=244, i=6, icg=0, nicg=0, l=0, total=250
[03/15 11:06:10  25370s]     cell areas       : b=1603.080um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1650.600um^2
[03/15 11:06:10  25370s]     cell capacitance : b=0.883pF, i=0.101pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.984pF
[03/15 11:06:10  25370s]     sink capacitance : count=9104, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 11:06:10  25370s]     wire capacitance : top=0.000pF, trunk=0.616pF, leaf=5.647pF, total=6.263pF
[03/15 11:06:10  25370s]     wire lengths     : top=0.000um, trunk=4597.250um, leaf=36753.800um, total=41351.050um
[03/15 11:06:10  25370s]     hp wire lengths  : top=0.000um, trunk=3813.200um, leaf=9750.200um, total=13563.400um
[03/15 11:06:10  25370s]   Clock DAG net violations PRO initial state:
[03/15 11:06:10  25370s]     Remaining Transition : {count=2, worst=[0.005ns, 0.003ns]} avg=0.004ns sd=0.001ns sum=0.007ns
[03/15 11:06:10  25370s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/15 11:06:10  25370s]     Trunk : target=0.105ns count=130 avg=0.037ns sd=0.023ns min=0.010ns max=0.086ns {103 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 11:06:10  25370s]     Leaf  : target=0.105ns count=121 avg=0.078ns sd=0.028ns min=0.018ns max=0.110ns {23 <= 0.063ns, 4 <= 0.084ns, 80 <= 0.094ns, 9 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 11:06:10  25370s]   Clock DAG library cell distribution PRO initial state {count}:
[03/15 11:06:10  25370s]      Bufs: BUFFD16: 7 CKBD16: 128 BUFFD12: 3 CKBD12: 4 BUFFD4: 3 CKBD4: 1 CKBD3: 14 BUFFD2: 4 CKBD2: 17 BUFFD1: 25 CKBD1: 17 BUFFD0: 5 CKBD0: 16 
[03/15 11:06:10  25370s]      Invs: INVD16: 4 CKND16: 2 
[03/15 11:06:10  25370s]   Primary reporting skew groups PRO initial state:
[03/15 11:06:10  25370s]     skew_group default.clk/CON: unconstrained
[03/15 11:06:10  25370s]         min path sink: qmem_instance/memory5_reg_56_/CP
[03/15 11:06:10  25370s]         max path sink: ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/CP
[03/15 11:06:10  25370s]   Skew group summary PRO initial state:
[03/15 11:06:10  25370s]     skew_group clk/CON: insertion delay [min=0.375, max=1.391, avg=0.584, sd=0.302], skew [1.016 vs 0.057*], 63.1% {0.376, 0.433} (wid=0.037 ws=0.025) (gid=1.362 gs=1.002)
[03/15 11:06:10  25370s]   Recomputing CTS skew targets...
[03/15 11:06:10  25370s]   Resolving skew group constraints...
[03/15 11:06:11  25371s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/15 11:06:11  25371s]   Resolving skew group constraints done.
[03/15 11:06:11  25371s]   Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/15 11:06:11  25371s]   Fixing DRVs...
[03/15 11:06:11  25371s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/15 11:06:11  25371s]   CCOpt-PRO: considered: 251, tested: 251, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   PRO Statistics: Fix DRVs (cell sizing):
[03/15 11:06:11  25371s]   =======================================
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Cell changes by Net Type:
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   -------------------------------------------------------------------------------------------------------------------
[03/15 11:06:11  25371s]   Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/15 11:06:11  25371s]   -------------------------------------------------------------------------------------------------------------------
[03/15 11:06:11  25371s]   top                0                    0           0            0                    0                  0
[03/15 11:06:11  25371s]   trunk              0                    0           0            0                    0                  0
[03/15 11:06:11  25371s]   leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[03/15 11:06:11  25371s]   -------------------------------------------------------------------------------------------------------------------
[03/15 11:06:11  25371s]   Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[03/15 11:06:11  25371s]   -------------------------------------------------------------------------------------------------------------------
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[03/15 11:06:11  25371s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Clock DAG stats PRO after DRV fixing:
[03/15 11:06:11  25371s]     cell counts      : b=244, i=6, icg=0, nicg=0, l=0, total=250
[03/15 11:06:11  25371s]     cell areas       : b=1603.080um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1650.600um^2
[03/15 11:06:11  25371s]     cell capacitance : b=0.883pF, i=0.101pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.984pF
[03/15 11:06:11  25371s]     sink capacitance : count=9104, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 11:06:11  25371s]     wire capacitance : top=0.000pF, trunk=0.616pF, leaf=5.647pF, total=6.263pF
[03/15 11:06:11  25371s]     wire lengths     : top=0.000um, trunk=4597.250um, leaf=36753.800um, total=41351.050um
[03/15 11:06:11  25371s]     hp wire lengths  : top=0.000um, trunk=3813.200um, leaf=9750.200um, total=13563.400um
[03/15 11:06:11  25371s]   Clock DAG net violations PRO after DRV fixing:
[03/15 11:06:11  25371s]     Remaining Transition : {count=2, worst=[0.005ns, 0.003ns]} avg=0.004ns sd=0.001ns sum=0.007ns
[03/15 11:06:11  25371s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/15 11:06:11  25371s]     Trunk : target=0.105ns count=130 avg=0.037ns sd=0.023ns min=0.010ns max=0.086ns {103 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 11:06:11  25371s]     Leaf  : target=0.105ns count=121 avg=0.078ns sd=0.028ns min=0.018ns max=0.110ns {23 <= 0.063ns, 4 <= 0.084ns, 80 <= 0.094ns, 9 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 11:06:11  25371s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/15 11:06:11  25371s]      Bufs: BUFFD16: 7 CKBD16: 128 BUFFD12: 3 CKBD12: 4 BUFFD4: 3 CKBD4: 1 CKBD3: 14 BUFFD2: 4 CKBD2: 17 BUFFD1: 25 CKBD1: 17 BUFFD0: 5 CKBD0: 16 
[03/15 11:06:11  25371s]      Invs: INVD16: 4 CKND16: 2 
[03/15 11:06:11  25371s]   Primary reporting skew groups PRO after DRV fixing:
[03/15 11:06:11  25371s]     skew_group default.clk/CON: unconstrained
[03/15 11:06:11  25371s]         min path sink: qmem_instance/memory5_reg_56_/CP
[03/15 11:06:11  25371s]         max path sink: ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/CP
[03/15 11:06:11  25371s]   Skew group summary PRO after DRV fixing:
[03/15 11:06:11  25371s]     skew_group clk/CON: insertion delay [min=0.375, max=1.391, avg=0.584, sd=0.302], skew [1.016 vs 0.057*], 63.1% {0.376, 0.433} (wid=0.037 ws=0.025) (gid=1.362 gs=1.002)
[03/15 11:06:11  25371s]   Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Slew Diagnostics: After DRV fixing
[03/15 11:06:11  25371s]   ==================================
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Global Causes:
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   -------------------------------------
[03/15 11:06:11  25371s]   Cause
[03/15 11:06:11  25371s]   -------------------------------------
[03/15 11:06:11  25371s]   DRV fixing with buffering is disabled
[03/15 11:06:11  25371s]   -------------------------------------
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Top 5 overslews:
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   ------------------------------------------------------------------------------------
[03/15 11:06:11  25371s]   Overslew    Causes                                    Driving Pin
[03/15 11:06:11  25371s]   ------------------------------------------------------------------------------------
[03/15 11:06:11  25371s]   0.005ns     Inst already optimally sized (BUFFD16)    ofifo_inst/FE_USKC3946_CTS_1/Z
[03/15 11:06:11  25371s]   0.003ns     Inst already optimally sized (CKBD16)     ofifo_inst/FE_USKC3996_CTS_9/Z
[03/15 11:06:11  25371s]   ------------------------------------------------------------------------------------
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   ------------------------------------------
[03/15 11:06:11  25371s]   Cause                           Occurences
[03/15 11:06:11  25371s]   ------------------------------------------
[03/15 11:06:11  25371s]   Inst already optimally sized        2
[03/15 11:06:11  25371s]   ------------------------------------------
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Violation diagnostics counts from the 2 nodes that have violations:
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   ------------------------------------------
[03/15 11:06:11  25371s]   Cause                           Occurences
[03/15 11:06:11  25371s]   ------------------------------------------
[03/15 11:06:11  25371s]   Inst already optimally sized        2
[03/15 11:06:11  25371s]   ------------------------------------------
[03/15 11:06:11  25371s]   
[03/15 11:06:11  25371s]   Reconnecting optimized routes...
[03/15 11:06:11  25371s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 11:06:11  25371s]   Set dirty flag on 4 insts, 8 nets
[03/15 11:06:11  25371s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 11:06:11  25371s] End AAE Lib Interpolated Model. (MEM=3321.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:06:12  25371s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 11:06:12  25371s]   Clock DAG stats PRO final:
[03/15 11:06:12  25371s]     cell counts      : b=244, i=6, icg=0, nicg=0, l=0, total=250
[03/15 11:06:12  25371s]     cell areas       : b=1603.080um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1650.600um^2
[03/15 11:06:12  25371s]     cell capacitance : b=0.883pF, i=0.101pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.984pF
[03/15 11:06:12  25371s]     sink capacitance : count=9104, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 11:06:12  25371s]     wire capacitance : top=0.000pF, trunk=0.616pF, leaf=5.647pF, total=6.263pF
[03/15 11:06:12  25371s]     wire lengths     : top=0.000um, trunk=4597.250um, leaf=36753.800um, total=41351.050um
[03/15 11:06:12  25371s]     hp wire lengths  : top=0.000um, trunk=3813.200um, leaf=9750.200um, total=13563.400um
[03/15 11:06:12  25371s]   Clock DAG net violations PRO final:
[03/15 11:06:12  25371s]     Remaining Transition : {count=2, worst=[0.005ns, 0.003ns]} avg=0.004ns sd=0.001ns sum=0.007ns
[03/15 11:06:12  25371s]   Clock DAG primary half-corner transition distribution PRO final:
[03/15 11:06:12  25371s]     Trunk : target=0.105ns count=130 avg=0.037ns sd=0.023ns min=0.010ns max=0.086ns {103 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/15 11:06:12  25371s]     Leaf  : target=0.105ns count=121 avg=0.078ns sd=0.028ns min=0.018ns max=0.110ns {23 <= 0.063ns, 4 <= 0.084ns, 80 <= 0.094ns, 9 <= 0.100ns, 3 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 11:06:12  25371s]   Clock DAG library cell distribution PRO final {count}:
[03/15 11:06:12  25371s]      Bufs: BUFFD16: 7 CKBD16: 128 BUFFD12: 3 CKBD12: 4 BUFFD4: 3 CKBD4: 1 CKBD3: 14 BUFFD2: 4 CKBD2: 17 BUFFD1: 25 CKBD1: 17 BUFFD0: 5 CKBD0: 16 
[03/15 11:06:12  25371s]      Invs: INVD16: 4 CKND16: 2 
[03/15 11:06:12  25371s]   Primary reporting skew groups PRO final:
[03/15 11:06:12  25371s]     skew_group default.clk/CON: unconstrained
[03/15 11:06:12  25371s]         min path sink: qmem_instance/memory5_reg_56_/CP
[03/15 11:06:12  25371s]         max path sink: ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/CP
[03/15 11:06:12  25372s]   Skew group summary PRO final:
[03/15 11:06:12  25372s]     skew_group clk/CON: insertion delay [min=0.375, max=1.391, avg=0.584, sd=0.302], skew [1.016 vs 0.057*], 63.1% {0.376, 0.433} (wid=0.037 ws=0.025) (gid=1.362 gs=1.002)
[03/15 11:06:12  25372s] PRO done.
[03/15 11:06:12  25372s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/15 11:06:12  25372s] numClockCells = 252, numClockCellsFixed = 0, numClockCellsRestored = 96, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/15 11:06:12  25372s] Net route status summary:
[03/15 11:06:12  25372s]   Clock:       251 (unrouted=0, trialRouted=0, noStatus=0, routed=251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 11:06:12  25372s]   Non-clock: 58714 (unrouted=209, trialRouted=0, noStatus=0, routed=58505, fixed=0, [crossesIlmBoundary=0, tooFewTerms=209, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 11:06:12  25372s] Updating delays...
[03/15 11:06:13  25372s] Updating delays done.
[03/15 11:06:13  25372s] PRO done. (took cpu=0:00:05.2 real=0:00:05.2)
[03/15 11:06:13  25372s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3360.0M
[03/15 11:06:13  25373s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.240, REAL:0.247, MEM:3360.0M
[03/15 11:06:14  25374s] skipped the cell partition in DRV
[03/15 11:06:14  25374s] <optDesign CMD> fixdrv  all VT Cells
[03/15 11:06:14  25374s] Leakage Power Opt: re-selecting buf/inv list 
[03/15 11:06:14  25374s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/15 11:06:14  25374s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 11:06:14  25374s] optDesignOneStep: Power Flow
[03/15 11:06:14  25374s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 11:06:14  25374s] **INFO: Start fixing DRV (Mem = 3255.99M) ...
[03/15 11:06:14  25374s] Begin: GigaOpt DRV Optimization
[03/15 11:06:14  25374s] Glitch fixing enabled
[03/15 11:06:14  25374s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/15 11:06:14  25374s] Info: 251 clock nets excluded from IPO operation.
[03/15 11:06:15  25374s] End AAE Lib Interpolated Model. (MEM=3255.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:06:15  25374s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:02:54.8/12:28:20.7 (0.6), mem = 3256.0M
[03/15 11:06:15  25374s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.35
[03/15 11:06:15  25375s] (I,S,L,T): WC_VIEW: 156.508, 68.2437, 3.31569, 228.068
[03/15 11:06:15  25375s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 11:06:15  25375s] ### Creating PhyDesignMc. totSessionCpu=7:02:55 mem=3256.0M
[03/15 11:06:15  25375s] OPERPROF: Starting DPlace-Init at level 1, MEM:3256.0M
[03/15 11:06:15  25375s] z: 2, totalTracks: 1
[03/15 11:06:15  25375s] z: 4, totalTracks: 1
[03/15 11:06:15  25375s] z: 6, totalTracks: 1
[03/15 11:06:15  25375s] z: 8, totalTracks: 1
[03/15 11:06:15  25375s] #spOpts: N=65 mergeVia=F 
[03/15 11:06:15  25375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3256.0M
[03/15 11:06:15  25375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.132, MEM:3256.0M
[03/15 11:06:15  25375s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3256.0MB).
[03/15 11:06:15  25375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.250, MEM:3256.0M
[03/15 11:06:16  25375s] TotalInstCnt at PhyDesignMc Initialization: 55,075
[03/15 11:06:16  25375s] ### Creating PhyDesignMc, finished. totSessionCpu=7:02:56 mem=3256.0M
[03/15 11:06:16  25375s] ### Creating RouteCongInterface, started
[03/15 11:06:16  25376s] ### Creating LA Mngr. totSessionCpu=7:02:56 mem=3388.8M
[03/15 11:06:17  25377s] ### Creating LA Mngr, finished. totSessionCpu=7:02:57 mem=3404.8M
[03/15 11:06:17  25377s] ### Creating RouteCongInterface, finished
[03/15 11:06:17  25377s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 11:06:17  25377s] 
[03/15 11:06:17  25377s] Creating Lib Analyzer ...
[03/15 11:06:17  25377s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 11:06:17  25377s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 11:06:17  25377s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 11:06:17  25377s] 
[03/15 11:06:19  25378s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:02:59 mem=3404.8M
[03/15 11:06:19  25378s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:02:59 mem=3404.8M
[03/15 11:06:19  25378s] Creating Lib Analyzer, finished. 
[03/15 11:06:22  25382s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/15 11:06:22  25382s] **INFO: Disabling fanout fix in postRoute stage.
[03/15 11:06:22  25382s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3423.9M
[03/15 11:06:22  25382s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3423.9M
[03/15 11:06:22  25382s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 11:06:22  25382s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/15 11:06:22  25382s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 11:06:22  25382s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/15 11:06:22  25382s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 11:06:23  25383s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 11:06:24  25384s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.01|  -437.13|       0|       0|       0|  89.24|          |         |
[03/15 11:06:24  25384s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 11:06:24  25384s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.01|  -437.13|       0|       0|       0|  89.24| 0:00:00.0|  3423.9M|
[03/15 11:06:24  25384s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 11:06:24  25384s] **** Begin NDR-Layer Usage Statistics ****
[03/15 11:06:24  25384s] Layer 3 has 251 constrained nets 
[03/15 11:06:24  25384s] Layer 7 has 90 constrained nets 
[03/15 11:06:24  25384s] **** End NDR-Layer Usage Statistics ****
[03/15 11:06:24  25384s] 
[03/15 11:06:24  25384s] *** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=3423.9M) ***
[03/15 11:06:24  25384s] 
[03/15 11:06:24  25384s] Begin: glitch net info
[03/15 11:06:24  25384s] glitch slack range: number of glitch nets
[03/15 11:06:24  25384s] glitch slack < -0.32 : 0
[03/15 11:06:24  25384s] -0.32 < glitch slack < -0.28 : 0
[03/15 11:06:24  25384s] -0.28 < glitch slack < -0.24 : 0
[03/15 11:06:24  25384s] -0.24 < glitch slack < -0.2 : 0
[03/15 11:06:24  25384s] -0.2 < glitch slack < -0.16 : 0
[03/15 11:06:24  25384s] -0.16 < glitch slack < -0.12 : 0
[03/15 11:06:24  25384s] -0.12 < glitch slack < -0.08 : 0
[03/15 11:06:24  25384s] -0.08 < glitch slack < -0.04 : 0
[03/15 11:06:24  25384s] -0.04 < glitch slack : 0
[03/15 11:06:24  25384s] End: glitch net info
[03/15 11:06:24  25384s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3404.8M
[03/15 11:06:25  25384s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.250, REAL:0.250, MEM:3404.8M
[03/15 11:06:25  25384s] TotalInstCnt at PhyDesignMc Destruction: 55,075
[03/15 11:06:25  25385s] (I,S,L,T): WC_VIEW: 156.508, 68.2437, 3.31569, 228.068
[03/15 11:06:25  25385s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.35
[03/15 11:06:25  25385s] *** DrvOpt [finish] : cpu/real = 0:00:10.4/0:00:10.4 (1.0), totSession cpu/real = 7:03:05.2/12:28:31.1 (0.6), mem = 3404.8M
[03/15 11:06:25  25385s] 
[03/15 11:06:25  25385s] =============================================================================================
[03/15 11:06:25  25385s]  Step TAT Report for DrvOpt #6
[03/15 11:06:25  25385s] =============================================================================================
[03/15 11:06:25  25385s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:06:25  25385s] ---------------------------------------------------------------------------------------------
[03/15 11:06:25  25385s] [ SlackTraversorInit     ]      1   0:00:00.5  (   4.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 11:06:25  25385s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[03/15 11:06:25  25385s] [ LibAnalyzerInit        ]      2   0:00:02.5  (  23.1 % )     0:00:02.5 /  0:00:02.5    1.0
[03/15 11:06:25  25385s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:06:25  25385s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   5.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:06:25  25385s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.2 % )     0:00:01.6 /  0:00:01.6    1.0
[03/15 11:06:25  25385s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 11:06:25  25385s] [ DrvFindVioNets         ]      2   0:00:00.6  (   5.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:06:25  25385s] [ DrvComputeSummary      ]      2   0:00:01.0  (   9.8 % )     0:00:01.0 /  0:00:01.1    1.0
[03/15 11:06:25  25385s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 11:06:25  25385s] [ MISC                   ]          0:00:04.7  (  44.4 % )     0:00:04.7 /  0:00:04.8    1.0
[03/15 11:06:25  25385s] ---------------------------------------------------------------------------------------------
[03/15 11:06:25  25385s]  DrvOpt #6 TOTAL                    0:00:10.7  ( 100.0 % )     0:00:10.7 /  0:00:10.7    1.0
[03/15 11:06:25  25385s] ---------------------------------------------------------------------------------------------
[03/15 11:06:25  25385s] 
[03/15 11:06:25  25385s] drv optimizer changes nothing and skips refinePlace
[03/15 11:06:25  25385s] End: GigaOpt DRV Optimization
[03/15 11:06:25  25385s] **optDesign ... cpu = 0:02:00, real = 0:01:59, mem = 2993.2M, totSessionCpu=7:03:05 **
[03/15 11:06:25  25385s] *info:
[03/15 11:06:25  25385s] **INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 3346.80M).
[03/15 11:06:25  25385s] Leakage Power Opt: resetting the buf/inv selection
[03/15 11:06:25  25385s] ** Profile ** Start :  cpu=0:00:00.0, mem=3346.8M
[03/15 11:06:25  25385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3346.8M
[03/15 11:06:25  25385s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.123, MEM:3346.8M
[03/15 11:06:25  25385s] ** Profile ** Other data :  cpu=0:00:00.3, mem=3346.8M
[03/15 11:06:26  25386s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3356.8M
[03/15 11:06:27  25387s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=3356.8M
[03/15 11:06:27  25387s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.18min mem=3346.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.014  | -0.370  | -1.014  |
|           TNS (ns):|-437.132 |-297.940 |-139.192 |
|    Violating Paths:|  2582   |  2422   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.429%
       (89.244% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3356.8M
[03/15 11:06:27  25387s] **optDesign ... cpu = 0:02:02, real = 0:02:01, mem = 2982.6M, totSessionCpu=7:03:07 **
[03/15 11:06:28  25388s]   DRV Snapshot: (REF)
[03/15 11:06:28  25388s]          Tran DRV: 0
[03/15 11:06:28  25388s]           Cap DRV: 0
[03/15 11:06:28  25388s]        Fanout DRV: 0
[03/15 11:06:28  25388s]            Glitch: 0
[03/15 11:06:28  25388s] *** Timing NOT met, worst failing slack is -1.014
[03/15 11:06:28  25388s] *** Check timing (0:00:00.0)
[03/15 11:06:28  25388s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 11:06:28  25388s] optDesignOneStep: Power Flow
[03/15 11:06:28  25388s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 11:06:28  25388s] Deleting Lib Analyzer.
[03/15 11:06:28  25388s] Begin: GigaOpt Optimization in WNS mode
[03/15 11:06:28  25388s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[03/15 11:06:28  25388s] Info: 251 clock nets excluded from IPO operation.
[03/15 11:06:28  25388s] End AAE Lib Interpolated Model. (MEM=3337.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:06:29  25388s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:03:08.8/12:28:34.7 (0.6), mem = 3337.3M
[03/15 11:06:29  25388s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.36
[03/15 11:06:29  25389s] (I,S,L,T): WC_VIEW: 156.508, 68.2437, 3.31569, 228.068
[03/15 11:06:29  25389s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 11:06:29  25389s] ### Creating PhyDesignMc. totSessionCpu=7:03:09 mem=3337.3M
[03/15 11:06:29  25389s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 11:06:29  25389s] OPERPROF: Starting DPlace-Init at level 1, MEM:3337.3M
[03/15 11:06:29  25389s] z: 2, totalTracks: 1
[03/15 11:06:29  25389s] z: 4, totalTracks: 1
[03/15 11:06:29  25389s] z: 6, totalTracks: 1
[03/15 11:06:29  25389s] z: 8, totalTracks: 1
[03/15 11:06:29  25389s] #spOpts: N=65 mergeVia=F 
[03/15 11:06:29  25389s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3337.3M
[03/15 11:06:29  25389s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.105, MEM:3337.3M
[03/15 11:06:29  25389s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3337.3MB).
[03/15 11:06:29  25389s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.197, MEM:3337.3M
[03/15 11:06:29  25389s] TotalInstCnt at PhyDesignMc Initialization: 55,075
[03/15 11:06:29  25389s] ### Creating PhyDesignMc, finished. totSessionCpu=7:03:10 mem=3337.3M
[03/15 11:06:29  25389s] ### Creating RouteCongInterface, started
[03/15 11:06:30  25390s] ### Creating RouteCongInterface, finished
[03/15 11:06:30  25390s] 
[03/15 11:06:30  25390s] Creating Lib Analyzer ...
[03/15 11:06:30  25390s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 11:06:30  25390s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 11:06:30  25390s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 11:06:30  25390s] 
[03/15 11:06:31  25391s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:03:11 mem=3337.3M
[03/15 11:06:31  25391s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:03:11 mem=3337.3M
[03/15 11:06:31  25391s] Creating Lib Analyzer, finished. 
[03/15 11:06:37  25397s] *info: 251 clock nets excluded
[03/15 11:06:37  25397s] *info: 2 special nets excluded.
[03/15 11:06:37  25397s] *info: 203 no-driver nets excluded.
[03/15 11:06:42  25401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.18
[03/15 11:06:42  25401s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 11:06:42  25402s] ** GigaOpt Optimizer WNS Slack -1.014 TNS Slack -437.134 Density 89.24
[03/15 11:06:42  25402s] Optimizer WNS Pass 0
[03/15 11:06:42  25402s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.014|-139.192|
|reg2reg   |-0.370|-297.942|
|HEPG      |-0.370|-297.942|
|All Paths |-1.014|-437.134|
+----------+------+--------+

[03/15 11:06:42  25402s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3387.5M
[03/15 11:06:42  25402s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:3387.5M
[03/15 11:06:42  25402s] Active Path Group: reg2reg  
[03/15 11:06:42  25402s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:06:42  25402s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:06:42  25402s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:06:42  25402s] |  -0.370|   -1.014|-297.942| -437.134|    89.24%|   0:00:00.0| 3396.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 11:06:51  25410s] |  -0.343|   -1.014|-300.573| -439.765|    89.25%|   0:00:09.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 11:06:51  25411s] |  -0.340|   -1.014|-300.328| -439.519|    89.27%|   0:00:00.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 11:06:56  25416s] |  -0.339|   -1.014|-300.358| -439.550|    89.28%|   0:00:05.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 11:06:58  25418s] |  -0.339|   -1.014|-299.960| -439.152|    89.28%|   0:00:02.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 11:06:58  25418s] |  -0.339|   -1.014|-299.959| -439.151|    89.28%|   0:00:00.0| 3470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 11:07:13  25433s] |  -0.339|   -1.014|-299.925| -439.117|    89.32%|   0:00:15.0| 3471.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 11:07:16  25436s] |  -0.339|   -1.014|-299.740| -438.932|    89.34%|   0:00:03.0| 3471.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 11:07:16  25436s] Starting generalSmallTnsOpt
[03/15 11:07:16  25436s] Ending generalSmallTnsOpt End
[03/15 11:07:16  25436s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:07:23  25443s] skewClock has sized mac_array_instance/CTS_ccl_a_buf_00360 (CKBD12)
[03/15 11:07:23  25443s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5078_CTS_48 (CKBD2)
[03/15 11:07:23  25443s] skewClock has inserted FE_USKC5079_CTS_53 (BUFFD0)
[03/15 11:07:23  25443s] skewClock has inserted FE_USKC5080_CTS_47 (CKBD2)
[03/15 11:07:23  25443s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5081_CTS_1 (CKBD2)
[03/15 11:07:23  25443s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5082_CTS_1 (CKND16)
[03/15 11:07:23  25443s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5083_CTS_1 (CKND16)
[03/15 11:07:23  25443s] skewClock has inserted FE_USKC5084_CTS_50 (INVD3)
[03/15 11:07:23  25443s] skewClock has inserted FE_USKC5085_CTS_50 (INVD3)
[03/15 11:07:23  25443s] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5086_CTS_48 (BUFFD1)
[03/15 11:07:23  25443s] skewClock has inserted FE_USKC5087_CTS_47 (CKBD2)
[03/15 11:07:23  25443s] skewClock has inserted ofifo_inst/FE_USKC5088_CTS_7 (CKBD2)
[03/15 11:07:23  25443s] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5089_CTS_7 (BUFFD2)
[03/15 11:07:23  25443s] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC5090_CTS_6 (CKBD1)
[03/15 11:07:23  25443s] skewClock sized 1 and inserted 13 insts
[03/15 11:07:26  25446s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:07:26  25446s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:07:26  25446s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:07:35  25455s] |  -0.231|   -1.166|-366.711| -523.628|    89.33%|   0:00:19.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:07:35  25455s] |        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
[03/15 11:07:36  25456s] |  -0.229|   -1.166|-364.368| -521.285|    89.33%|   0:00:01.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:07:36  25456s] |        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
[03/15 11:07:38  25458s] |  -0.228|   -1.166|-371.716| -528.633|    89.32%|   0:00:02.0| 3617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
[03/15 11:07:38  25458s] |  -0.229|   -1.166|-370.135| -527.052|    89.32%|   0:00:00.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:07:38  25458s] |        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
[03/15 11:07:39  25459s] |  -0.228|   -1.166|-370.377| -527.294|    89.32%|   0:00:01.0| 3617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_16_/D  |
[03/15 11:07:40  25460s] |  -0.229|   -1.166|-369.690| -526.607|    89.32%|   0:00:01.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:07:40  25460s] |        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
[03/15 11:07:42  25462s] |  -0.229|   -1.166|-369.420| -526.337|    89.31%|   0:00:02.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:07:42  25462s] |        |         |        |         |          |            |        |          |         | eg_29_/E                                           |
[03/15 11:07:43  25463s] |  -0.228|   -1.166|-369.061| -525.978|    89.31%|   0:00:01.0| 3617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_16_/D  |
[03/15 11:07:43  25463s] |  -0.225|   -1.166|-368.735| -525.652|    89.31%|   0:00:00.0| 3617.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:07:43  25463s] |        |         |        |         |          |            |        |          |         | eg_27_/E                                           |
[03/15 11:07:47  25466s] Starting generalSmallTnsOpt
[03/15 11:07:47  25466s] Ending generalSmallTnsOpt End
[03/15 11:07:47  25466s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:07:52  25471s] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC5096_CTS_6 (CKBD1)
[03/15 11:07:52  25471s] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC5097_CTS_6 (CKBD1)
[03/15 11:07:52  25471s] skewClock has inserted ofifo_inst/FE_USKC5098_CTS_2 (BUFFD1)
[03/15 11:07:52  25471s] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5099_CTS_2 (BUFFD2)
[03/15 11:07:52  25471s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5100_CTS_52 (CKBD2)
[03/15 11:07:52  25471s] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC5101_CTS_3 (CKBD1)
[03/15 11:07:52  25471s] skewClock sized 0 and inserted 6 insts
[03/15 11:07:52  25472s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:07:52  25472s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:07:52  25472s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:07:56  25476s] |  -0.218|   -1.166|-371.802| -528.719|    89.30%|   0:00:13.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:07:57  25477s] |  -0.218|   -1.166|-371.516| -528.433|    89.30%|   0:00:01.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:07:57  25477s] |  -0.218|   -1.166|-370.345| -527.261|    89.31%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:08:21  25501s] |  -0.219|   -1.166|-370.891| -527.808|    89.42%|   0:00:24.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:08:21  25501s] Starting generalSmallTnsOpt
[03/15 11:08:21  25501s] Ending generalSmallTnsOpt End
[03/15 11:08:21  25501s] |  -0.219|   -1.166|-370.807| -527.724|    89.42%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:08:22  25501s] |  -0.219|   -1.166|-370.736| -527.653|    89.42%|   0:00:01.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:08:23  25503s] |  -0.220|   -1.167|-370.810| -527.727|    89.43%|   0:00:01.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:08:23  25503s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:23  25503s] 
[03/15 11:08:23  25503s] *** Finish Core Optimize Step (cpu=0:01:41 real=0:01:41 mem=3598.6M) ***
[03/15 11:08:23  25503s] Active Path Group: default 
[03/15 11:08:23  25503s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:23  25503s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:08:23  25503s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:23  25503s] |  -1.167|   -1.167|-156.917| -527.727|    89.43%|   0:00:00.0| 3598.6M|   WC_VIEW|  default| out[117]                                           |
[03/15 11:08:24  25504s] Starting generalSmallTnsOpt
[03/15 11:08:24  25504s] Ending generalSmallTnsOpt End
[03/15 11:08:24  25504s] |  -1.155|   -1.155|-156.877| -527.687|    89.43%|   0:00:01.0| 3598.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 11:08:24  25504s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:24  25504s] 
[03/15 11:08:24  25504s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=3598.6M) ***
[03/15 11:08:24  25504s] 
[03/15 11:08:24  25504s] *** Finished Optimize Step Cumulative (cpu=0:01:42 real=0:01:42 mem=3598.6M) ***
[03/15 11:08:24  25504s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.155|-156.877|
|reg2reg   |-0.220|-370.810|
|HEPG      |-0.220|-370.810|
|All Paths |-1.155|-527.687|
+----------+------+--------+

[03/15 11:08:24  25504s] ** GigaOpt Optimizer WNS Slack -1.155 TNS Slack -527.687 Density 89.43
[03/15 11:08:24  25504s] Update Timing Windows (Threshold 0.015) ...
[03/15 11:08:24  25504s] Re Calculate Delays on 174 Nets
[03/15 11:08:24  25504s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3598.6M
[03/15 11:08:24  25504s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3598.6M
[03/15 11:08:25  25504s] Active Path Group: reg2reg  
[03/15 11:08:25  25505s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:25  25505s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:08:25  25505s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:25  25505s] |  -0.221|   -1.155|-371.157| -528.034|    89.43%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:08:30  25510s] |  -0.219|   -1.155|-370.987| -527.864|    89.43%|   0:00:05.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:08:30  25510s] |  -0.219|   -1.155|-370.719| -527.596|    89.43%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_13_/D  |
[03/15 11:08:30  25510s] |  -0.217|   -1.155|-370.181| -527.058|    89.43%|   0:00:00.0| 3598.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:08:30  25510s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:08:35  25515s] |  -0.217|   -1.155|-369.968| -526.845|    89.43%|   0:00:05.0| 3619.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:08:35  25515s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:08:35  25515s] |  -0.217|   -1.155|-369.945| -526.822|    89.43%|   0:00:00.0| 3619.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:08:35  25515s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:08:36  25516s] |  -0.217|   -1.155|-369.925| -526.802|    89.43%|   0:00:01.0| 3619.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:08:36  25516s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:08:37  25517s] |  -0.217|   -1.155|-370.035| -526.912|    89.43%|   0:00:01.0| 3619.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:08:37  25517s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:08:37  25517s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:37  25517s] 
[03/15 11:08:37  25517s] *** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:12.0 mem=3619.6M) ***
[03/15 11:08:37  25517s] Active Path Group: default 
[03/15 11:08:37  25517s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:37  25517s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:08:37  25517s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:37  25517s] |  -1.155|   -1.155|-156.877| -526.912|    89.43%|   0:00:00.0| 3619.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 11:08:38  25518s] |  -1.155|   -1.155|-156.877| -526.912|    89.43%|   0:00:01.0| 3619.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 11:08:38  25518s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:38  25518s] 
[03/15 11:08:38  25518s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=3619.6M) ***
[03/15 11:08:38  25518s] 
[03/15 11:08:38  25518s] *** Finished Optimize Step Cumulative (cpu=0:00:13.2 real=0:00:13.0 mem=3619.6M) ***
[03/15 11:08:38  25518s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.155|-156.877|
|reg2reg   |-0.217|-370.035|
|HEPG      |-0.217|-370.035|
|All Paths |-1.155|-526.912|
+----------+------+--------+

[03/15 11:08:38  25518s] **** Begin NDR-Layer Usage Statistics ****
[03/15 11:08:38  25518s] Layer 3 has 270 constrained nets 
[03/15 11:08:38  25518s] Layer 7 has 91 constrained nets 
[03/15 11:08:38  25518s] **** End NDR-Layer Usage Statistics ****
[03/15 11:08:38  25518s] 
[03/15 11:08:38  25518s] *** Finish Post Route Setup Fixing (cpu=0:01:56 real=0:01:56 mem=3619.6M) ***
[03/15 11:08:38  25518s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.18
[03/15 11:08:38  25518s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3600.5M
[03/15 11:08:38  25518s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.250, REAL:0.244, MEM:3600.5M
[03/15 11:08:38  25518s] TotalInstCnt at PhyDesignMc Destruction: 55,236
[03/15 11:08:38  25518s] (I,S,L,T): WC_VIEW: 156.684, 68.5388, 3.32094, 228.544
[03/15 11:08:38  25518s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.36
[03/15 11:08:38  25518s] *** SetupOpt [finish] : cpu/real = 0:02:09.9/0:02:09.8 (1.0), totSession cpu/real = 7:05:18.7/12:30:44.5 (0.6), mem = 3600.5M
[03/15 11:08:38  25518s] 
[03/15 11:08:38  25518s] =============================================================================================
[03/15 11:08:38  25518s]  Step TAT Report for WnsOpt #10
[03/15 11:08:38  25518s] =============================================================================================
[03/15 11:08:38  25518s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:08:38  25518s] ---------------------------------------------------------------------------------------------
[03/15 11:08:38  25518s] [ SkewClock              ]      2   0:00:11.9  (   9.2 % )     0:00:15.2 /  0:00:15.3    1.0
[03/15 11:08:38  25518s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 11:08:38  25518s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.9 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 11:08:38  25518s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:08:38  25518s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:08:38  25518s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 11:08:38  25518s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:08:38  25518s] [ TransformInit          ]      1   0:00:08.3  (   6.4 % )     0:00:09.5 /  0:00:09.5    1.0
[03/15 11:08:38  25518s] [ SpefRCNetCheck         ]      1   0:00:02.2  (   1.7 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 11:08:38  25518s] [ SmallTnsOpt            ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 11:08:38  25518s] [ OptSingleIteration     ]     91   0:00:00.2  (   0.2 % )     0:01:38.3 /  0:01:38.4    1.0
[03/15 11:08:38  25518s] [ OptGetWeight           ]     91   0:00:02.0  (   1.5 % )     0:00:02.0 /  0:00:02.0    1.0
[03/15 11:08:38  25518s] [ OptEval                ]     91   0:01:25.4  (  65.8 % )     0:01:25.4 /  0:01:25.5    1.0
[03/15 11:08:38  25518s] [ OptCommit              ]     91   0:00:02.7  (   2.1 % )     0:00:02.7 /  0:00:02.7    1.0
[03/15 11:08:38  25518s] [ IncrTimingUpdate       ]     79   0:00:05.9  (   4.6 % )     0:00:05.9 /  0:00:05.9    1.0
[03/15 11:08:38  25518s] [ PostCommitDelayUpdate  ]     94   0:00:00.6  (   0.5 % )     0:00:04.0 /  0:00:04.0    1.0
[03/15 11:08:38  25518s] [ IncrDelayCalc          ]    311   0:00:03.4  (   2.6 % )     0:00:03.4 /  0:00:03.3    1.0
[03/15 11:08:38  25518s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 11:08:38  25518s] [ SetupOptGetWorkingSet  ]    207   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:08:38  25518s] [ SetupOptGetActiveNode  ]    207   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/15 11:08:38  25518s] [ SetupOptSlackGraph     ]     91   0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:01.0    1.0
[03/15 11:08:38  25518s] [ MISC                   ]          0:00:02.9  (   2.2 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 11:08:38  25518s] ---------------------------------------------------------------------------------------------
[03/15 11:08:38  25518s]  WnsOpt #10 TOTAL                   0:02:09.8  ( 100.0 % )     0:02:09.8 /  0:02:09.9    1.0
[03/15 11:08:38  25518s] ---------------------------------------------------------------------------------------------
[03/15 11:08:38  25518s] 
[03/15 11:08:38  25518s] Running refinePlace -preserveRouting true -hardFence false
[03/15 11:08:38  25518s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3600.5M
[03/15 11:08:38  25518s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3600.5M
[03/15 11:08:38  25518s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3600.5M
[03/15 11:08:38  25518s] z: 2, totalTracks: 1
[03/15 11:08:38  25518s] z: 4, totalTracks: 1
[03/15 11:08:38  25518s] z: 6, totalTracks: 1
[03/15 11:08:38  25518s] z: 8, totalTracks: 1
[03/15 11:08:38  25518s] #spOpts: N=65 
[03/15 11:08:38  25518s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3600.5M
[03/15 11:08:38  25518s] Info: 20 insts are soft-fixed.
[03/15 11:08:38  25518s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.126, MEM:3600.5M
[03/15 11:08:39  25518s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3600.5MB).
[03/15 11:08:39  25518s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.220, REAL:0.216, MEM:3600.5M
[03/15 11:08:39  25518s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.220, REAL:0.217, MEM:3600.5M
[03/15 11:08:39  25518s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.35
[03/15 11:08:39  25518s] OPERPROF:   Starting RefinePlace at level 2, MEM:3600.5M
[03/15 11:08:39  25518s] *** Starting refinePlace (7:05:19 mem=3600.5M) ***
[03/15 11:08:39  25518s] Total net bbox length = 1.025e+06 (5.434e+05 4.819e+05) (ext = 4.133e+04)
[03/15 11:08:39  25519s] Info: 20 insts are soft-fixed.
[03/15 11:08:39  25519s] 
[03/15 11:08:39  25519s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 11:08:39  25519s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:08:39  25519s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3600.5M
[03/15 11:08:39  25519s] Starting refinePlace ...
[03/15 11:08:39  25519s] ** Cut row section cpu time 0:00:00.0.
[03/15 11:08:39  25519s]    Spread Effort: high, post-route mode, useDDP on.
[03/15 11:08:40  25520s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:01.0, mem=3600.5MB) @(7:05:19 - 7:05:20).
[03/15 11:08:40  25520s] Move report: preRPlace moves 2659 insts, mean move: 0.53 um, max move: 4.60 um
[03/15 11:08:40  25520s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2834): (473.00, 298.00) --> (472.00, 294.40)
[03/15 11:08:40  25520s] 	Length: 34 sites, height: 1 rows, site name: core, cell type: FICIND2
[03/15 11:08:40  25520s] wireLenOptFixPriorityInst 9118 inst fixed
[03/15 11:08:40  25520s] 
[03/15 11:08:40  25520s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 11:08:41  25521s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:08:41  25521s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=3600.5MB) @(7:05:20 - 7:05:21).
[03/15 11:08:41  25521s] Move report: Detail placement moves 2659 insts, mean move: 0.53 um, max move: 4.60 um
[03/15 11:08:41  25521s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2834): (473.00, 298.00) --> (472.00, 294.40)
[03/15 11:08:41  25521s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 3600.5MB
[03/15 11:08:41  25521s] Statistics of distance of Instance movement in refine placement:
[03/15 11:08:41  25521s]   maximum (X+Y) =         4.60 um
[03/15 11:08:41  25521s]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2834) with max move: (473, 298) -> (472, 294.4)
[03/15 11:08:41  25521s]   mean    (X+Y) =         0.53 um
[03/15 11:08:41  25521s] Summary Report:
[03/15 11:08:41  25521s] Instances move: 2659 (out of 55160 movable)
[03/15 11:08:41  25521s] Instances flipped: 0
[03/15 11:08:41  25521s] Mean displacement: 0.53 um
[03/15 11:08:41  25521s] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2834) (473, 298) -> (472, 294.4)
[03/15 11:08:41  25521s] 	Length: 34 sites, height: 1 rows, site name: core, cell type: FICIND2
[03/15 11:08:41  25521s] Total instances moved : 2659
[03/15 11:08:41  25521s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.410, REAL:2.398, MEM:3600.5M
[03/15 11:08:41  25521s] Total net bbox length = 1.026e+06 (5.438e+05 4.821e+05) (ext = 4.133e+04)
[03/15 11:08:41  25521s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3600.5MB
[03/15 11:08:41  25521s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=3600.5MB) @(7:05:19 - 7:05:22).
[03/15 11:08:41  25521s] *** Finished refinePlace (7:05:22 mem=3600.5M) ***
[03/15 11:08:41  25521s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.35
[03/15 11:08:41  25521s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.600, REAL:2.599, MEM:3600.5M
[03/15 11:08:41  25521s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3600.5M
[03/15 11:08:41  25521s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.250, REAL:0.246, MEM:3600.5M
[03/15 11:08:41  25521s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.070, REAL:3.062, MEM:3600.5M
[03/15 11:08:41  25521s] End: GigaOpt Optimization in WNS mode
[03/15 11:08:41  25521s] Skipping post route harden opt
[03/15 11:08:41  25521s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 11:08:41  25521s] optDesignOneStep: Power Flow
[03/15 11:08:41  25521s] #InfoCS: Num dontuse cells 92, Num usable cells 927
[03/15 11:08:41  25521s] Deleting Lib Analyzer.
[03/15 11:08:42  25521s] Begin: GigaOpt Optimization in TNS mode
[03/15 11:08:42  25522s] Info: 270 clock nets excluded from IPO operation.
[03/15 11:08:42  25522s] End AAE Lib Interpolated Model. (MEM=3501.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:08:42  25522s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:05:22.3/12:30:48.1 (0.6), mem = 3501.5M
[03/15 11:08:42  25522s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.37
[03/15 11:08:42  25522s] (I,S,L,T): WC_VIEW: 156.684, 68.5388, 3.32094, 228.544
[03/15 11:08:42  25522s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 11:08:42  25522s] ### Creating PhyDesignMc. totSessionCpu=7:05:23 mem=3501.5M
[03/15 11:08:42  25522s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 11:08:42  25522s] OPERPROF: Starting DPlace-Init at level 1, MEM:3501.5M
[03/15 11:08:42  25522s] z: 2, totalTracks: 1
[03/15 11:08:42  25522s] z: 4, totalTracks: 1
[03/15 11:08:42  25522s] z: 6, totalTracks: 1
[03/15 11:08:42  25522s] z: 8, totalTracks: 1
[03/15 11:08:42  25522s] #spOpts: N=65 
[03/15 11:08:42  25522s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3501.5M
[03/15 11:08:42  25522s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.127, MEM:3501.5M
[03/15 11:08:43  25522s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3501.5MB).
[03/15 11:08:43  25522s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.229, MEM:3501.5M
[03/15 11:08:43  25523s] TotalInstCnt at PhyDesignMc Initialization: 55,255
[03/15 11:08:43  25523s] ### Creating PhyDesignMc, finished. totSessionCpu=7:05:23 mem=3501.5M
[03/15 11:08:43  25523s] ### Creating RouteCongInterface, started
[03/15 11:08:43  25523s] ### Creating RouteCongInterface, finished
[03/15 11:08:43  25523s] 
[03/15 11:08:43  25523s] Creating Lib Analyzer ...
[03/15 11:08:43  25523s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 11:08:43  25523s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 11:08:43  25523s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 11:08:43  25523s] 
[03/15 11:08:44  25524s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:05:25 mem=3503.5M
[03/15 11:08:44  25524s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:05:25 mem=3503.5M
[03/15 11:08:44  25524s] Creating Lib Analyzer, finished. 
[03/15 11:08:50  25530s] *info: 270 clock nets excluded
[03/15 11:08:50  25530s] *info: 2 special nets excluded.
[03/15 11:08:50  25530s] *info: 203 no-driver nets excluded.
[03/15 11:08:54  25534s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.19
[03/15 11:08:54  25534s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 11:08:54  25534s] ** GigaOpt Optimizer WNS Slack -1.155 TNS Slack -526.912 Density 89.44
[03/15 11:08:54  25534s] Optimizer TNS Opt
[03/15 11:08:54  25534s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.155|-156.877|
|reg2reg   |-0.217|-370.035|
|HEPG      |-0.217|-370.035|
|All Paths |-1.155|-526.912|
+----------+------+--------+

[03/15 11:08:54  25534s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3522.6M
[03/15 11:08:54  25534s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:3522.6M
[03/15 11:08:54  25534s] Active Path Group: reg2reg  
[03/15 11:08:55  25535s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:55  25535s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:08:55  25535s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:08:55  25535s] |  -0.217|   -1.155|-370.035| -526.912|    89.44%|   0:00:01.0| 3522.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:08:55  25535s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:09:03  25543s] |  -0.217|   -1.155|-367.960| -524.837|    89.41%|   0:00:08.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:09:03  25543s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:09:06  25546s] |  -0.217|   -1.155|-367.195| -524.072|    89.41%|   0:00:03.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:09:06  25546s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:09:07  25547s] |  -0.217|   -1.155|-366.526| -523.403|    89.41%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:09:07  25547s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:09:07  25547s] |  -0.217|   -1.155|-366.482| -523.359|    89.41%|   0:00:00.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:09:07  25547s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:09:12  25552s] |  -0.217|   -1.155|-364.213| -521.090|    89.39%|   0:00:05.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:09:12  25552s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 11:09:12  25552s] |  -0.217|   -1.155|-364.177| -521.054|    89.39%|   0:00:00.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:09:12  25552s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 11:09:13  25553s] |  -0.217|   -1.155|-362.621| -519.498|    89.39%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:09:13  25553s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 11:09:13  25553s] |  -0.217|   -1.155|-362.584| -519.461|    89.39%|   0:00:00.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:09:13  25553s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 11:09:14  25554s] |  -0.217|   -1.155|-362.336| -519.214|    89.38%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:09:14  25554s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 11:09:15  25555s] |  -0.217|   -1.155|-362.300| -519.177|    89.38%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:09:15  25555s] |        |         |        |         |          |            |        |          |         | eg_57_/E                                           |
[03/15 11:09:17  25557s] |  -0.217|   -1.155|-361.616| -518.493|    89.38%|   0:00:02.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 11:09:17  25557s] |        |         |        |         |          |            |        |          |         | eg_19_/E                                           |
[03/15 11:09:18  25558s] |  -0.217|   -1.155|-361.113| -517.990|    89.38%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:09:18  25558s] |        |         |        |         |          |            |        |          |         | eg_44_/E                                           |
[03/15 11:09:19  25559s] |  -0.217|   -1.155|-360.865| -517.742|    89.38%|   0:00:01.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 11:09:19  25559s] |        |         |        |         |          |            |        |          |         | eg_87_/E                                           |
[03/15 11:09:23  25563s] |  -0.217|   -1.155|-359.846| -516.723|    89.36%|   0:00:04.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 11:09:23  25563s] |        |         |        |         |          |            |        |          |         | eg_41_/E                                           |
[03/15 11:09:25  25565s] |  -0.217|   -1.155|-358.921| -515.798|    89.35%|   0:00:02.0| 3602.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_14_/D   |
[03/15 11:09:27  25567s] |  -0.217|   -1.155|-358.353| -515.231|    89.34%|   0:00:02.0| 3602.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/15 11:09:27  25567s] |        |         |        |         |          |            |        |          |         | _reg_111_/E                                        |
[03/15 11:09:27  25567s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:35  25575s] skewClock has sized mac_array_instance/CTS_ccl_a_buf_00271 (CKBD12)
[03/15 11:09:35  25575s] skewClock has sized mac_array_instance/CTS_ccl_a_buf_00293 (CKBD12)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5166_CTS_16 (BUFFD6)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5167_CTS_16 (CKBD6)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5168_CTS_16 (BUFFD1)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5169_CTS_16 (CKND1)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5170_CTS_16 (CKND1)
[03/15 11:09:35  25575s] skewClock has inserted mac_array_instance/FE_USKC5171_CTS_16 (CKBD16)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC5172_CTS_1 (CKBD3)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC5173_CTS_1 (CKBD16)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5174_CTS_12 (CKBD3)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5175_CTS_12 (BUFFD1)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5176_CTS_12 (BUFFD1)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5177_CTS_7 (BUFFD1)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5178_CTS_7 (CKBD2)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5179_CTS_4 (CKBD3)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5180_CTS_15 (INVD6)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5181_CTS_15 (INVD6)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5182_CTS_15 (CKBD6)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5183_CTS_4 (BUFFD1)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC5184_CTS_1 (CKBD3)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5185_CTS_7 (CKBD2)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5186_CTS_7 (CKBD2)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5187_CTS_4 (CKBD3)
[03/15 11:09:35  25575s] skewClock has inserted ofifo_inst/FE_USKC5188_CTS_4 (BUFFD1)
[03/15 11:09:35  25575s] skewClock sized 2 and inserted 23 insts
[03/15 11:09:36  25576s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:36  25576s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:09:36  25576s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:37  25577s] |  -0.217|   -1.213|-318.384| -479.940|    89.34%|   0:00:10.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 11:09:37  25577s] |        |         |        |         |          |            |        |          |         | _reg_105_/E                                        |
[03/15 11:09:38  25578s] |  -0.217|   -1.213|-318.238| -479.794|    89.34%|   0:00:01.0| 3632.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/D   |
[03/15 11:09:39  25579s] |  -0.217|   -1.213|-318.016| -479.572|    89.34%|   0:00:01.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/15 11:09:39  25579s] |        |         |        |         |          |            |        |          |         | _reg_89_/E                                         |
[03/15 11:09:40  25580s] |  -0.217|   -1.213|-317.097| -478.653|    89.34%|   0:00:01.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 11:09:40  25580s] |        |         |        |         |          |            |        |          |         | _reg_5_/E                                          |
[03/15 11:09:40  25580s] |  -0.217|   -1.213|-317.023| -478.579|    89.34%|   0:00:00.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 11:09:40  25580s] |        |         |        |         |          |            |        |          |         | _reg_5_/E                                          |
[03/15 11:09:40  25580s] |  -0.217|   -1.213|-317.009| -478.565|    89.34%|   0:00:00.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 11:09:40  25580s] |        |         |        |         |          |            |        |          |         | _reg_16_/E                                         |
[03/15 11:09:40  25580s] |  -0.217|   -1.213|-316.953| -478.509|    89.34%|   0:00:00.0| 3632.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 11:09:40  25580s] |        |         |        |         |          |            |        |          |         | _reg_16_/E                                         |
[03/15 11:09:40  25580s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:47  25587s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC5192_CTS_1 (CKBD2)
[03/15 11:09:47  25587s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5193_CTS_4 (BUFFD1)
[03/15 11:09:47  25587s] skewClock has inserted ofifo_inst/FE_USKC5194_CTS_7 (CKBD1)
[03/15 11:09:47  25587s] skewClock sized 0 and inserted 3 insts
[03/15 11:09:48  25588s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:48  25588s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:09:48  25588s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:48  25588s] |  -0.217|   -1.253|-314.485| -477.325|    89.34%|   0:00:08.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
[03/15 11:09:48  25588s] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/15 11:09:48  25588s] |  -0.217|   -1.253|-314.199| -477.039|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_/D   |
[03/15 11:09:48  25588s] |  -0.217|   -1.253|-313.990| -476.831|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_/D   |
[03/15 11:09:48  25588s] |  -0.217|   -1.253|-313.984| -476.824|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_/D   |
[03/15 11:09:48  25588s] |  -0.217|   -1.253|-313.815| -476.655|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 11:09:48  25588s] |        |         |        |         |          |            |        |          |         | _reg_6_/E                                          |
[03/15 11:09:49  25589s] |  -0.217|   -1.253|-313.661| -476.502|    89.34%|   0:00:01.0| 3640.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 11:09:49  25589s] |        |         |        |         |          |            |        |          |         | _reg_6_/E                                          |
[03/15 11:09:50  25590s] |  -0.217|   -1.253|-313.585| -476.426|    89.34%|   0:00:01.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/15 11:09:51  25591s] |  -0.217|   -1.253|-313.484| -476.324|    89.34%|   0:00:01.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/15 11:09:51  25591s] |  -0.217|   -1.253|-312.275| -475.115|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_6_/D   |
[03/15 11:09:51  25592s] |  -0.217|   -1.253|-312.209| -475.050|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_6_/D   |
[03/15 11:09:52  25592s] |  -0.217|   -1.253|-312.141| -474.981|    89.34%|   0:00:01.0| 3640.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/15 11:09:52  25592s] |  -0.217|   -1.252|-312.140| -474.981|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:09:52  25592s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:09:52  25592s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:52  25592s] 
[03/15 11:09:52  25592s] *** Finish Core Optimize Step (cpu=0:00:57.9 real=0:00:58.0 mem=3640.8M) ***
[03/15 11:09:52  25592s] Active Path Group: default 
[03/15 11:09:52  25593s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:52  25593s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:09:52  25593s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:09:52  25593s] |  -1.252|   -1.252|-162.840| -474.981|    89.34%|   0:00:00.0| 3640.8M|   WC_VIEW|  default| out[63]                                            |
[03/15 11:09:54  25594s] |  -1.189|   -1.189|-162.179| -474.320|    89.34%|   0:00:02.0| 3659.9M|   WC_VIEW|  default| out[65]                                            |
[03/15 11:09:54  25594s] |  -1.189|   -1.189|-162.169| -474.310|    89.34%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[65]                                            |
[03/15 11:09:54  25594s] |  -1.189|   -1.189|-162.148| -474.288|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[114]                                           |
[03/15 11:09:54  25594s] |  -1.189|   -1.189|-162.118| -474.259|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[114]                                           |
[03/15 11:09:54  25594s] |  -1.189|   -1.189|-162.097| -474.238|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[114]                                           |
[03/15 11:09:55  25595s] |  -1.189|   -1.189|-162.061| -474.201|    89.35%|   0:00:01.0| 3659.9M|   WC_VIEW|  default| out[71]                                            |
[03/15 11:09:55  25595s] |  -1.189|   -1.189|-162.051| -474.192|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[138]                                           |
[03/15 11:09:55  25595s] |  -1.189|   -1.189|-162.043| -474.184|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[138]                                           |
[03/15 11:09:55  25595s] |  -1.189|   -1.189|-162.008| -474.149|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[75]                                            |
[03/15 11:09:55  25595s] |  -1.189|   -1.189|-162.001| -474.141|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[59]                                            |
[03/15 11:09:55  25595s] |  -1.189|   -1.189|-161.952| -474.093|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[77]                                            |
[03/15 11:09:55  25595s] |  -1.189|   -1.189|-161.950| -474.091|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[77]                                            |
[03/15 11:09:55  25595s] |  -1.189|   -1.189|-161.926| -474.067|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[77]                                            |
[03/15 11:09:55  25596s] |  -1.189|   -1.189|-161.842| -473.982|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[102]                                           |
[03/15 11:09:56  25596s] |  -1.189|   -1.189|-161.818| -473.959|    89.35%|   0:00:01.0| 3659.9M|   WC_VIEW|  default| out[102]                                           |
[03/15 11:09:56  25596s] |  -1.189|   -1.189|-161.810| -473.951|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[44]                                            |
[03/15 11:09:56  25596s] |  -1.189|   -1.189|-161.796| -473.937|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[44]                                            |
[03/15 11:09:56  25596s] |  -1.189|   -1.189|-161.796| -473.937|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[44]                                            |
[03/15 11:09:56  25596s] |  -1.189|   -1.189|-161.778| -473.918|    89.35%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[58]                                            |
[03/15 11:09:56  25597s] |  -1.189|   -1.189|-161.764| -473.905|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[58]                                            |
[03/15 11:09:57  25597s] |  -1.189|   -1.189|-161.745| -473.886|    89.36%|   0:00:01.0| 3659.9M|   WC_VIEW|  default| out[116]                                           |
[03/15 11:09:57  25597s] |  -1.189|   -1.189|-161.745| -473.885|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[116]                                           |
[03/15 11:09:57  25597s] |  -1.189|   -1.189|-161.423| -473.564|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[146]                                           |
[03/15 11:09:57  25597s] |  -1.189|   -1.189|-161.423| -473.563|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[146]                                           |
[03/15 11:09:57  25597s] |  -1.189|   -1.189|-161.394| -473.534|    89.36%|   0:00:00.0| 3659.9M|   WC_VIEW|  default| out[9]                                             |
[03/15 11:09:57  25597s] |  -1.189|   -1.189|-161.240| -473.381|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[10]                                            |
[03/15 11:09:57  25597s] |  -1.189|   -1.189|-161.235| -473.375|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[10]                                            |
[03/15 11:09:57  25597s] |  -1.189|   -1.189|-161.232| -473.373|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[18]                                            |
[03/15 11:09:58  25598s] |  -1.189|   -1.189|-161.191| -473.332|    89.36%|   0:00:01.0| 3679.0M|   WC_VIEW|  default| out[129]                                           |
[03/15 11:09:58  25598s] |  -1.189|   -1.189|-161.146| -473.287|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[124]                                           |
[03/15 11:09:58  25598s] |  -1.189|   -1.189|-161.135| -473.276|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[124]                                           |
[03/15 11:09:58  25598s] |  -1.189|   -1.189|-161.120| -473.260|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[124]                                           |
[03/15 11:09:58  25598s] |  -1.189|   -1.189|-161.075| -473.216|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[145]                                           |
[03/15 11:09:58  25598s] |  -1.189|   -1.189|-161.017| -473.158|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[159]                                           |
[03/15 11:09:58  25598s] |  -1.189|   -1.189|-161.009| -473.150|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[159]                                           |
[03/15 11:09:59  25599s] |  -1.189|   -1.189|-161.009| -473.150|    89.36%|   0:00:01.0| 3679.0M|   WC_VIEW|  default| out[15]                                            |
[03/15 11:09:59  25599s] |  -1.189|   -1.189|-161.000| -473.141|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[147]                                           |
[03/15 11:09:59  25599s] |  -1.189|   -1.189|-160.998| -473.139|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[147]                                           |
[03/15 11:09:59  25599s] |  -1.189|   -1.189|-160.995| -473.136|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[154]                                           |
[03/15 11:09:59  25599s] |  -1.189|   -1.189|-160.992| -473.133|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[154]                                           |
[03/15 11:09:59  25599s] |  -1.189|   -1.189|-160.983| -473.124|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[154]                                           |
[03/15 11:09:59  25599s] |  -1.189|   -1.189|-160.965| -473.106|    89.36%|   0:00:00.0| 3679.0M|   WC_VIEW|  default| out[6]                                             |
[03/15 11:10:00  25600s] |  -1.189|   -1.189|-160.965| -473.106|    89.36%|   0:00:01.0| 3679.0M|   WC_VIEW|  default| out[63]                                            |
[03/15 11:10:00  25600s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:10:00  25600s] 
[03/15 11:10:00  25600s] *** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:08.0 mem=3679.0M) ***
[03/15 11:10:00  25600s] 
[03/15 11:10:00  25600s] *** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:06 mem=3679.0M) ***
[03/15 11:10:00  25600s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.189|-160.965|
|reg2reg   |-0.217|-312.141|
|HEPG      |-0.217|-312.141|
|All Paths |-1.189|-473.106|
+----------+------+--------+

[03/15 11:10:00  25600s] ** GigaOpt Optimizer WNS Slack -1.189 TNS Slack -473.106 Density 89.36
[03/15 11:10:00  25600s] Update Timing Windows (Threshold 0.015) ...
[03/15 11:10:00  25600s] Re Calculate Delays on 68 Nets
[03/15 11:10:00  25600s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.189|-160.963|
|reg2reg   |-0.217|-312.142|
|HEPG      |-0.217|-312.142|
|All Paths |-1.189|-473.104|
+----------+------+--------+

[03/15 11:10:00  25600s] **** Begin NDR-Layer Usage Statistics ****
[03/15 11:10:00  25600s] Layer 3 has 296 constrained nets 
[03/15 11:10:00  25600s] Layer 7 has 92 constrained nets 
[03/15 11:10:00  25600s] **** End NDR-Layer Usage Statistics ****
[03/15 11:10:00  25600s] 
[03/15 11:10:00  25600s] *** Finish Post Route Setup Fixing (cpu=0:01:06 real=0:01:06 mem=3679.0M) ***
[03/15 11:10:00  25600s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.19
[03/15 11:10:00  25600s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3659.9M
[03/15 11:10:00  25600s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.260, REAL:0.257, MEM:3659.9M
[03/15 11:10:00  25600s] TotalInstCnt at PhyDesignMc Destruction: 55,269
[03/15 11:10:01  25601s] (I,S,L,T): WC_VIEW: 156.189, 68.5564, 3.30854, 228.054
[03/15 11:10:01  25601s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.37
[03/15 11:10:01  25601s] *** SetupOpt [finish] : cpu/real = 0:01:18.8/0:01:18.7 (1.0), totSession cpu/real = 7:06:41.1/12:32:06.7 (0.6), mem = 3659.9M
[03/15 11:10:01  25601s] 
[03/15 11:10:01  25601s] =============================================================================================
[03/15 11:10:01  25601s]  Step TAT Report for TnsOpt #9
[03/15 11:10:01  25601s] =============================================================================================
[03/15 11:10:01  25601s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:10:01  25601s] ---------------------------------------------------------------------------------------------
[03/15 11:10:01  25601s] [ SkewClock              ]      2   0:00:14.1  (  17.9 % )     0:00:16.2 /  0:00:16.2    1.0
[03/15 11:10:01  25601s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 11:10:01  25601s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   1.3 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 11:10:01  25601s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:10:01  25601s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:10:01  25601s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 11:10:01  25601s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:10:01  25601s] [ TransformInit          ]      1   0:00:08.4  (  10.6 % )     0:00:09.4 /  0:00:09.4    1.0
[03/15 11:10:01  25601s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   1.3 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 11:10:01  25601s] [ OptSingleIteration     ]    245   0:00:00.4  (   0.6 % )     0:00:45.7 /  0:00:45.8    1.0
[03/15 11:10:01  25601s] [ OptGetWeight           ]    245   0:00:02.1  (   2.7 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 11:10:01  25601s] [ OptEval                ]    245   0:00:29.1  (  37.0 % )     0:00:29.1 /  0:00:29.1    1.0
[03/15 11:10:01  25601s] [ OptCommit              ]    245   0:00:04.6  (   5.9 % )     0:00:04.6 /  0:00:04.7    1.0
[03/15 11:10:01  25601s] [ IncrTimingUpdate       ]    255   0:00:03.8  (   4.8 % )     0:00:03.8 /  0:00:03.7    1.0
[03/15 11:10:01  25601s] [ PostCommitDelayUpdate  ]    248   0:00:00.6  (   0.8 % )     0:00:03.8 /  0:00:03.9    1.0
[03/15 11:10:01  25601s] [ IncrDelayCalc          ]    415   0:00:03.2  (   4.0 % )     0:00:03.2 /  0:00:03.2    1.0
[03/15 11:10:01  25601s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 11:10:01  25601s] [ SetupOptGetWorkingSet  ]    432   0:00:01.4  (   1.8 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 11:10:01  25601s] [ SetupOptGetActiveNode  ]    432   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.0
[03/15 11:10:01  25601s] [ SetupOptSlackGraph     ]    245   0:00:02.6  (   3.3 % )     0:00:02.6 /  0:00:02.6    1.0
[03/15 11:10:01  25601s] [ MISC                   ]          0:00:04.8  (   6.1 % )     0:00:04.8 /  0:00:04.8    1.0
[03/15 11:10:01  25601s] ---------------------------------------------------------------------------------------------
[03/15 11:10:01  25601s]  TnsOpt #9 TOTAL                    0:01:18.7  ( 100.0 % )     0:01:18.7 /  0:01:18.8    1.0
[03/15 11:10:01  25601s] ---------------------------------------------------------------------------------------------
[03/15 11:10:01  25601s] 
[03/15 11:10:01  25601s] Running refinePlace -preserveRouting true -hardFence false
[03/15 11:10:01  25601s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3659.9M
[03/15 11:10:01  25601s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3659.9M
[03/15 11:10:01  25601s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3659.9M
[03/15 11:10:01  25601s] z: 2, totalTracks: 1
[03/15 11:10:01  25601s] z: 4, totalTracks: 1
[03/15 11:10:01  25601s] z: 6, totalTracks: 1
[03/15 11:10:01  25601s] z: 8, totalTracks: 1
[03/15 11:10:01  25601s] #spOpts: N=65 
[03/15 11:10:01  25601s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3659.9M
[03/15 11:10:01  25601s] Info: 48 insts are soft-fixed.
[03/15 11:10:01  25601s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.190, REAL:0.189, MEM:3659.9M
[03/15 11:10:01  25601s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3659.9MB).
[03/15 11:10:01  25601s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.290, REAL:0.294, MEM:3659.9M
[03/15 11:10:01  25601s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.290, REAL:0.294, MEM:3659.9M
[03/15 11:10:01  25601s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.36
[03/15 11:10:01  25601s] OPERPROF:   Starting RefinePlace at level 2, MEM:3659.9M
[03/15 11:10:01  25601s] *** Starting refinePlace (7:06:41 mem=3659.9M) ***
[03/15 11:10:01  25601s] Total net bbox length = 1.026e+06 (5.442e+05 4.823e+05) (ext = 4.133e+04)
[03/15 11:10:01  25601s] Info: 48 insts are soft-fixed.
[03/15 11:10:01  25601s] 
[03/15 11:10:01  25601s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 11:10:01  25601s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:10:01  25601s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3659.9M
[03/15 11:10:01  25601s] Starting refinePlace ...
[03/15 11:10:01  25601s]   Spread Effort: high, post-route mode, useDDP on.
[03/15 11:10:01  25601s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3659.9MB) @(7:06:42 - 7:06:42).
[03/15 11:10:01  25601s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:10:01  25601s] wireLenOptFixPriorityInst 9118 inst fixed
[03/15 11:10:02  25602s] 
[03/15 11:10:02  25602s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 11:10:02  25602s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:10:02  25602s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=3659.9MB) @(7:06:42 - 7:06:43).
[03/15 11:10:02  25602s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:10:02  25602s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3659.9MB
[03/15 11:10:02  25602s] Statistics of distance of Instance movement in refine placement:
[03/15 11:10:02  25602s]   maximum (X+Y) =         0.00 um
[03/15 11:10:02  25602s]   mean    (X+Y) =         0.00 um
[03/15 11:10:02  25602s] Summary Report:
[03/15 11:10:02  25602s] Instances move: 0 (out of 55202 movable)
[03/15 11:10:02  25602s] Instances flipped: 0
[03/15 11:10:02  25602s] Mean displacement: 0.00 um
[03/15 11:10:02  25602s] Max displacement: 0.00 um 
[03/15 11:10:02  25602s] Total instances moved : 0
[03/15 11:10:02  25602s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.370, REAL:1.365, MEM:3659.9M
[03/15 11:10:02  25602s] Total net bbox length = 1.026e+06 (5.442e+05 4.823e+05) (ext = 4.133e+04)
[03/15 11:10:02  25602s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3659.9MB
[03/15 11:10:02  25602s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=3659.9MB) @(7:06:41 - 7:06:43).
[03/15 11:10:02  25602s] *** Finished refinePlace (7:06:43 mem=3659.9M) ***
[03/15 11:10:02  25602s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.36
[03/15 11:10:02  25602s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.570, REAL:1.587, MEM:3659.9M
[03/15 11:10:02  25602s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3659.9M
[03/15 11:10:03  25603s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.250, REAL:0.248, MEM:3659.9M
[03/15 11:10:03  25603s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.120, REAL:2.130, MEM:3659.9M
[03/15 11:10:03  25603s] End: GigaOpt Optimization in TNS mode
[03/15 11:10:03  25603s]   Timing Snapshot: (REF)
[03/15 11:10:03  25603s]      Weighted WNS: -0.314
[03/15 11:10:03  25603s]       All  PG WNS: -1.189
[03/15 11:10:03  25603s]       High PG WNS: -0.217
[03/15 11:10:03  25603s]       All  PG TNS: -473.104
[03/15 11:10:03  25603s]       High PG TNS: -312.142
[03/15 11:10:03  25603s]    Category Slack: { [L, -1.189] [H, -0.217] }
[03/15 11:10:03  25603s] 
[03/15 11:10:03  25603s] **optDesign ... cpu = 0:05:38, real = 0:05:37, mem = 3105.6M, totSessionCpu=7:06:44 **
[03/15 11:10:03  25603s] ** Profile ** Start :  cpu=0:00:00.0, mem=3521.9M
[03/15 11:10:04  25604s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3521.9M
[03/15 11:10:04  25604s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.130, MEM:3521.9M
[03/15 11:10:04  25604s] ** Profile ** Other data :  cpu=0:00:00.3, mem=3521.9M
[03/15 11:10:04  25604s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3531.9M
[03/15 11:10:05  25605s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=3531.9M
[03/15 11:10:05  25605s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-473.103 |-312.140 |-160.963 |
|    Violating Paths:|  2304   |  2144   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.565%
       (89.380% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3531.9M
[03/15 11:10:05  25605s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
[03/15 11:10:06  25606s] Info: 296 clock nets excluded from IPO operation.
[03/15 11:10:06  25606s] ### Creating LA Mngr. totSessionCpu=7:06:46 mem=3531.9M
[03/15 11:10:06  25606s] ### Creating LA Mngr, finished. totSessionCpu=7:06:46 mem=3531.9M
[03/15 11:10:06  25606s] End AAE Lib Interpolated Model. (MEM=3531.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s] Begin: Power Optimization
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s] Begin Power Analysis
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s]              0V	    VSS
[03/15 11:10:06  25606s]            0.9V	    VDD
[03/15 11:10:06  25606s] Begin Processing Timing Library for Power Calculation
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s] Begin Processing Timing Library for Power Calculation
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s] Begin Processing Power Net/Grid for Power Calculation
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3106.93MB/4723.25MB/3238.20MB)
[03/15 11:10:06  25606s] 
[03/15 11:10:06  25606s] Begin Processing Timing Window Data for Power Calculation
[03/15 11:10:06  25606s] 
[03/15 11:10:07  25607s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3106.93MB/4723.25MB/3238.20MB)
[03/15 11:10:07  25607s] 
[03/15 11:10:07  25607s] Begin Processing User Attributes
[03/15 11:10:07  25607s] 
[03/15 11:10:07  25607s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3106.93MB/4723.25MB/3238.20MB)
[03/15 11:10:07  25607s] 
[03/15 11:10:07  25607s] Begin Processing Signal Activity
[03/15 11:10:07  25607s] 
[03/15 11:10:10  25610s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3109.29MB/4723.25MB/3238.20MB)
[03/15 11:10:10  25610s] 
[03/15 11:10:10  25610s] Begin Power Computation
[03/15 11:10:10  25610s] 
[03/15 11:10:10  25610s]       ----------------------------------------------------------
[03/15 11:10:10  25610s]       # of cell(s) missing both power/leakage table: 0
[03/15 11:10:10  25610s]       # of cell(s) missing power table: 0
[03/15 11:10:10  25610s]       # of cell(s) missing leakage table: 0
[03/15 11:10:10  25610s]       # of MSMV cell(s) missing power_level: 0
[03/15 11:10:10  25610s]       ----------------------------------------------------------
[03/15 11:10:10  25610s] 
[03/15 11:10:10  25610s] 
[03/15 11:10:15  25615s] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=3109.57MB/4723.25MB/3238.20MB)
[03/15 11:10:15  25615s] 
[03/15 11:10:15  25615s] Begin Processing User Attributes
[03/15 11:10:15  25615s] 
[03/15 11:10:15  25615s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3109.57MB/4723.25MB/3238.20MB)
[03/15 11:10:15  25615s] 
[03/15 11:10:15  25615s] Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=3109.57MB/4723.25MB/3238.20MB)
[03/15 11:10:15  25615s] 
[03/15 11:10:16  25616s] *



[03/15 11:10:16  25616s] Total Power
[03/15 11:10:16  25616s] -----------------------------------------------------------------------------------------
[03/15 11:10:16  25616s] Total Internal Power:      160.67878605 	   65.3771%
[03/15 11:10:16  25616s] Total Switching Power:      81.66757192 	   33.2290%
[03/15 11:10:16  25616s] Total Leakage Power:         3.42585543 	    1.3939%
[03/15 11:10:16  25616s] Total Power:               245.77221256
[03/15 11:10:16  25616s] -----------------------------------------------------------------------------------------
[03/15 11:10:16  25617s] Processing average sequential pin duty cycle 
[03/15 11:10:17  25617s]   Timing Snapshot: (REF)
[03/15 11:10:17  25617s]      Weighted WNS: -0.314
[03/15 11:10:17  25617s]       All  PG WNS: -1.189
[03/15 11:10:17  25617s]       High PG WNS: -0.217
[03/15 11:10:17  25617s]       All  PG TNS: -473.104
[03/15 11:10:17  25617s]       High PG TNS: -312.142
[03/15 11:10:17  25617s]    Category Slack: { [L, -1.189] [H, -0.217] }
[03/15 11:10:17  25617s] 
[03/15 11:10:17  25617s] Begin: Core Power Optimization
[03/15 11:10:17  25617s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:06:57.7/12:32:23.4 (0.6), mem = 3572.0M
[03/15 11:10:17  25617s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.38
[03/15 11:10:18  25618s] (I,S,L,T): WC_VIEW: 156.197, 68.5648, 3.30854, 228.07
[03/15 11:10:18  25618s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 11:10:18  25618s] ### Creating PhyDesignMc. totSessionCpu=7:06:58 mem=3572.0M
[03/15 11:10:18  25618s] OPERPROF: Starting DPlace-Init at level 1, MEM:3572.0M
[03/15 11:10:18  25618s] z: 2, totalTracks: 1
[03/15 11:10:18  25618s] z: 4, totalTracks: 1
[03/15 11:10:18  25618s] z: 6, totalTracks: 1
[03/15 11:10:18  25618s] z: 8, totalTracks: 1
[03/15 11:10:18  25618s] #spOpts: N=65 mergeVia=F 
[03/15 11:10:18  25618s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3572.0M
[03/15 11:10:18  25618s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:3572.0M
[03/15 11:10:18  25618s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3572.0MB).
[03/15 11:10:18  25618s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.196, MEM:3572.0M
[03/15 11:10:18  25618s] TotalInstCnt at PhyDesignMc Initialization: 55,295
[03/15 11:10:18  25618s] ### Creating PhyDesignMc, finished. totSessionCpu=7:06:59 mem=3572.0M
[03/15 11:10:18  25618s] ### Creating RouteCongInterface, started
[03/15 11:10:19  25619s] ### Creating RouteCongInterface, finished
[03/15 11:10:19  25619s] Usable buffer cells for single buffer setup transform:
[03/15 11:10:19  25619s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 11:10:19  25619s] Number of usable buffer cells above: 18
[03/15 11:10:19  25619s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3572.0M
[03/15 11:10:19  25619s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3572.0M
[03/15 11:10:21  25621s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 11:10:21  25621s] Begin: glitch net info
[03/15 11:10:21  25621s] glitch slack range: number of glitch nets
[03/15 11:10:21  25621s] glitch slack < -0.32 : 0
[03/15 11:10:21  25621s] -0.32 < glitch slack < -0.28 : 0
[03/15 11:10:21  25621s] -0.28 < glitch slack < -0.24 : 0
[03/15 11:10:21  25621s] -0.24 < glitch slack < -0.2 : 0
[03/15 11:10:21  25621s] -0.2 < glitch slack < -0.16 : 0
[03/15 11:10:21  25621s] -0.16 < glitch slack < -0.12 : 0
[03/15 11:10:21  25621s] -0.12 < glitch slack < -0.08 : 0
[03/15 11:10:21  25621s] -0.08 < glitch slack < -0.04 : 0
[03/15 11:10:21  25621s] -0.04 < glitch slack : 0
[03/15 11:10:21  25621s] End: glitch net info
[03/15 11:10:21  25621s] Reclaim Optimization WNS Slack -1.189  TNS Slack -473.104 Density 89.38
[03/15 11:10:21  25621s] +----------+---------+--------+--------+------------+--------+
[03/15 11:10:21  25621s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 11:10:21  25621s] +----------+---------+--------+--------+------------+--------+
[03/15 11:10:21  25621s] |    89.38%|        -|  -1.189|-473.104|   0:00:00.0| 3572.0M|
[03/15 11:10:22  25622s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 11:10:22  25622s] Running power reclaim iteration with 4.11890 cutoff 
[03/15 11:11:21  25682s] |    88.80%|     4941|  -1.189|-472.414|   0:01:00.0| 3663.3M|
[03/15 11:11:40  25700s] |    88.72%|      679|  -1.189|-472.380|   0:00:19.0| 3663.3M|
[03/15 11:11:41  25701s]  *** Final WNS Slack -1.189  TNS Slack -472.407 
[03/15 11:11:41  25701s] +----------+---------+--------+--------+------------+--------+
[03/15 11:11:41  25701s] Reclaim Optimization End WNS Slack -1.189  TNS Slack -472.407 Density 88.72
[03/15 11:11:41  25701s] 
[03/15 11:11:41  25701s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4784 **
[03/15 11:11:41  25701s] --------------------------------------------------------------
[03/15 11:11:41  25701s] |                                   | Total     | Sequential |
[03/15 11:11:41  25701s] --------------------------------------------------------------
[03/15 11:11:41  25701s] | Num insts resized                 |    3935  |      12    |
[03/15 11:11:41  25701s] | Num insts undone                  |     779  |       2    |
[03/15 11:11:41  25701s] | Num insts Downsized               |    1579  |      11    |
[03/15 11:11:41  25701s] | Num insts Samesized               |    2356  |       1    |
[03/15 11:11:41  25701s] | Num insts Upsized                 |       0  |       0    |
[03/15 11:11:41  25701s] | Num multiple commits+uncommits    |     963  |       -    |
[03/15 11:11:41  25701s] --------------------------------------------------------------
[03/15 11:11:41  25701s] **** Begin NDR-Layer Usage Statistics ****
[03/15 11:11:41  25701s] Layer 3 has 296 constrained nets 
[03/15 11:11:41  25701s] Layer 7 has 92 constrained nets 
[03/15 11:11:41  25701s] **** End NDR-Layer Usage Statistics ****
[03/15 11:11:41  25701s] 
[03/15 11:11:41  25701s] Number of insts committed for which the initial cell was dont use = 0
[03/15 11:11:41  25701s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/15 11:11:41  25701s] End: Core Power Optimization (cpu = 0:01:24) (real = 0:01:24) **
[03/15 11:11:41  25701s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3663.3M
[03/15 11:11:42  25702s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.250, REAL:0.252, MEM:3663.3M
[03/15 11:11:42  25702s] TotalInstCnt at PhyDesignMc Destruction: 55,295
[03/15 11:11:42  25702s] (I,S,L,T): WC_VIEW: 153.756, 67.2129, 3.24305, 224.212
[03/15 11:11:42  25702s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.38
[03/15 11:11:42  25702s] *** PowerOpt [finish] : cpu/real = 0:01:24.8/0:01:24.7 (1.0), totSession cpu/real = 7:08:22.6/12:33:48.1 (0.6), mem = 3663.3M
[03/15 11:11:42  25702s] 
[03/15 11:11:42  25702s] =============================================================================================
[03/15 11:11:42  25702s]  Step TAT Report for PowerOpt #5
[03/15 11:11:42  25702s] =============================================================================================
[03/15 11:11:42  25702s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:11:42  25702s] ---------------------------------------------------------------------------------------------
[03/15 11:11:42  25702s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 11:11:42  25702s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:11:42  25702s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:11:42  25702s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 11:11:42  25702s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:11:42  25702s] [ BottleneckAnalyzerInit ]      2   0:00:08.3  (   9.8 % )     0:00:08.3 /  0:00:08.3    1.0
[03/15 11:11:42  25702s] [ OptSingleIteration     ]     30   0:00:12.9  (  15.3 % )     0:01:10.8 /  0:01:10.9    1.0
[03/15 11:11:42  25702s] [ OptGetWeight           ]     41   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[03/15 11:11:42  25702s] [ OptEval                ]     41   0:00:33.0  (  38.9 % )     0:00:33.0 /  0:00:33.0    1.0
[03/15 11:11:42  25702s] [ OptCommit              ]     41   0:00:00.9  (   1.1 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 11:11:42  25702s] [ IncrTimingUpdate       ]     41   0:00:05.9  (   7.0 % )     0:00:05.9 /  0:00:05.9    1.0
[03/15 11:11:42  25702s] [ PostCommitDelayUpdate  ]     40   0:00:02.7  (   3.2 % )     0:00:17.9 /  0:00:17.9    1.0
[03/15 11:11:42  25702s] [ IncrDelayCalc          ]    772   0:00:15.2  (  18.0 % )     0:00:15.2 /  0:00:15.2    1.0
[03/15 11:11:42  25702s] [ DrvFindVioNets         ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.1
[03/15 11:11:42  25702s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 11:11:42  25702s] [ MISC                   ]          0:00:03.8  (   4.4 % )     0:00:03.8 /  0:00:03.8    1.0
[03/15 11:11:42  25702s] ---------------------------------------------------------------------------------------------
[03/15 11:11:42  25702s]  PowerOpt #5 TOTAL                  0:01:24.7  ( 100.0 % )     0:01:24.7 /  0:01:24.8    1.0
[03/15 11:11:42  25702s] ---------------------------------------------------------------------------------------------
[03/15 11:11:42  25702s] 
[03/15 11:11:42  25702s] Running refinePlace -preserveRouting true -hardFence false
[03/15 11:11:42  25702s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3663.3M
[03/15 11:11:42  25702s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3663.3M
[03/15 11:11:42  25702s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3663.3M
[03/15 11:11:42  25702s] z: 2, totalTracks: 1
[03/15 11:11:42  25702s] z: 4, totalTracks: 1
[03/15 11:11:42  25702s] z: 6, totalTracks: 1
[03/15 11:11:42  25702s] z: 8, totalTracks: 1
[03/15 11:11:42  25702s] #spOpts: N=65 
[03/15 11:11:42  25702s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3663.3M
[03/15 11:11:42  25702s] Info: 48 insts are soft-fixed.
[03/15 11:11:42  25702s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.130, MEM:3663.3M
[03/15 11:11:42  25702s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3663.3MB).
[03/15 11:11:42  25702s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.230, REAL:0.224, MEM:3663.3M
[03/15 11:11:42  25702s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.230, REAL:0.224, MEM:3663.3M
[03/15 11:11:42  25702s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.37
[03/15 11:11:42  25702s] OPERPROF:   Starting RefinePlace at level 2, MEM:3663.3M
[03/15 11:11:42  25702s] *** Starting refinePlace (7:08:23 mem=3663.3M) ***
[03/15 11:11:42  25702s] Total net bbox length = 1.027e+06 (5.450e+05 4.822e+05) (ext = 4.133e+04)
[03/15 11:11:42  25702s] Info: 48 insts are soft-fixed.
[03/15 11:11:42  25702s] 
[03/15 11:11:42  25702s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 11:11:42  25702s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:11:42  25703s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3663.3M
[03/15 11:11:42  25703s] Starting refinePlace ...
[03/15 11:11:43  25703s]   Spread Effort: high, post-route mode, useDDP on.
[03/15 11:11:43  25703s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=3663.3MB) @(7:08:23 - 7:08:23).
[03/15 11:11:43  25703s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:11:43  25703s] wireLenOptFixPriorityInst 9118 inst fixed
[03/15 11:11:43  25703s] 
[03/15 11:11:43  25703s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 11:11:44  25704s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:11:44  25704s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=3663.3MB) @(7:08:23 - 7:08:24).
[03/15 11:11:44  25704s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:11:44  25704s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 3663.3MB
[03/15 11:11:44  25704s] Statistics of distance of Instance movement in refine placement:
[03/15 11:11:44  25704s]   maximum (X+Y) =         0.00 um
[03/15 11:11:44  25704s]   mean    (X+Y) =         0.00 um
[03/15 11:11:44  25704s] Summary Report:
[03/15 11:11:44  25704s] Instances move: 0 (out of 55202 movable)
[03/15 11:11:44  25704s] Instances flipped: 0
[03/15 11:11:44  25704s] Mean displacement: 0.00 um
[03/15 11:11:44  25704s] Max displacement: 0.00 um 
[03/15 11:11:44  25704s] Total instances moved : 0
[03/15 11:11:44  25704s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.460, REAL:1.468, MEM:3663.3M
[03/15 11:11:44  25704s] Total net bbox length = 1.027e+06 (5.450e+05 4.822e+05) (ext = 4.133e+04)
[03/15 11:11:44  25704s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3663.3MB
[03/15 11:11:44  25704s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=3663.3MB) @(7:08:23 - 7:08:25).
[03/15 11:11:44  25704s] *** Finished refinePlace (7:08:25 mem=3663.3M) ***
[03/15 11:11:44  25704s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.37
[03/15 11:11:44  25704s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.740, REAL:1.738, MEM:3663.3M
[03/15 11:11:44  25704s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3663.3M
[03/15 11:11:44  25704s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.290, REAL:0.292, MEM:3663.3M
[03/15 11:11:44  25704s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.260, REAL:2.255, MEM:3663.3M
[03/15 11:11:44  25704s] Running postRoute recovery in powerReclaim mode
[03/15 11:11:44  25704s] **optDesign ... cpu = 0:07:19, real = 0:07:18, mem = 3144.5M, totSessionCpu=7:08:25 **
[03/15 11:11:46  25706s]   Timing/DRV Snapshot: (TGT)
[03/15 11:11:46  25706s]      Weighted WNS: -0.314
[03/15 11:11:46  25706s]       All  PG WNS: -1.189
[03/15 11:11:46  25706s]       High PG WNS: -0.217
[03/15 11:11:46  25706s]       All  PG TNS: -472.407
[03/15 11:11:46  25706s]       High PG TNS: -311.469
[03/15 11:11:46  25706s]          Tran DRV: 0
[03/15 11:11:46  25706s]           Cap DRV: 0
[03/15 11:11:46  25706s]        Fanout DRV: 0
[03/15 11:11:46  25706s]            Glitch: 0
[03/15 11:11:46  25706s]    Category Slack: { [L, -1.189] [H, -0.217] }
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Checking setup slack degradation ...
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Recovery Manager:
[03/15 11:11:46  25706s]   Low  Effort WNS Jump: 0.000 (REF: -1.189, TGT: -1.189, Threshold: 0.010) - Skip
[03/15 11:11:46  25706s]   High Effort WNS Jump: 0.000 (REF: -0.217, TGT: -0.217, Threshold: 0.000) - Skip
[03/15 11:11:46  25706s]   Low  Effort TNS Jump: 0.000 (REF: -473.104, TGT: -472.407, Threshold: 94.621) - Skip
[03/15 11:11:46  25706s]   High Effort TNS Jump: 0.000 (REF: -312.142, TGT: -311.469, Threshold: 5.000) - Skip
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Checking DRV degradation...
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Recovery Manager:
[03/15 11:11:46  25706s]     Tran DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/15 11:11:46  25706s]      Cap DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/15 11:11:46  25706s]   Fanout DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/15 11:11:46  25706s]       Glitch degradation : 0 (0 -> 0, Margin 100) - Skip
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/15 11:11:46  25706s] Finish postRoute recovery in powerReclaim mode (cpu=0:00:02, real=0:00:02, mem=3624.26M, totSessionCpu=7:08:27).
[03/15 11:11:46  25706s] **optDesign ... cpu = 0:07:21, real = 0:07:20, mem = 3144.5M, totSessionCpu=7:08:27 **
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Begin Power Analysis
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s]              0V	    VSS
[03/15 11:11:46  25706s]            0.9V	    VDD
[03/15 11:11:46  25706s] Begin Processing Timing Library for Power Calculation
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Begin Processing Timing Library for Power Calculation
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Begin Processing Power Net/Grid for Power Calculation
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3144.47MB/4815.63MB/3238.20MB)
[03/15 11:11:46  25706s] 
[03/15 11:11:46  25706s] Begin Processing Timing Window Data for Power Calculation
[03/15 11:11:46  25706s] 
[03/15 11:11:47  25707s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3144.47MB/4815.63MB/3238.20MB)
[03/15 11:11:47  25707s] 
[03/15 11:11:47  25707s] Begin Processing User Attributes
[03/15 11:11:47  25707s] 
[03/15 11:11:47  25707s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3144.47MB/4815.63MB/3238.20MB)
[03/15 11:11:47  25707s] 
[03/15 11:11:47  25707s] Begin Processing Signal Activity
[03/15 11:11:47  25707s] 
[03/15 11:11:50  25710s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3146.89MB/4815.63MB/3238.20MB)
[03/15 11:11:50  25710s] 
[03/15 11:11:50  25710s] Begin Power Computation
[03/15 11:11:50  25710s] 
[03/15 11:11:50  25710s]       ----------------------------------------------------------
[03/15 11:11:50  25710s]       # of cell(s) missing both power/leakage table: 0
[03/15 11:11:50  25710s]       # of cell(s) missing power table: 0
[03/15 11:11:50  25710s]       # of cell(s) missing leakage table: 0
[03/15 11:11:50  25710s]       # of MSMV cell(s) missing power_level: 0
[03/15 11:11:50  25710s]       ----------------------------------------------------------
[03/15 11:11:50  25710s] 
[03/15 11:11:50  25710s] 
[03/15 11:11:54  25714s] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3146.90MB/4815.63MB/3238.20MB)
[03/15 11:11:54  25714s] 
[03/15 11:11:54  25714s] Begin Processing User Attributes
[03/15 11:11:54  25714s] 
[03/15 11:11:54  25714s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3146.90MB/4815.63MB/3238.20MB)
[03/15 11:11:54  25714s] 
[03/15 11:11:54  25714s] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3146.90MB/4815.63MB/3238.20MB)
[03/15 11:11:54  25714s] 
[03/15 11:11:55  25715s] *



[03/15 11:11:55  25715s] Total Power
[03/15 11:11:55  25715s] -----------------------------------------------------------------------------------------
[03/15 11:11:55  25715s] Total Internal Power:      158.24924115 	   65.4143%
[03/15 11:11:55  25715s] Total Switching Power:      80.31274108 	   33.1983%
[03/15 11:11:55  25715s] Total Leakage Power:         3.35653091 	    1.3875%
[03/15 11:11:55  25715s] Total Power:               241.91851230
[03/15 11:11:55  25715s] -----------------------------------------------------------------------------------------
[03/15 11:11:55  25716s] Processing average sequential pin duty cycle 
[03/15 11:11:56  25716s] ** Power Reclaim End WNS Slack -1.189  TNS Slack -472.407 
[03/15 11:11:56  25716s] End: Power Optimization (cpu=0:01:39, real=0:01:39, mem=3524.68M, totSessionCpu=7:08:37).
[03/15 11:11:56  25716s] **optDesign ... cpu = 0:07:31, real = 0:07:30, mem = 3115.9M, totSessionCpu=7:08:37 **
[03/15 11:11:57  25718s]   Timing/DRV Snapshot: (REF)
[03/15 11:11:57  25718s]      Weighted WNS: -0.314
[03/15 11:11:57  25718s]       All  PG WNS: -1.189
[03/15 11:11:57  25718s]       High PG WNS: -0.217
[03/15 11:11:57  25718s]       All  PG TNS: -472.407
[03/15 11:11:57  25718s]       High PG TNS: -311.469
[03/15 11:11:57  25718s]          Tran DRV: 0
[03/15 11:11:57  25718s]           Cap DRV: 0
[03/15 11:11:57  25718s]        Fanout DRV: 0
[03/15 11:11:57  25718s]            Glitch: 0
[03/15 11:11:57  25718s]    Category Slack: { [L, -1.189] [H, -0.217] }
[03/15 11:11:57  25718s] 
[03/15 11:11:58  25718s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3524.7M
[03/15 11:11:58  25718s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.123, MEM:3524.7M
[03/15 11:11:58  25718s] GigaOpt Hold Optimizer is used
[03/15 11:11:58  25718s] Include MVT Delays for Hold Opt
[03/15 11:11:58  25718s] Deleting Cell Server ...
[03/15 11:11:58  25718s] Deleting Lib Analyzer.
[03/15 11:11:58  25718s] <optDesign CMD> fixhold  no -lvt Cells
[03/15 11:11:58  25718s] #InfoCS: Num dontuse cells 391, Num usable cells 628
[03/15 11:11:58  25718s] optDesignOneStep: Power Flow
[03/15 11:11:58  25718s] #InfoCS: Num dontuse cells 391, Num usable cells 628
[03/15 11:11:58  25718s] End AAE Lib Interpolated Model. (MEM=3524.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:11:58  25718s] 
[03/15 11:11:58  25718s] Creating Lib Analyzer ...
[03/15 11:11:58  25718s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 11:11:58  25718s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 11:11:58  25718s] Summary for sequential cells identification: 
[03/15 11:11:58  25718s]   Identified SBFF number: 199
[03/15 11:11:58  25718s]   Identified MBFF number: 0
[03/15 11:11:58  25718s]   Identified SB Latch number: 0
[03/15 11:11:58  25718s]   Identified MB Latch number: 0
[03/15 11:11:58  25718s]   Not identified SBFF number: 0
[03/15 11:11:58  25718s]   Not identified MBFF number: 0
[03/15 11:11:58  25718s]   Not identified SB Latch number: 0
[03/15 11:11:58  25718s]   Not identified MB Latch number: 0
[03/15 11:11:58  25718s]   Number of sequential cells which are not FFs: 104
[03/15 11:11:58  25718s]  Visiting view : WC_VIEW
[03/15 11:11:58  25718s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/15 11:11:58  25718s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 11:11:58  25718s]  Visiting view : BC_VIEW
[03/15 11:11:58  25718s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 11:11:58  25718s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 11:11:58  25718s]  Setting StdDelay to 25.80
[03/15 11:11:58  25718s] Creating Cell Server, finished. 
[03/15 11:11:58  25718s] 
[03/15 11:11:58  25718s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/15 11:11:58  25718s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/15 11:11:58  25718s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 11:11:58  25718s] 
[03/15 11:11:59  25719s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:08:39 mem=3526.7M
[03/15 11:11:59  25719s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:08:39 mem=3526.7M
[03/15 11:11:59  25719s] Creating Lib Analyzer, finished. 
[03/15 11:11:59  25719s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=7:08:39 mem=3526.7M ***
[03/15 11:11:59  25719s] End AAE Lib Interpolated Model. (MEM=3526.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:11:59  25719s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 11:11:59  25719s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 11:11:59  25719s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[03/15 11:11:59  25719s] Latch borrow mode reset to max_borrow
[03/15 11:11:59  25719s] Starting delay calculation for Hold views
[03/15 11:11:59  25719s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 11:11:59  25719s] #################################################################################
[03/15 11:11:59  25719s] # Design Stage: PostRoute
[03/15 11:11:59  25719s] # Design Name: core
[03/15 11:11:59  25719s] # Design Mode: 65nm
[03/15 11:11:59  25719s] # Analysis Mode: MMMC OCV 
[03/15 11:11:59  25719s] # Parasitics Mode: SPEF/RCDB
[03/15 11:11:59  25719s] # Signoff Settings: SI On 
[03/15 11:11:59  25719s] #################################################################################
[03/15 11:11:59  25719s] AAE_INFO: 1 threads acquired from CTE.
[03/15 11:11:59  25719s] Setting infinite Tws ...
[03/15 11:11:59  25719s] First Iteration Infinite Tw... 
[03/15 11:11:59  25719s] Calculate late delays in OCV mode...
[03/15 11:11:59  25719s] Calculate early delays in OCV mode...
[03/15 11:11:59  25719s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/15 11:11:59  25719s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/15 11:11:59  25719s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 11:11:59  25719s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:11:59  25719s] Total number of fetched objects 58998
[03/15 11:11:59  25719s] AAE_INFO-618: Total number of nets in the design is 59185,  99.7 percent of the nets selected for SI analysis
[03/15 11:11:59  25719s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 11:11:59  25719s] End delay calculation. (MEM=0 CPU=0:00:16.0 REAL=0:00:16.0)
[03/15 11:11:59  25719s] End delay calculation (fullDC). (MEM=0 CPU=0:00:18.1 REAL=0:00:18.0)
[03/15 11:11:59  25719s] *** CDM Built up (cpu=0:00:19.1  real=0:00:19.0  mem= 0.0M) ***
[03/15 11:11:59  25719s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 11:11:59  25719s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 11:11:59  25719s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 11:11:59  25719s] 
[03/15 11:11:59  25719s] Executing IPO callback for view pruning ..
[03/15 11:11:59  25719s] 
[03/15 11:11:59  25719s] Active hold views:
[03/15 11:11:59  25719s]  BC_VIEW
[03/15 11:11:59  25719s]   Dominating endpoints: 0
[03/15 11:11:59  25719s]   Dominating TNS: -0.000
[03/15 11:11:59  25719s] 
[03/15 11:11:59  25719s] Starting SI iteration 2
[03/15 11:11:59  25719s] Calculate late delays in OCV mode...
[03/15 11:11:59  25719s] Calculate early delays in OCV mode...
[03/15 11:11:59  25719s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/15 11:11:59  25719s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:11:59  25719s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 11:11:59  25719s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 58998. 
[03/15 11:11:59  25719s] Total number of fetched objects 58998
[03/15 11:11:59  25719s] AAE_INFO-618: Total number of nets in the design is 59185,  11.1 percent of the nets selected for SI analysis
[03/15 11:11:59  25719s] End delay calculation. (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
[03/15 11:11:59  25719s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.4 REAL=0:00:06.0)
[03/15 11:11:59  25719s] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 0.0M) ***
[03/15 11:11:59  25719s] *** Done Building Timing Graph (cpu=0:00:32.1 real=0:00:32.0 totSessionCpu=0:01:49 mem=0.0M)
[03/15 11:11:59  25719s] Done building cte hold timing graph (fixHold) cpu=0:00:35.0 real=0:00:35.0 totSessionCpu=0:01:49 mem=0.0M ***
[03/15 11:11:59  25719s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/15 11:11:59  25719s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=0.0M
[03/15 11:11:59  25719s] Timing Data dump into file /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/coe_eosdata_4sBY8c/BC_VIEW.twf, for view: BC_VIEW 
[03/15 11:11:59  25719s] 	 Dumping view 1 BC_VIEW 
[03/15 11:11:59  25719s] Done building hold timer [188171 node(s), 261751 edge(s), 1 view(s)] (fixHold) cpu=0:00:43.2 real=0:00:43.0 totSessionCpu=0:01:57 mem=0.0M ***
[03/15 11:11:59  25719s] *** QThread HoldInit [finish] : cpu/real = 0:00:43.4/0:00:43.3 (1.0), mem = 0.0M
[03/15 11:11:59  25719s] 
[03/15 11:11:59  25719s] =============================================================================================
[03/15 11:11:59  25719s]  Step TAT Report for QThreadWorker #1
[03/15 11:11:59  25719s] =============================================================================================
[03/15 11:11:59  25719s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:11:59  25719s] ---------------------------------------------------------------------------------------------
[03/15 11:11:59  25719s] [ ViewPruning            ]      5   0:00:00.3  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 11:11:59  25719s] [ TimingUpdate           ]      2   0:00:01.9  (   4.5 % )     0:00:31.9 /  0:00:32.1    1.0
[03/15 11:11:59  25719s] [ FullDelayCalc          ]      1   0:00:29.2  (  67.5 % )     0:00:30.0 /  0:00:30.2    1.0
[03/15 11:11:59  25719s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 11:11:59  25719s] [ SlackTraversorInit     ]      2   0:00:01.9  (   4.5 % )     0:00:01.9 /  0:00:01.9    1.0
[03/15 11:11:59  25719s] [ BuildHoldTimer         ]      1   0:00:00.7  (   1.6 % )     0:00:04.1 /  0:00:04.1    1.0
[03/15 11:11:59  25719s] [ HoldTimerViewData      ]      1   0:00:01.5  (   3.4 % )     0:00:01.5 /  0:00:01.5    1.0
[03/15 11:11:59  25719s] [ HoldTimerSlackGraph    ]      1   0:00:01.9  (   4.5 % )     0:00:01.9 /  0:00:01.9    1.0
[03/15 11:11:59  25719s] [ HoldTimerNodeList      ]      1   0:00:01.9  (   4.5 % )     0:00:01.9 /  0:00:01.9    1.0
[03/15 11:11:59  25719s] [ ReportAnalysisSummary  ]      2   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 11:11:59  25719s] [ MISC                   ]          0:00:03.1  (   7.3 % )     0:00:03.1 /  0:00:03.2    1.0
[03/15 11:11:59  25719s] ---------------------------------------------------------------------------------------------
[03/15 11:11:59  25719s]  QThreadWorker #1 TOTAL             0:00:43.3  ( 100.0 % )     0:00:43.3 /  0:00:43.4    1.0
[03/15 11:11:59  25719s] ---------------------------------------------------------------------------------------------
[03/15 11:11:59  25719s] 
[03/15 11:12:42  25761s]  
_______________________________________________________________________
[03/15 11:12:42  25761s] Done building cte setup timing graph (fixHold) cpu=0:00:42.3 real=0:00:43.0 totSessionCpu=7:09:22 mem=3526.7M ***
[03/15 11:12:42  25761s] ** Profile ** Start :  cpu=0:00:00.0, mem=3526.7M
[03/15 11:12:43  25762s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3536.7M
[03/15 11:12:43  25762s] *info: category slack lower bound [L -1189.1] default
[03/15 11:12:43  25762s] *info: category slack lower bound [H -216.8] reg2reg 
[03/15 11:12:43  25762s] --------------------------------------------------- 
[03/15 11:12:43  25762s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/15 11:12:43  25762s] --------------------------------------------------- 
[03/15 11:12:43  25762s]          WNS    reg2regWNS
[03/15 11:12:43  25762s]    -1.189 ns     -0.217 ns
[03/15 11:12:43  25762s] --------------------------------------------------- 
[03/15 11:12:43  25762s] Restoring Auto Hold Views:  BC_VIEW
[03/15 11:12:43  25762s] Restoring Active Hold Views:  BC_VIEW 
[03/15 11:12:43  25762s] Restoring Hold Target Slack: 0
[03/15 11:12:44  25763s] Loading timing data from /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/coe_eosdata_4sBY8c/BC_VIEW.twf 
[03/15 11:12:44  25763s] 	 Loading view 1 BC_VIEW 
[03/15 11:12:44  25763s] 
[03/15 11:12:44  25763s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/15 11:12:44  25763s] *Info: worst delay setup view: WC_VIEW
[03/15 11:12:44  25763s] Footprint list for hold buffering (delay unit: ps)
[03/15 11:12:44  25763s] =================================================================
[03/15 11:12:44  25763s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/15 11:12:44  25763s] ------------------------------------------------------------------
[03/15 11:12:44  25763s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/15 11:12:44  25763s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/15 11:12:44  25763s] =================================================================
[03/15 11:12:45  25763s] Deleting Cell Server ...
[03/15 11:12:45  25763s] Deleting Lib Analyzer.
[03/15 11:12:45  25763s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 11:12:45  25763s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 11:12:45  25763s] Summary for sequential cells identification: 
[03/15 11:12:45  25763s]   Identified SBFF number: 199
[03/15 11:12:45  25763s]   Identified MBFF number: 0
[03/15 11:12:45  25763s]   Identified SB Latch number: 0
[03/15 11:12:45  25763s]   Identified MB Latch number: 0
[03/15 11:12:45  25763s]   Not identified SBFF number: 0
[03/15 11:12:45  25763s]   Not identified MBFF number: 0
[03/15 11:12:45  25763s]   Not identified SB Latch number: 0
[03/15 11:12:45  25763s]   Not identified MB Latch number: 0
[03/15 11:12:45  25763s]   Number of sequential cells which are not FFs: 104
[03/15 11:12:45  25763s]  Visiting view : WC_VIEW
[03/15 11:12:45  25763s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/15 11:12:45  25763s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 11:12:45  25763s]  Visiting view : BC_VIEW
[03/15 11:12:45  25763s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 11:12:45  25763s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 11:12:45  25763s]  Setting StdDelay to 25.80
[03/15 11:12:45  25763s] Creating Cell Server, finished. 
[03/15 11:12:45  25763s] 
[03/15 11:12:45  25764s] Hold Timer stdDelay = 25.8ps
[03/15 11:12:45  25764s]  Visiting view : BC_VIEW
[03/15 11:12:45  25764s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 11:12:45  25764s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 11:12:45  25764s] ** Profile ** Start :  cpu=0:00:00.0, mem=3577.2M
[03/15 11:12:45  25764s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3577.2M
[03/15 11:12:45  25764s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.111, MEM:3577.2M
[03/15 11:12:45  25764s] ** Profile ** Other data :  cpu=0:00:00.3, mem=3577.2M
[03/15 11:12:46  25765s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=3577.2M
[03/15 11:12:46  25765s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-472.406 |-311.468 |-160.938 |
|    Violating Paths:|  2292   |  2132   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.125  | -0.125  | -0.087  |
|           TNS (ns):| -19.446 | -18.238 | -1.415  |
|    Violating Paths:|   837   |   784   |   67    |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.909%
       (88.724% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:08:20, real = 0:08:20, mem = 3163.7M, totSessionCpu=7:09:25 **
[03/15 11:12:46  25765s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:09:25.3/12:34:52.1 (0.6), mem = 3563.2M
[03/15 11:12:46  25765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.39
[03/15 11:12:46  25765s] (I,S,L,T): WC_VIEW: 153.756, 67.2129, 3.24305, 224.212
[03/15 11:12:46  25765s] 
[03/15 11:12:46  25765s] Creating Lib Analyzer ...
[03/15 11:12:46  25765s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 11:12:46  25765s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/15 11:12:46  25765s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 11:12:46  25765s] 
[03/15 11:12:48  25766s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:09:27 mem=3571.3M
[03/15 11:12:48  25766s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:09:27 mem=3571.3M
[03/15 11:12:48  25766s] Creating Lib Analyzer, finished. 
[03/15 11:12:48  25766s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 11:12:48  25766s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/15 11:12:48  25766s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 11:12:48  25766s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/15 11:12:48  25766s] *info: Run optDesign holdfix with 1 thread.
[03/15 11:12:48  25767s] Info: 296 clock nets excluded from IPO operation.
[03/15 11:12:48  25767s] --------------------------------------------------- 
[03/15 11:12:48  25767s]    Hold Timing Summary  - Initial 
[03/15 11:12:48  25767s] --------------------------------------------------- 
[03/15 11:12:48  25767s]  Target slack:       0.0000 ns
[03/15 11:12:48  25767s]  View: BC_VIEW 
[03/15 11:12:48  25767s]    WNS:      -0.1247
[03/15 11:12:48  25767s]    TNS:     -19.4445
[03/15 11:12:48  25767s]    VP :          837
[03/15 11:12:48  25767s]    Worst hold path end point: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D 
[03/15 11:12:48  25767s] --------------------------------------------------- 
[03/15 11:12:48  25767s] Info: Do not create the CCOpt slew target map as it already exists.
[03/15 11:12:48  25767s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 11:12:48  25767s] ### Creating PhyDesignMc. totSessionCpu=7:09:28 mem=3590.4M
[03/15 11:12:48  25767s] OPERPROF: Starting DPlace-Init at level 1, MEM:3590.4M
[03/15 11:12:48  25767s] z: 2, totalTracks: 1
[03/15 11:12:48  25767s] z: 4, totalTracks: 1
[03/15 11:12:48  25767s] z: 6, totalTracks: 1
[03/15 11:12:48  25767s] z: 8, totalTracks: 1
[03/15 11:12:48  25767s] #spOpts: N=65 mergeVia=F 
[03/15 11:12:48  25767s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3590.4M
[03/15 11:12:48  25767s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:3590.4M
[03/15 11:12:48  25767s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3590.4MB).
[03/15 11:12:48  25767s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.203, MEM:3590.4M
[03/15 11:12:49  25768s] TotalInstCnt at PhyDesignMc Initialization: 55,295
[03/15 11:12:49  25768s] ### Creating PhyDesignMc, finished. totSessionCpu=7:09:28 mem=3590.4M
[03/15 11:12:49  25768s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3590.4M
[03/15 11:12:49  25768s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3590.4M
[03/15 11:12:49  25768s] 
[03/15 11:12:49  25768s] *** Starting Core Fixing (fixHold) cpu=0:00:49.1 real=0:00:50.0 totSessionCpu=7:09:28 mem=3590.4M density=88.724% ***
[03/15 11:12:49  25768s] Optimizer Target Slack 0.000 StdDelay is 0.026  
[03/15 11:12:51  25770s] ### Creating RouteCongInterface, started
[03/15 11:12:51  25770s] ### Creating RouteCongInterface, finished
[03/15 11:12:51  25770s] ** Profile ** Start :  cpu=0:00:00.0, mem=3596.3M
[03/15 11:12:51  25770s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3596.3M
[03/15 11:12:52  25771s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3606.3M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-472.406 |-311.468 |-160.938 |
|    Violating Paths:|  2292   |  2132   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

Density: 65.909%
       (88.724% with Fillers)
------------------------------------------------------------
[03/15 11:12:52  25771s] *info: Hold Batch Commit is enabled
[03/15 11:12:52  25771s] *info: Levelized Batch Commit is enabled
[03/15 11:12:52  25771s] 
[03/15 11:12:52  25771s] Phase I ......
[03/15 11:12:52  25771s] Executing transform: ECO Safe Resize
[03/15 11:12:52  25771s] Worst hold path end point:
[03/15 11:12:52  25771s]   ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/15 11:12:52  25771s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OFN439_array_out_80 (nrTerm=17)
[03/15 11:12:52  25771s] ===========================================================================================
[03/15 11:12:52  25771s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/15 11:12:52  25771s] ------------------------------------------------------------------------------------------
[03/15 11:12:52  25771s]  Hold WNS :      -0.1247
[03/15 11:12:52  25771s]       TNS :     -19.4445
[03/15 11:12:52  25771s]       #VP :          837
[03/15 11:12:52  25771s]   Density :      88.724%
[03/15 11:12:52  25771s] ------------------------------------------------------------------------------------------
[03/15 11:12:52  25771s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 11:12:52  25771s]  accumulated cpu=0:00:52.5 real=0:00:53.0 totSessionCpu=7:09:32 mem=3606.3M
[03/15 11:12:52  25771s] ===========================================================================================
[03/15 11:12:52  25771s] 
[03/15 11:12:52  25771s] Starting Phase 1 Step 1 Iter 1 ...
[03/15 11:12:53  25772s] Worst hold path end point:
[03/15 11:12:53  25772s]   ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/15 11:12:53  25772s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OFN439_array_out_80 (nrTerm=17)
[03/15 11:12:53  25772s] ===========================================================================================
[03/15 11:12:53  25772s]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/15 11:12:53  25772s] ------------------------------------------------------------------------------------------
[03/15 11:12:53  25772s]  Hold WNS :      -0.1247
[03/15 11:12:53  25772s]       TNS :     -19.4445
[03/15 11:12:53  25772s]       #VP :          837
[03/15 11:12:53  25772s]   Density :      88.724%
[03/15 11:12:53  25772s] ------------------------------------------------------------------------------------------
[03/15 11:12:53  25772s]  iteration   cpu=0:00:00.9 real=0:00:01.0
[03/15 11:12:53  25772s]  accumulated cpu=0:00:53.3 real=0:00:54.0 totSessionCpu=7:09:33 mem=3625.4M
[03/15 11:12:53  25772s] ===========================================================================================
[03/15 11:12:53  25772s] 
[03/15 11:12:53  25772s] 
[03/15 11:12:53  25772s] Capturing REF for hold ...
[03/15 11:12:53  25772s]    Hold Timing Snapshot: (REF)
[03/15 11:12:53  25772s]              All PG WNS: -0.125
[03/15 11:12:53  25772s]              All PG TNS: -19.445
[03/15 11:12:53  25772s] Executing transform: AddBuffer + LegalResize
[03/15 11:12:54  25772s] Worst hold path end point:
[03/15 11:12:54  25772s]   ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/15 11:12:54  25772s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OFN439_array_out_80 (nrTerm=17)
[03/15 11:12:54  25772s] ===========================================================================================
[03/15 11:12:54  25772s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/15 11:12:54  25772s] ------------------------------------------------------------------------------------------
[03/15 11:12:54  25772s]  Hold WNS :      -0.1247
[03/15 11:12:54  25772s]       TNS :     -19.4445
[03/15 11:12:54  25772s]       #VP :          837
[03/15 11:12:54  25772s]   Density :      88.724%
[03/15 11:12:54  25772s] ------------------------------------------------------------------------------------------
[03/15 11:12:54  25772s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 11:12:54  25772s]  accumulated cpu=0:00:53.6 real=0:00:55.0 totSessionCpu=7:09:33 mem=3625.4M
[03/15 11:12:54  25772s] ===========================================================================================
[03/15 11:12:54  25772s] 
[03/15 11:12:54  25772s] Starting Phase 1 Step 2 Iter 1 ...
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5204_FE_OFN439_array_out_80 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U273/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U270/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U279/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U284/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U287/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U276/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U290/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U293/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5205_FE_OFN1304_array_out_81 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U272/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U292/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U275/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U289/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U283/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U281/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U278/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U286/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC5206_FE_RN_3 (CKBD0)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4355_inst_temp_5/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst FE_PHC5207_array_out_140 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4713_array_out_140/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4796_array_out_140/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/FE_PHC5208_inst_temp_4 (CKBD0)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/FE_PHC4357_inst_temp_4/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst FE_PHC5209_inst_16 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: FE_PHC4570_inst_16/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5210_FE_OCPN2259_array_out_141 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U274/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U270/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U266/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U262/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U285/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U281/A2
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4785_FE_OCPN2259_array_out_141/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5211_FE_OFN1316_array_out_40 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U285/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U288/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U282/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U279/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U299/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U302/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U293/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U296/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5212_FE_OFN6_array_out_0 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U268/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U271/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U279/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U276/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U282/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U285/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q6_reg_0_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5213_array_out_120 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U281/A2
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4862_array_out_120/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5214_FE_OFN3_array_out_20 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U293/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U287/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U290/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U276/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U273/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U282/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U279/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q15_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q14_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q13_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q12_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_0_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_0_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_1__fifo_instance/U296/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5215_FE_OFN5_array_out_1 (CKBD2)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4354_FE_OFN5_array_out_1/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_1_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U264/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U267/A2
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4590_FE_OFN5_array_out_1/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5216_FE_OCPN2252_array_out_142 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U269/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U273/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U265/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U261/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U276/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U280/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U288/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U284/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5217_FE_OFN1367_array_out_7 (CKBD2)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4372_FE_OFN1367_array_out_7/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19313_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U86/I1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19245_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19293_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_25796_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_25792_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20689_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19263_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_7_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_7_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_7_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_7_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5218_fifo_wr_0 (CKBD0)
[03/15 11:12:59  25778s]       sink term: FE_PHC4802_fifo_wr_0/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5219_FE_OCPN2258_array_out_121 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4717_FE_OCPN2258_array_out_121/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5220_n3027 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_16779_0/I
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_8764_0/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5221_FE_OFN1335_array_out_44 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U239/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U275/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U263/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U114/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U115/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U216/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4589_FE_OFN1335_array_out_44/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5222_n3062 (CKBD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4790_n3062/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5223_FE_RN_9440_0 (CKBD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_16146_0/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5224_FE_OFN1826_array_out_2 (CKBD4)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20815_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20824_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20830_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U272/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U277/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20827_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20833_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20836_0/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5225_n29 (BUFFD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U10/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U9/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U8/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U7/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5226_FE_OCPN2236_array_out_123 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U245/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U259/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U69/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U70/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/U163/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/U177/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/U205/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/U191/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_3_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5227_FE_OFN1344_array_out_151 (CKBD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_11_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_11_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25909_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25902_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25898_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25731_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18948_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18911_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18876_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U198/I1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_11_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_11_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5228_n3031 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFC827_n3033/I
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2599/B
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5229_n549 (CKBD0)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1848/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_274_0/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5230_FE_OCPN2222_array_out_145 (CKBD2)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U229/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U215/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U242/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U201/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U175/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U188/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U161/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4926_FE_OCPN2222_array_out_145/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5231_FE_OCPN2251_array_out_122 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4364_FE_OCPN2251_array_out_122/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20839_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U276/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U279/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U282/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U265/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U268/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U271/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5232_fifo_wr_6 (CKBD2)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U80/B2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U80/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U26/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5233_FE_OCPN2212_array_out_85 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U52/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U48/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U46/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U53/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_5_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_5_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_5_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/U47/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_5_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_5_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/U51/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/U50/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_5_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/U49/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5234_FE_OFN1854_array_out_83 (CKBD4)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U224/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U239/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U268/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U254/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U78/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U172/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U209/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U194/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_3_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5235_FE_OFN1834_array_out_82 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20809_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U277/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20818_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U271/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U274/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20821_0/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U288/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U285/A2
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5236_n3054 (CKBD2)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_865_0/A2
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1494/A2
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_89_0/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U265_dup/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U265/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5237_n2355 (CKBD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U533/B
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5238_FE_OFN1858_array_out_43 (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/U253/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/U241/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/U277/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/U194/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/U229/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/U265/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/U206/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/U218/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5239_n3138 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_672_0/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_674_0/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5240_n2344 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U67/B
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2190/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5241_FE_OFN421_reset (CKBD0)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U141/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC300_reset/I
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4962_FE_OFN421_reset/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_7__mac_col_inst/U28/B
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1345_reset/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_8__mac_col_inst/FE_OFC1346_reset/I
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC303_reset/I
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U24/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U142/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U90/C
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5242_FE_RN_11062_0 (CKBD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_19112_0/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5243_n3045 (CKBD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U264/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1240/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5244_FE_OCPN2181_array_out_148 (CKBD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U115/I1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4953_FE_OCPN2181_array_out_148/I
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U112/I1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U118/I1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U119/I1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4925_FE_OCPN2181_array_out_148/I
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U116/I1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5245_FE_OCPN2240_array_out_143 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U272/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U264/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U260/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U283/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U287/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U279/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U275/A2
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_/D
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_7__fifo_instance/U268/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5246_FE_OCPN2214_array_out_86 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U15/I1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4367_FE_OCPN2214_array_out_86/I
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_25810_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20708_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19482_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19478_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19461_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19430_0/A1
[03/15 11:12:59  25778s]       side term: ofifo_inst/col_idx_4__fifo_instance/U99/I1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5247_FE_OFN1845_array_out_84 (CKBD4)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4379_FE_OFN1845_array_out_84/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U222/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U252/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U79/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U237/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5248_FE_OCPN2223_array_out_144 (BUFFD2)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U231/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U217/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U244/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U257/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U163/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U177/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_4_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U203/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U190/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5249_n2564 (CKBD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2696/B
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2692/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5250_n2999 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U285/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_21301_0/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5251_n2227 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1848/B2
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2514/A2
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1981/B1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_248_0/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_274_0/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11800_0/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4539_0/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_132_0/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2202/B1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U225/B1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U204/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5252_n2836 (BUFFD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2594/B
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1039/B2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5253_FE_OCPN2213_array_out_45 (BUFFD8)
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U108/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U104/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U110/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U96/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U102/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U98/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U100/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst FE_PHC5254_reset (BUFFD6)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/U12/I
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/U25/B
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC294_reset/I
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/U28/B
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1341_reset/I
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1343_reset/I
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/U22/C
[03/15 11:12:59  25778s]       sink term: ofifo_inst/FE_PHC4954_reset/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC306_reset/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U141/C
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U151/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC304_reset/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U125/C
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U176/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC305_reset/I
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U11/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U148/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U79/C
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U142/A1
[03/15 11:12:59  25778s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC299_reset/I
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5255_n22 (CKBD2)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_25917_0/A2
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_25916_0/I
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/CN
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/U25/B
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/CN
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/CN
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/U17/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5256_n2642 (CKBD0)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U323/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1393/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1392/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5257_n3112 (CKBD0)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2643/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1052/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC5258_q_temp_776 (BUFFD8)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U257/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U361/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U478/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U479/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U767/A2
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1160/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1196/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2393/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2535/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2588/A2
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U774/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2331/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/D
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/D
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5259_q_temp_528 (CKBD0)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1102/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1206_q_temp_528/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2089/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2011/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2009/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1995/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1647/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1221/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1179/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1122/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1103/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U770/A1
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U219/A1
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5260_q_temp_638 (CKBD1)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_22029_0/B2
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_22029_0/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_22029_0_dup/B2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_22029_0_dup/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_24814_0/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_24813_0/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_20953_0/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_5__mac_col_inst/FE_OCPC2725_q_temp_638/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_5527_0/A2
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2523/A2
[03/15 11:12:59  25778s] 
[03/15 11:12:59  25778s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5261_key_q_63 (BUFFD12)
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2309/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2021/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1120/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1843/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1844/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1124/B1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1778/A1
[03/15 11:12:59  25778s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4742_key_q_63/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4606_key_q_63/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4385_key_q_63/I
[03/15 11:12:59  25778s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1775/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5262_n232 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U138/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U148/A3
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5263_n469 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_16_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_9_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_3_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_7_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_13_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/E
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5264_FE_OCPN2250_array_out_102 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_20812_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_2_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5265_n170 (CKBD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q9_reg_9_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5266_n3057 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7379_0/A1
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_10126_0/A2
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5267_FE_OFN1846_array_out_62 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20869_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_19728_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U320/A2
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U323/A2
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_2_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4573_FE_OFN1846_array_out_62/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_20866_0/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5268_FE_OFN1831_array_out_29 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U239/I1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U226/I1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4463_FE_OFN1831_array_out_29/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25743_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25739_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25727_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25680_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_1__fifo_instance/U170/I1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_1__fifo_instance/U253/I1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5269_array_out_100 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4338_array_out_100/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5270_n150 (CKBD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4439_n150/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5271_n171 (CKBD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4441_n171/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5272_FE_OCPN4058_array_out_136 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20101_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1032_0/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5273_n2396 (CKBD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U26/CI
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5274_n3130 (CKBD0)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_19582_0/A2
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_19585_0/I
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U932/A2
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5275_FE_OCPN2227_array_out_124 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U217/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U230/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U243/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U257/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/U161/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/U175/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/U189/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/U203/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_4_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5276_n362 (CKBD0)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_21390_0/A2
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U351/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5277_FE_OCPN2210_array_out_46 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19453_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19432_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19436_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_25992_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_25998_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19447_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19457_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_25985_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_6_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5278_FE_OFN1853_array_out_126 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19480_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19485_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25844_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25838_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19463_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19420_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3093_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/U86/I1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_6_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5279_FE_OCPN3293_array_out_127 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25979_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19371_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4351_FE_OCPN3293_array_out_127/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5280_n3204 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2797/B
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC815_n3206/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5281_FE_OCPN2173_array_out_47 (CKBD4)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19356_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19362_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20703_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19349_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U137/I1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U134/I1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U136/I1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19367_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4595_FE_OCPN2173_array_out_47/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5282_n3004 (CKBD2)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U517/A2
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1285/A2
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5283_n258 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U184/A2
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC1501_n265/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U192/B
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U133/A2
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5284_n2265 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_14496_0/A2
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_14490_0/B2
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_14490_0/A2
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5285_FE_OCPN2233_array_out_63 (CKBD2)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U251/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U239/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U229/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U216/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_3_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_3_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_3_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U132/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_3_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U300/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U277/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U264/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5286_array_out_157 (CKBD4)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_12915_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25812_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25820_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18625_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18467_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18356_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18230_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_13184_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_17_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_17_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_17_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_17_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5287_FE_OFN1841_array_out_48 (CKBD4)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4375_FE_OFN1841_array_out_48/I
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_8_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_8_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5288_n2910 (CKBD2)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4620_0/A2
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1212/A2
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_17849_0/A3
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_15209_0/I
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_18373_0/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5289_FE_RN_287_0 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_21163_0/A2
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_21888_0/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5290_FE_OCPN4158_array_out_137 (CKBD4)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4888_FE_OCPN4158_array_out_137/I
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4779_FE_OCPN4158_array_out_137/I
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18676_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12437_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U222/I1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5291_FE_OFN1814_n464 (BUFFD6)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_11_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_12_/E
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_5_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_/E
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_/E
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5292_FE_OFN1852_array_out_49 (CKBD4)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4370_FE_OFN1852_array_out_49/I
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5293_n3117 (CKBD4)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2637/A
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5294_n332 (CKBD4)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_21300_0/A2
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_25084_0/B1
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1030/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5295_n2915 (CKBD0)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U291/A1
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U996_dup/A1
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U996/A1
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U482/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5296_array_out_58 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18377_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4980_array_out_58/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4979_array_out_58/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4978_array_out_58/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_array_out_58/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 11:13:00  25779s]     Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4356_FE_OFN1857_array_out_42, resized cell BUFFD1 -> cell BUFFD0
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5297_FE_RN_12207_0 (CKBD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20870_0/B1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5298_n375 (CKBD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5299_FE_RN_15069_0 (CKBD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25978_0/B1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5300_n2412 (CKBD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U11/B
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5301_n2420 (CKBD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U385/CI
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5302_n352 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4674_n352/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5303_FE_OFN1851_array_out_64 (CKBD2)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_4_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_4_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U249/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U237/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4841_FE_OFN1851_array_out_64/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U298/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U287/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5304_n379 (CKBD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q8_reg_7_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5305_FE_OCPN2221_array_out_104 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4769_FE_OCPN2221_array_out_104/I
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3671_array_out_104/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/U180/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/U165/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/U210/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/U195/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/U225/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_4_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_4_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5306_array_out_114 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3535_array_out_114/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25741_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25735_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25729_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_18810_0/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_14_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_14_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_14_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5307_FE_RN_15 (BUFFD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2672/A1
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2957_FE_RN_15/I
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_143_0/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5308_FE_OCPN2154_array_out_105 (CKBD0)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4894_FE_OCPN2154_array_out_105/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4932_FE_OCPN2154_array_out_105/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4919_FE_OCPN2154_array_out_105/I
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_5__fifo_instance/U48/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5309_FE_OCPN2206_array_out_106 (CKBD4)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4466_FE_OCPN2206_array_out_106/I
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19343_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19328_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19322_0/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U91/I1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5310_n3158 (CKBD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9464_0/A1
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9463_0/I
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5311_FE_OCPN2217_array_out_65 (BUFFD8)
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_5_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4885_FE_OCPN2217_array_out_65/I
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_5_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_5_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_5_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U66/A1
[03/15 11:13:00  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U33/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q13_reg_5_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U69/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U70/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U71/A1
[03/15 11:13:00  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U67/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5312_n3104 (CKBD2)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_19936_0/A1
[03/15 11:13:00  25779s] 
[03/15 11:13:00  25779s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5313_n3092 (CKBD1)
[03/15 11:13:00  25779s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2630/A2
[03/15 11:13:00  25779s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1007/A1
[03/15 11:13:00  25779s]     Committed inst ofifo_inst/col_idx_5__fifo_instance/U127, resized cell NR2D2 -> cell NR2XD0
[03/15 11:13:00  25779s]     Committed inst ofifo_inst/col_idx_5__fifo_instance/U129, resized cell NR2D1 -> cell NR2XD0
[03/15 11:13:00  25779s]     Uncommitted inst ofifo_inst/col_idx_5__fifo_instance/U129, resized cell NR2XD0 -> cell NR2D1
[03/15 11:13:01  25779s] 
[03/15 11:13:01  25779s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5314_n3056 (BUFFD2)
[03/15 11:13:01  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U303/A1
[03/15 11:13:01  25779s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U304/A1
[03/15 11:13:01  25779s] 
[03/15 11:13:01  25779s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5315_FE_RN_11038_0 (CKBD1)
[03/15 11:13:01  25779s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_19017_0/A1
[03/15 11:13:01  25779s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_19018_0/A1
[03/15 11:13:01  25779s] 
[03/15 11:13:01  25779s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5316_FE_OCPN3190_array_out_77 (CKBD1)
[03/15 11:13:01  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D
[03/15 11:13:01  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_17_/D
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U96/A1
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_17_/D
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_17_/D
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U92/A1
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U90/A1
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U94/A1
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U93/A1
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U86/A1
[03/15 11:13:01  25779s]       side term: ofifo_inst/col_idx_3__fifo_instance/U88/A1
[03/15 11:13:01  25779s] 
[03/15 11:13:01  25779s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5317_n419 (CKBD1)
[03/15 11:13:01  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D
[03/15 11:13:01  25779s] 
[03/15 11:13:01  25779s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5318_FE_OCPN3192_array_out_76 (CKBD2)
[03/15 11:13:01  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U126/A1
[03/15 11:13:01  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U104/A1
[03/15 11:13:01  25779s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U102/A1
[03/15 11:13:01  25779s]     Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U295, resized cell CKND2D1 -> cell CKND2D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/U256, resized cell CKMUX2D1 -> cell MUX2D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/U188, resized cell CKMUX2D1 -> cell MUX2D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/U241, resized cell CKMUX2D1 -> cell MUX2D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/U226, resized cell CKMUX2D1 -> cell MUX2D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25057_0, resized cell CKMUX2D1 -> cell MUX2D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25452_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18860_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25457_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25779s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25472_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18730_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_25468_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18816_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18100_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_17816_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18802_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_18386_0, resized cell AO21D1 -> cell AO21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/U71, resized cell CKND2D1 -> cell CKND2D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_20326_0, resized cell CKND2D1 -> cell CKND2D0
[03/15 11:13:01  25780s]     Uncommitted inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U295, resized cell CKND2D0 -> cell CKND2D1
[03/15 11:13:01  25780s]     Uncommitted inst ofifo_inst/col_idx_4__fifo_instance/U71, resized cell CKND2D0 -> cell CKND2D1
[03/15 11:13:01  25780s]     Uncommitted inst ofifo_inst/col_idx_4__fifo_instance/FE_RC_20326_0, resized cell CKND2D0 -> cell CKND2D1
[03/15 11:13:01  25780s]     Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U9, resized cell NR2D3 -> cell NR2XD1
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/U99, resized cell IOA21D1 -> cell IOA21D0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4651_n481, resized cell CKBD1 -> cell CKBD0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4567_n479, resized cell CKBD1 -> cell CKBD0
[03/15 11:13:01  25780s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/U97, resized cell IOA21D1 -> cell IOA21D0
[03/15 11:13:01  25780s] 
[03/15 11:13:01  25780s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5319_n3066 (CKBD4)
[03/15 11:13:01  25780s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_21005_0/C
[03/15 11:13:01  25780s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_21052_0/C
[03/15 11:13:01  25780s] 
[03/15 11:13:01  25780s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5320_FE_OFN1317_array_out_119 (BUFFD1)
[03/15 11:13:01  25780s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D
[03/15 11:13:01  25780s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3763_FE_OFN1317_array_out_119/I
[03/15 11:13:01  25780s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25982_0/A1
[03/15 11:13:01  25780s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25980_0/A1
[03/15 11:13:01  25780s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_19_/D
[03/15 11:13:01  25780s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_19_/D
[03/15 11:13:01  25780s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D
[03/15 11:13:01  25780s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_19_/D
[03/15 11:13:01  25780s] 
[03/15 11:13:01  25780s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5321_n404 (CKBD1)
[03/15 11:13:01  25780s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D
[03/15 11:13:01  25780s] Worst hold path end point:
[03/15 11:13:01  25780s]   ofifo_inst/col_idx_5__fifo_instance/q15_reg_4_/D
[03/15 11:13:01  25780s]     net: ofifo_inst/col_idx_5__fifo_instance/FE_OCPN2221_array_out_104 (nrTerm=14)
[03/15 11:13:01  25780s] ===========================================================================================
[03/15 11:13:01  25780s]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/15 11:13:01  25780s] ------------------------------------------------------------------------------------------
[03/15 11:13:01  25780s]  Hold WNS :      -0.0884
[03/15 11:13:01  25780s]       TNS :      -7.4145
[03/15 11:13:01  25780s]       #VP :          512
[03/15 11:13:01  25780s]       TNS+:      12.0300/141 improved (0.0853 per commit, 61.868%)
[03/15 11:13:01  25780s]   Density :      88.781%
[03/15 11:13:01  25780s] ------------------------------------------------------------------------------------------
[03/15 11:13:01  25780s]  118 buffer added (phase total 118, total 118)
[03/15 11:13:01  25780s]  23 inst resized (phase total 23, total 23)
[03/15 11:13:01  25780s] ------------------------------------------------------------------------------------------
[03/15 11:13:01  25780s]  iteration   cpu=0:00:07.7 real=0:00:08.0
[03/15 11:13:01  25780s]  accumulated cpu=0:01:01 real=0:01:02 totSessionCpu=7:09:41 mem=3661.0M
[03/15 11:13:01  25780s] ------------------------------------------------------------------------------------------
[03/15 11:13:01  25780s]  hold buffering full eval pass rate : 49.28 %
[03/15 11:13:01  25780s]     there are 172 full evals passed out of 349 
[03/15 11:13:01  25780s] ===========================================================================================
[03/15 11:13:01  25780s] 
[03/15 11:13:01  25780s] Starting Phase 1 Step 2 Iter 2 ...
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5322_FE_OFN439_array_out_80 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_0_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U273/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_0_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U270/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U279/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U284/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U287/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U276/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U290/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U293/A2
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_0_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_0_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_0_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5323_FE_OFN1304_array_out_81 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U272/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U292/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U275/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U289/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U283/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U281/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U278/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U286/A2
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/FE_PHC5324_inst_temp_4 (CKBD0)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/FE_PHC4588_inst_temp_4/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5325_FE_OFN3_array_out_20 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U296/A2
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC5214_FE_OFN3_array_out_20/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC5326_FE_RN_3 (CKBD0)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC4586_FE_RN_3/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5327_FE_OCPN2259_array_out_141 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4785_FE_OCPN2259_array_out_141/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5210_FE_OCPN2259_array_out_141/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5328_FE_OFN5_array_out_1 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_1_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U264/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U267/A2
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4354_FE_OFN5_array_out_1/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst FE_PHC5329_array_out_140 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4713_array_out_140/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4796_array_out_140/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5330_array_out_120 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U261/A2
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5331_FE_OFN1826_array_out_2 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_2_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20815_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20824_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20830_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/U272/A2
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/U277/A2
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20827_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20833_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_2_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_20836_0/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5332_FE_OCPN2252_array_out_142 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U269/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U273/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U265/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U261/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U276/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U280/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U288/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U284/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5333_fifo_wr_0 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5218_fifo_wr_0/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5334_FE_OCPN2227_array_out_124 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U230/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U243/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U257/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/U217/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5335_FE_OFN1358_array_out_9 (CKBD4)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19174_0/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/U102/I1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_25948_0/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19164_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_25700_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19136_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19122_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_19082_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q12_reg_9_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q13_reg_9_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q15_reg_9_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q14_reg_9_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_9_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5336_array_out_121 (CKBD4)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_OCPC3344_array_out_121/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5337_FE_OFN1854_array_out_83 (BUFFD6)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U224/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U239/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U268/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U254/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U78/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U172/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U209/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U194/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5338_fifo_wr_6 (CKBD1)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5232_fifo_wr_6/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst FE_PHC5339_inst_16 (CKBD1)
[03/15 11:13:04  25783s]       sink term: FE_PHC5209_inst_16/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5340_FE_OFN421_reset (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5241_FE_OFN421_reset/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4962_FE_OFN421_reset/I
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_7__mac_col_inst/U28/B
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1345_reset/I
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_8__mac_col_inst/FE_OFC1346_reset/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC303_reset/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U24/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U142/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U90/C
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5341_FE_OCPN2240_array_out_143 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U268/A2
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5245_FE_OCPN2240_array_out_143/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5342_n3019 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5828_0/A2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5827_0/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5343_FE_OCPN2251_array_out_122 (CKBD2)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4364_FE_OCPN2251_array_out_122/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U276/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U282/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U279/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20839_0/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U265/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U268/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U271/A2
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5344_n3055 (CKBD2)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_89_0/B1
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_865_0/B
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_15316_0/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5345_FE_OFN1834_array_out_82 (BUFFD3)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5235_FE_OFN1834_array_out_82/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5346_n2942 (CKBD1)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2605/B
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5347_FE_OCPN2181_array_out_148 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U118/I1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5244_FE_OCPN2181_array_out_148/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4953_FE_OCPN2181_array_out_148/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U112/I1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U119/I1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4925_FE_OCPN2181_array_out_148/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U116/I1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5348_FE_OFN1845_array_out_84 (CKBD6)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4379_FE_OFN1845_array_out_84/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U222/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U252/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U79/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U237/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5349_FE_OCPN2214_array_out_86 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5246_FE_OCPN2214_array_out_86/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4367_FE_OCPN2214_array_out_86/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_25810_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20708_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19482_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19478_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19461_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19430_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_4__fifo_instance/U99/I1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5350_n3204 (CKBD4)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2797/B
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC815_n3206/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5351_q_temp_776 (CKBD0)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2588/A2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U257/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U361/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U478/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U479/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U767/A2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1160/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1196/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2393/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2535/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U774/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2331/A1
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/D
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5352_FE_OFN1831_array_out_29 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U170/I1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC5268_FE_OFN1831_array_out_29/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4463_FE_OFN1831_array_out_29/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25743_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25739_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25727_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_25680_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_1__fifo_instance/U253/I1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5353_FE_OCPN2223_array_out_144 (CKBD4)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U163/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U177/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U203/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U190/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U231/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U217/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U244/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U257/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5227_FE_OFN1344_array_out_151/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25909_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25902_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25898_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25731_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18948_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18911_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18876_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/U198/I1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_11_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_11_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5355_n1414 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2193/B
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5356_n3129 (CKBD2)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_26121_0/A2
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U357/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5357_n22 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_25917_0/A2
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/U25/B
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/CN
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/CN
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_25916_0/I
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/CN
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_4__mac_col_inst/U17/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5358_n141 (CKBD4)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_26121_0/A1
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2641/A2
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5359_q_temp_567 (CKBD4)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2582/A2
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/D
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/D
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2497/A2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_15702_0/A2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_15702_0/B2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_21565_0/A2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_21566_0/A2
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5360_n3059 (CKBD0)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_19422_0/A2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_19425_0/I
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1366/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst FE_PHC5361_reset (BUFFD8)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_2__mac_col_inst/U12/I
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/U25/B
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC294_reset/I
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/U28/B
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1341_reset/I
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1343_reset/I
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/U22/C
[03/15 11:13:04  25783s]       sink term: ofifo_inst/FE_PHC4954_reset/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC306_reset/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U141/C
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U151/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC304_reset/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U125/C
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U176/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC305_reset/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U11/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U148/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U79/C
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U142/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC299_reset/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC5362_key_q_70 (CKBD2)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4310_0/A1
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4003_0/A2
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1681/A2
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5363_FE_OFN421_reset (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC300_reset/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/U141/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5364_array_out_140 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4854_array_out_140/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5365_n170 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q9_reg_9_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5366_FE_OFN1846_array_out_62 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4728_FE_OFN1846_array_out_62/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5367_FE_OFN1857_array_out_42 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19726_0/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19720_0/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20872_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4721_FE_OFN1857_array_out_42/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5368_n208 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5369_FE_OFN1335_array_out_44 (CKBD2)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U239/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U275/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U263/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U114/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U115/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U216/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_4_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5370_n3103 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_19937_0/A2
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_19936_0/A2
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5371_FE_OFN1853_array_out_126 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5278_FE_OFN1853_array_out_126/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25844_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25838_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19463_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19420_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3093_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/U86/I1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_6_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5372_FE_OCPN2221_array_out_104 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC5305_FE_OCPN2221_array_out_104/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3671_array_out_104/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/U180/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/U165/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/U210/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/U195/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/U225/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_4_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5373_FE_OCPN4158_array_out_137 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12437_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4888_FE_OCPN4158_array_out_137/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4779_FE_OCPN4158_array_out_137/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_18676_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_6__fifo_instance/U222/I1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5374_FE_OCPN2206_array_out_106 (CKBD2)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_6_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U91/I1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_6_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19328_0/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19343_0/A1
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_19322_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4466_FE_OCPN2206_array_out_106/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5375_FE_OCPN3190_array_out_77 (BUFFD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_17_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5316_FE_OCPN3190_array_out_77/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/U96/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_17_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/U92/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/U90/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/U94/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/U93/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/U86/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_3__fifo_instance/U88/A1
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5376_FE_OCPN2213_array_out_45 (CKBD0)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U104/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/U108/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_5_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_5_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_5_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/U110/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/U96/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/U102/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/U98/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/U100/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_5_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5377_FE_OFN1317_array_out_119 (CKBD1)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_19_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC5320_FE_OFN1317_array_out_119/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3763_FE_OFN1317_array_out_119/I
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25982_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_25980_0/A1
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_19_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/q14_reg_19_/D
[03/15 11:13:04  25783s]       side term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5378_FE_OCPN2154_array_out_105 (CKBD4)
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4642_FE_OCPN2154_array_out_105/I
[03/15 11:13:04  25783s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4340_FE_OCPN2154_array_out_105/I
[03/15 11:13:04  25783s] 
[03/15 11:13:04  25783s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5379_n3108 (CKBD0)
[03/15 11:13:04  25783s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2642/A2
[03/15 11:13:04  25783s]       side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U996/A1
[03/15 11:13:05  25783s]     Committed inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5220_n3027, resized cell BUFFD1 -> cell CKBD0
[03/15 11:13:05  25783s]     Committed inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5223_FE_RN_9440_0, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:05  25783s]     Committed inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5228_n3031, resized cell BUFFD1 -> cell CKBD0
[03/15 11:13:05  25784s] 
[03/15 11:13:05  25784s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5380_FE_OFN406_n3033 (CKBD1)
[03/15 11:13:05  25784s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U273/A2
[03/15 11:13:05  25784s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U355/A2
[03/15 11:13:05  25784s] 
[03/15 11:13:05  25784s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5381_n376 (BUFFD1)
[03/15 11:13:05  25784s]       sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_4_/D
[03/15 11:13:05  25784s] 
[03/15 11:13:05  25784s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5382_FE_OFN1841_array_out_48 (CKBD0)
[03/15 11:13:05  25784s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_8_/D
[03/15 11:13:05  25784s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_8_/D
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4375_FE_OFN1841_array_out_48/I
[03/15 11:13:05  25784s] 
[03/15 11:13:05  25784s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5383_FE_OFN1852_array_out_49 (CKBD0)
[03/15 11:13:05  25784s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4370_FE_OFN1852_array_out_49/I
[03/15 11:13:05  25784s] 
[03/15 11:13:05  25784s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5384_array_out_58 (BUFFD1)
[03/15 11:13:05  25784s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18328_0/A1
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC5296_array_out_58/I
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4980_array_out_58/I
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4979_array_out_58/I
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4978_array_out_58/I
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_array_out_58/I
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4712_array_out_58/I
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_OCPC3463_array_out_58/I
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18726_0/A1
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_18645_0/A1
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D
[03/15 11:13:05  25784s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D
[03/15 11:13:05  25784s]     Committed inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4437_n38, resized cell BUFFD1 -> cell BUFFD0
[03/15 11:13:05  25784s]     Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4725_FE_OFN1335_array_out_44, resized cell BUFFD1 -> cell BUFFD0
[03/15 11:13:05  25784s]     Committed inst ofifo_inst/col_idx_5__fifo_instance/U10, resized cell NR2D3 -> cell NR2XD2
[03/15 11:13:05  25784s]     Committed inst ofifo_inst/col_idx_7__fifo_instance/U3, resized cell NR2D3 -> cell NR2XD2
[03/15 11:13:05  25784s]     Committed inst ofifo_inst/col_idx_3__fifo_instance/U44, resized cell ND2D1 -> cell ND2D0
[03/15 11:13:05  25784s]     Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5307_FE_RN_15, resized cell BUFFD1 -> cell BUFFD0
[03/15 11:13:05  25784s] 
[03/15 11:13:05  25784s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5385_n463 (CKBD1)
[03/15 11:13:05  25784s]       sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4618_n463/I
[03/15 11:13:05  25784s] Worst hold path end point:
[03/15 11:13:05  25784s]   ofifo_inst/col_idx_4__fifo_instance/q12_reg_0_/D
[03/15 11:13:05  25784s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_PHN5204_FE_OFN439_array_out_80 (nrTerm=5)
[03/15 11:13:05  25784s] ===========================================================================================
[03/15 11:13:05  25784s]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/15 11:13:05  25784s] ------------------------------------------------------------------------------------------
[03/15 11:13:05  25784s]  Hold WNS :      -0.0632
[03/15 11:13:05  25784s]       TNS :      -3.7915
[03/15 11:13:05  25784s]       #VP :          286
[03/15 11:13:05  25784s]       TNS+:       3.6230/73 improved (0.0496 per commit, 48.864%)
[03/15 11:13:05  25784s]   Density :      88.812%
[03/15 11:13:05  25784s] ------------------------------------------------------------------------------------------
[03/15 11:13:05  25784s]  64 buffer added (phase total 182, total 182)
[03/15 11:13:05  25784s]  9 inst resized (phase total 32, total 32)
[03/15 11:13:05  25784s] ------------------------------------------------------------------------------------------
[03/15 11:13:05  25784s]  iteration   cpu=0:00:03.9 real=0:00:04.0
[03/15 11:13:05  25784s]  accumulated cpu=0:01:05 real=0:01:06 totSessionCpu=7:09:44 mem=3680.1M
[03/15 11:13:05  25784s] ------------------------------------------------------------------------------------------
[03/15 11:13:05  25784s]  hold buffering full eval pass rate : 45.13 %
[03/15 11:13:05  25784s]     there are 102 full evals passed out of 226 
[03/15 11:13:05  25784s] ===========================================================================================
[03/15 11:13:05  25784s] 
[03/15 11:13:05  25784s] Starting Phase 1 Step 2 Iter 3 ...
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5386_FE_OFN1304_array_out_81 (CKBD0)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U272/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U275/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U281/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U278/A2
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_1_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_1_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/U292/A2
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/U289/A2
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/U283/A2
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/U286/A2
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5387_FE_OFN439_array_out_80 (CKBD0)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_0_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_0_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_0_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5322_FE_OFN439_array_out_80/I
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5388_array_out_140 (CKBD0)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4854_array_out_140/I
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5389_FE_OCPN2240_array_out_143 (CKBD0)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U268/A2
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5390_FE_OFN3_array_out_20 (CKBD0)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U296/A2
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/FE_PHC5391_inst_temp_4 (CKBD0)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/FE_PHC5324_inst_temp_4/I
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5392_n466 (CKBD0)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_10_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_11_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/E
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/E
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5393_FE_OFN1335_array_out_44 (CKBD4)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U239/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U275/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U263/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U114/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U115/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U216/A1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5394_fifo_wr_0 (CKBD1)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5333_fifo_wr_0/I
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5395_FE_OFN1857_array_out_42 (BUFFD1)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4580_FE_OFN1857_array_out_42/I
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U280/A2
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5396_n473 (BUFFD3)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_5_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_7_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_9_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_11_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_12_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_13_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_15_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_17_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_18_/E
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/E
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5397_n3057 (BUFFD1)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_10126_0/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7379_0/A1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5398_n22 (CKBD0)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/CN
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5357_n22/I
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_25916_0/I
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_4__mac_col_inst/U17/A1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5399_FE_OCPN2252_array_out_142 (CKBD2)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U269/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U273/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U265/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U261/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_2_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_2_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U276/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U280/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U288/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U284/A2
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5400_FE_OCPN3190_array_out_77 (BUFFD1)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_17_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5375_FE_OCPN3190_array_out_77/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5316_FE_OCPN3190_array_out_77/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/U96/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/U92/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/U90/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/U94/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/U93/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/U86/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_3__fifo_instance/U88/A1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5401_FE_OCPN2213_array_out_45 (CKBD0)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U110/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC5376_FE_OCPN2213_array_out_45/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U108/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_5_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_5_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_5_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U96/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U102/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U98/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/U100/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_5_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5402_FE_OFN1854_array_out_83 (CKBD4)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U224/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U239/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U268/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U254/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U78/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U172/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U209/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U194/A1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5403_FE_OFN1841_array_out_48 (CKBD1)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_8_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_8_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5404_n3204 (CKBD0)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC815_n3206/I
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2797/B
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5405_n3031 (CKBD1)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2599/B
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFC827_n3033/I
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5406_FE_OFN1834_array_out_82 (CKBD4)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5235_FE_OFN1834_array_out_82/I
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5407_FE_OFN421_reset (BUFFD1)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5340_FE_OFN421_reset/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4962_FE_OFN421_reset/I
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/U28/B
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1345_reset/I
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_8__mac_col_inst/FE_OFC1346_reset/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC303_reset/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/U24/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/U142/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/U90/C
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5408_FE_OFN1344_array_out_151 (CKBD1)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5227_FE_OFN1344_array_out_151/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25909_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25902_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25898_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25731_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18948_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18911_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18876_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/U198/I1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_11_/D
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_11_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5409_FE_OFN1845_array_out_84 (BUFFD16)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4379_FE_OFN1845_array_out_84/I
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U222/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U252/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U79/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U237/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5410_FE_OCPN2214_array_out_86 (BUFFD1)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4367_FE_OCPN2214_array_out_86/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5349_FE_OCPN2214_array_out_86/I
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_25810_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20708_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19482_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19478_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19461_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_19430_0/A1
[03/15 11:13:07  25786s]       side term: ofifo_inst/col_idx_4__fifo_instance/U99/I1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5411_FE_OCPN2104_array_out_50 (CKBD4)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_10_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_10_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_10_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19006_0/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4384_FE_OCPN2104_array_out_50/I
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U274/I1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U238/I1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19026_0/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U215/I1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20614_0/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U227/I1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_10_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U192/I1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_10_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5412_q_temp_768 (CKBD0)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1154/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15302_0/B1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15302_0/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/D
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/D
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2590/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2557/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2397/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1225/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1209/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1192/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1177/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1173/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1162/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1143/A1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5413_FE_OCPN2223_array_out_144 (BUFFD12)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U231/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U217/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U244/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U257/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5353_FE_OCPN2223_array_out_144/I
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5414_FE_OFN1841_array_out_48 (CKBD4)
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19339_0/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19318_0/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_20700_0/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U139/I1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U143/I1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_8_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U144/I1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_8_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_8_/D
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19324_0/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_19232_0/A1
[03/15 11:13:07  25786s]       sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_8_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5415_n2751 (CKBD0)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7990_0/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_19611_0/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_14767_0/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_13622_0/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_355_0/I
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_120_0/I
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2296/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U870/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U471/B1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U238/A2
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5416_n3056 (CKBD4)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4971_n3056/I
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4737_n3056/I
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5417_n2811 (CKBD0)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2588/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_18489_0/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8555_0/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2544/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2498/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2409/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2305/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2207/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2166/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U361/B1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5418_q_temp_769 (BUFFD1)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2405/A2
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2581/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2079/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2119/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/D
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/D
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5419_n2274 (CKBD4)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U48/CI
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5420_key_q_31 (BUFFD1)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2411/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2311/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1989/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1927/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1638/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1156/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1154/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1125/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1124/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1084/I
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1083/B1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC5421_q_temp_776 (CKBD2)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2393/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1196/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2331/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1160/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U257/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U478/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U774/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/D
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/D
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U361/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U479/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U767/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2535/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5351_q_temp_776/I
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5422_key_q_113 (CKBD4)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2570/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U245/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1257/B1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2493/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2421/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2368/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2247/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_12930_0/A1
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U840/A2
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_13932_0/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1571_0/A1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1007_0/A1
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5423_n2703 (CKBD0)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2484/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2492/B1
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2382/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2251/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2219/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2007/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1814/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1656/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1468/B2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U331/A2
[03/15 11:13:07  25786s] 
[03/15 11:13:07  25786s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5424_n598 (CKBD0)
[03/15 11:13:07  25786s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1810/A2
[03/15 11:13:07  25786s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5276_0/A2
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5425_n287 (CKBD1)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/D
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5426_FE_OFN1834_array_out_82 (BUFFD1)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20809_0/A1
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U277/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U271/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U274/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U285/A2
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_2_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_2_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_2_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20818_0/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20821_0/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_4__fifo_instance/U288/A2
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5427_FE_OCPN2227_array_out_124 (CKBD0)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U217/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5334_FE_OCPN2227_array_out_124/I
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5428_n3027 (BUFFD1)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_16779_0/I
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_8764_0/A2
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5429_n3036 (CKBD0)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_21391_0/I
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U351/A2
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5430_FE_OCPN2251_array_out_122 (CKBD2)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4364_FE_OCPN2251_array_out_122/I
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U276/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U282/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U279/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20839_0/A1
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U265/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U268/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U271/A2
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_2_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5431_FE_OFN1853_array_out_126 (CKBD0)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5371_FE_OFN1853_array_out_126/I
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5278_FE_OFN1853_array_out_126/I
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25844_0/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25838_0/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19463_0/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19420_0/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3093_0/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/U86/I1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_6_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5432_n326 (CKBD1)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q10_reg_8_/D
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5433_n306 (CKBD1)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q11_reg_8_/D
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5434_FE_OFN41_n2997 (CKBD1)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2542/B
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4807_FE_OFN41_n2997/I
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5435_n2814 (BUFFD1)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15233_0/B2
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1154/A1
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2596/A2
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_16806_0/A1
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15342_0/A1
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_14845_0/A2
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_14766_0/B2
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2201/A2
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2382/A1
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5436_n2409 (CKBD1)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1487/B
[03/15 11:13:08  25787s]     Committed inst ofifo_inst/col_idx_0__fifo_instance/FE_OCPC4168_FE_OFN426_array_out_18, resized cell BUFFD1 -> cell BUFFD0
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5437_n2976 (CKBD1)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U72/B
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5438_FE_OCPN4158_array_out_137 (CKBD4)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_17_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_17_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_17_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_/D
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5439_n2978 (CKBD4)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_20730_0/I
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_20723_0/A2
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_20717_0/A2
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5440_n3014 (CKBD0)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_21216_0/A1
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_21372_0/A2
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_21370_0/A2
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_21214_0/I
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5441_n2836 (BUFFD1)
[03/15 11:13:08  25787s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11447_0/A1
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11453_0/A1
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11450_0/S
[03/15 11:13:08  25787s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11446_0/I
[03/15 11:13:08  25787s]     Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4969_array_out_58, resized cell CKBD1 -> cell CKBD0
[03/15 11:13:08  25787s]     Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4847_array_out_58, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5442_FE_OCPN2221_array_out_104 (CKBD0)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U225/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC5372_FE_OCPN2221_array_out_104/I
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC5305_FE_OCPN2221_array_out_104/I
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC3671_array_out_104/I
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/U180/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/U165/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/U210/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/U195/A1
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/q13_reg_4_/D
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5443_FE_OCPN2221_array_out_104 (BUFFD1)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q15_reg_4_/D
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5444_FE_OCPN2221_array_out_104 (BUFFD1)
[03/15 11:13:08  25787s]       sink term: ofifo_inst/col_idx_5__fifo_instance/q12_reg_4_/D
[03/15 11:13:08  25787s]       side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4769_FE_OCPN2221_array_out_104/I
[03/15 11:13:08  25787s] Worst hold path end point:
[03/15 11:13:08  25787s]   ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D
[03/15 11:13:08  25787s]     net: ofifo_inst/col_idx_4__fifo_instance/n311 (nrTerm=2)
[03/15 11:13:08  25787s] ===========================================================================================
[03/15 11:13:08  25787s]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/15 11:13:08  25787s] ------------------------------------------------------------------------------------------
[03/15 11:13:08  25787s]  Hold WNS :      -0.0511
[03/15 11:13:08  25787s]       TNS :      -1.7491
[03/15 11:13:08  25787s]       #VP :          157
[03/15 11:13:08  25787s]       TNS+:       2.0424/62 improved (0.0329 per commit, 53.868%)
[03/15 11:13:08  25787s]   Density :      88.843%
[03/15 11:13:08  25787s] ------------------------------------------------------------------------------------------
[03/15 11:13:08  25787s]  59 buffer added (phase total 241, total 241)
[03/15 11:13:08  25787s]  3 inst resized (phase total 35, total 35)
[03/15 11:13:08  25787s] ------------------------------------------------------------------------------------------
[03/15 11:13:08  25787s]  iteration   cpu=0:00:03.0 real=0:00:03.0
[03/15 11:13:08  25787s]  accumulated cpu=0:01:08 real=0:01:09 totSessionCpu=7:09:47 mem=3680.1M
[03/15 11:13:08  25787s] ------------------------------------------------------------------------------------------
[03/15 11:13:08  25787s]  hold buffering full eval pass rate : 55.12 %
[03/15 11:13:08  25787s]     there are 70 full evals passed out of 127 
[03/15 11:13:08  25787s] ===========================================================================================
[03/15 11:13:08  25787s] 
[03/15 11:13:08  25787s] Starting Phase 1 Step 2 Iter 4 ...
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5445_FE_OFN1304_array_out_81 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5386_FE_OFN1304_array_out_81/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_1_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_1_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U292/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U289/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U283/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U286/A2
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5446_n311 (BUFFD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5447_n331 (BUFFD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q10_reg_6_/D
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5448_FE_OFN439_array_out_80 (BUFFD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_0_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_0_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_0_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5322_FE_OFN439_array_out_80/I
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5449_FE_OCPN2213_array_out_45 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U104/A1
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5450_FE_OCPN2213_array_out_45 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U110/A1
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5451_n399 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5452_n419 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_6_/D
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5453_FE_OCPN2240_array_out_143 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U268/A2
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5454_FE_OCPN2252_array_out_142 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_2_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U269/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U273/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U265/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U261/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U276/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U280/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U288/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U284/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5455_FE_OFN1834_array_out_82 (CKBD0)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20818_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5426_FE_OFN1834_array_out_82/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_20821_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U288/A2
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5456_FE_OFN1857_array_out_42 (CKBD0)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_2__fifo_instance/U280/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4580_FE_OFN1857_array_out_42/I
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5457_FE_OFN1853_array_out_126 (CKBD0)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5431_FE_OFN1853_array_out_126/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5371_FE_OFN1853_array_out_126/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5278_FE_OFN1853_array_out_126/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25844_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25838_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19463_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19420_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3093_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/U86/I1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_6_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5458_FE_OFN1845_array_out_84 (CKBD0)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4379_FE_OFN1845_array_out_84/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U222/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U252/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U79/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U237/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5459_FE_OCPN2251_array_out_122 (CKBD0)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_2_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4364_FE_OCPN2251_array_out_122/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/U276/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/U282/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/U279/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_20839_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/U265/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/U268/A2
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/U271/A2
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5460_FE_OCPN3190_array_out_77 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5400_FE_OCPN3190_array_out_77/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5375_FE_OCPN3190_array_out_77/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5316_FE_OCPN3190_array_out_77/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/U96/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/U92/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/U90/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/U94/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/U93/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/U86/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_3__fifo_instance/U88/A1
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5461_FE_OFN1854_array_out_83 (BUFFD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U224/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U239/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U268/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U254/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U78/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U172/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U209/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_4__fifo_instance/U194/A1
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5462_FE_OCPN2223_array_out_144 (BUFFD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U231/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U217/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U244/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U257/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5353_FE_OCPN2223_array_out_144/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5463_FE_OFN421_reset (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_7__fifo_instance/U90/C
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5407_FE_OFN421_reset/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4962_FE_OFN421_reset/I
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_7__mac_col_inst/U28/B
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1345_reset/I
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_8__mac_col_inst/FE_OFC1346_reset/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC303_reset/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U24/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U142/A1
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5464_n3046 (CKBD1)
[03/15 11:13:09  25788s]       sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U267/A1
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5465_n473 (CKBD6)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_11_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_5_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_7_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_15_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_9_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_13_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_18_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_17_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_12_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/E
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/E
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5466_FE_RN_12116_0 (CKBD1)
[03/15 11:13:09  25788s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_20731_0/A2
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5467_FE_OFN1344_array_out_151 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5408_FE_OFN1344_array_out_151/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5227_FE_OFN1344_array_out_151/I
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25909_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25902_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25898_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25731_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18948_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18911_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18876_0/A1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/U198/I1
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_11_/D
[03/15 11:13:09  25788s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_11_/D
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5468_n2812 (CKBD0)
[03/15 11:13:09  25788s]       sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1154/B2
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_16806_0/A2
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15342_0/B1
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15233_0/A2
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_14845_0/B1
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_14766_0/A2
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2590/B1
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2382/B2
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2201/B2
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1975/A2
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5469_n2122 (CKBD0)
[03/15 11:13:09  25788s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2412/A2
[03/15 11:13:09  25788s]       side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2312/B2
[03/15 11:13:09  25788s]     Committed inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC5394_fifo_wr_0, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:09  25788s]     Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5437_n2976, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:09  25788s] 
[03/15 11:13:09  25788s]     Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5470_FE_OCPN2221_array_out_104 (CKBD1)
[03/15 11:13:09  25788s]       sink term: ofifo_inst/col_idx_5__fifo_instance/U225/A1
[03/15 11:13:10  25788s] Worst hold path end point:
[03/15 11:13:10  25788s]   ofifo_inst/col_idx_4__fifo_instance/q12_reg_0_/D
[03/15 11:13:10  25788s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_PHN5448_FE_OFN439_array_out_80 (nrTerm=5)
[03/15 11:13:10  25788s] ===========================================================================================
[03/15 11:13:10  25788s]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/15 11:13:10  25788s] ------------------------------------------------------------------------------------------
[03/15 11:13:10  25788s]  Hold WNS :      -0.0331
[03/15 11:13:10  25788s]       TNS :      -1.2487
[03/15 11:13:10  25788s]       #VP :          122
[03/15 11:13:10  25788s]       TNS+:       0.5004/28 improved (0.0179 per commit, 28.609%)
[03/15 11:13:10  25788s]   Density :      88.853%
[03/15 11:13:10  25788s] ------------------------------------------------------------------------------------------
[03/15 11:13:10  25788s]  26 buffer added (phase total 267, total 267)
[03/15 11:13:10  25788s]  2 inst resized (phase total 37, total 37)
[03/15 11:13:10  25788s] ------------------------------------------------------------------------------------------
[03/15 11:13:10  25788s]  iteration   cpu=0:00:01.5 real=0:00:01.0
[03/15 11:13:10  25788s]  accumulated cpu=0:01:10 real=0:01:11 totSessionCpu=7:09:49 mem=3680.1M
[03/15 11:13:10  25788s] ------------------------------------------------------------------------------------------
[03/15 11:13:10  25788s]  hold buffering full eval pass rate : 45.21 %
[03/15 11:13:10  25788s]     there are 33 full evals passed out of 73 
[03/15 11:13:10  25788s] ===========================================================================================
[03/15 11:13:10  25788s] 
[03/15 11:13:10  25788s] Starting Phase 1 Step 2 Iter 5 ...
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5471_FE_OCPN2252_array_out_142 (CKBD0)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5454_FE_OCPN2252_array_out_142/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U269/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U273/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U265/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U261/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U276/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U280/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U288/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U284/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5472_FE_OCPN2251_array_out_122 (CKBD1)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4824_FE_OCPN2251_array_out_122/I
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5473_FE_OCPN3190_array_out_77 (CKBD1)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5460_FE_OCPN3190_array_out_77/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5400_FE_OCPN3190_array_out_77/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5375_FE_OCPN3190_array_out_77/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5316_FE_OCPN3190_array_out_77/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/U96/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/U92/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/U90/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/U94/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/U93/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/U86/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_3__fifo_instance/U88/A1
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5474_FE_OFN1853_array_out_126 (CKBD0)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5431_FE_OFN1853_array_out_126/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5457_FE_OFN1853_array_out_126/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5371_FE_OFN1853_array_out_126/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5278_FE_OFN1853_array_out_126/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25844_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25838_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19463_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19420_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3093_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/U86/I1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_6_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5475_FE_OCPN2223_array_out_144 (CKBD0)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5462_FE_OCPN2223_array_out_144/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U231/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U217/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U244/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U257/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5353_FE_OCPN2223_array_out_144/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5476_FE_OFN1344_array_out_151 (CKBD1)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5467_FE_OFN1344_array_out_151/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5408_FE_OFN1344_array_out_151/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5227_FE_OFN1344_array_out_151/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25909_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25902_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25898_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25731_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18948_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18911_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18876_0/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U198/I1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_11_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_11_/D
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5477_FE_OFN421_reset (CKBD1)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC303_reset/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5463_FE_OFN421_reset/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5407_FE_OFN421_reset/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4962_FE_OFN421_reset/I
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_7__mac_col_inst/U28/B
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1345_reset/I
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_8__mac_col_inst/FE_OFC1346_reset/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U24/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_7__fifo_instance/U142/A1
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5478_q_temp_744 (BUFFD1)
[03/15 11:13:10  25789s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1407/A2
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_17873_0/B2
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_17873_0/A2
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_15031_0/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_15030_0/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2220/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1338/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U886/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1266/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1320/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2720/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2737/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1395/A1
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC1725_q_temp_744/I
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_104_/D
[03/15 11:13:10  25789s]       side term: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_104_/D
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5479_FE_OFN1304_array_out_81 (BUFFD4)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5445_FE_OFN1304_array_out_81/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_1_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_1_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U292/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U289/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U283/A2
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U286/A2
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5480_n311 (CKBD1)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5481_n331 (CKBD1)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q10_reg_6_/D
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5482_FE_OFN1854_array_out_83 (CKBD0)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5461_FE_OFN1854_array_out_83/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U224/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U239/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U268/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U254/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U78/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U172/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U209/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U194/A1
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5483_FE_OFN1845_array_out_84 (CKBD2)
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4379_FE_OFN1845_array_out_84/I
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U222/A1
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U252/A1
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U79/A1
[03/15 11:13:10  25789s]       sink term: ofifo_inst/col_idx_4__fifo_instance/U237/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5458_FE_OFN1845_array_out_84/I
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 11:13:10  25789s]       side term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 11:13:10  25789s]     Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5449_FE_OCPN2213_array_out_45, resized cell CKBD1 -> cell CKBD0
[03/15 11:13:10  25789s]     Committed inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5450_FE_OCPN2213_array_out_45, resized cell CKBD1 -> cell CKBD0
[03/15 11:13:10  25789s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5448_FE_OFN439_array_out_80, resized cell BUFFD1 -> cell CKBD0
[03/15 11:13:10  25789s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5451_n399, resized cell CKBD1 -> cell CKBD0
[03/15 11:13:10  25789s] Worst hold path end point:
[03/15 11:13:10  25789s]   ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/15 11:13:10  25789s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_PHN5409_FE_OFN1845_array_out_84 (nrTerm=12)
[03/15 11:13:10  25789s] ===========================================================================================
[03/15 11:13:10  25789s]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/15 11:13:10  25789s] ------------------------------------------------------------------------------------------
[03/15 11:13:10  25789s]  Hold WNS :      -0.0305
[03/15 11:13:10  25789s]       TNS :      -0.9666
[03/15 11:13:10  25789s]       #VP :           99
[03/15 11:13:10  25789s]       TNS+:       0.2821/17 improved (0.0166 per commit, 22.591%)
[03/15 11:13:10  25789s]   Density :      88.859%
[03/15 11:13:10  25789s] ------------------------------------------------------------------------------------------
[03/15 11:13:10  25789s]  13 buffer added (phase total 280, total 280)
[03/15 11:13:10  25789s]  4 inst resized (phase total 41, total 41)
[03/15 11:13:10  25789s] ------------------------------------------------------------------------------------------
[03/15 11:13:10  25789s]  iteration   cpu=0:00:01.0 real=0:00:01.0
[03/15 11:13:10  25789s]  accumulated cpu=0:01:11 real=0:01:11 totSessionCpu=7:09:50 mem=3677.1M
[03/15 11:13:10  25789s] ------------------------------------------------------------------------------------------
[03/15 11:13:10  25789s]  hold buffering full eval pass rate : 76.00 %
[03/15 11:13:10  25789s]     there are 19 full evals passed out of 25 
[03/15 11:13:10  25789s] ===========================================================================================
[03/15 11:13:10  25789s] 
[03/15 11:13:10  25789s] Starting Phase 1 Step 2 Iter 6 ...
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5484_FE_OFN1304_array_out_81 (BUFFD1)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_1_/D
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_1_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5479_FE_OFN1304_array_out_81/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5445_FE_OFN1304_array_out_81/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U292/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U289/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U283/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U286/A2
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5485_FE_OFN421_reset (CKBD0)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_6__fifo_instance/U22/A1
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5486_FE_OFN439_array_out_80 (BUFFD1)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_0_/D
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_0_/D
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_0_/D
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5322_FE_OFN439_array_out_80/I
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5487_FE_OCPN2252_array_out_142 (CKBD0)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5471_FE_OCPN2252_array_out_142/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5454_FE_OCPN2252_array_out_142/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U269/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U273/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U265/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U261/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U276/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U280/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U288/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U284/A2
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5488_n467 (BUFFD1)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_0_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_1_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_3_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_4_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_5_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_6_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_7_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_8_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_9_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_10_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_11_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_12_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_13_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_14_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_17_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_18_/E
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/E
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5489_FE_OFN1853_array_out_126 (CKBD0)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5371_FE_OFN1853_array_out_126/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5474_FE_OFN1853_array_out_126/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5457_FE_OFN1853_array_out_126/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC5278_FE_OFN1853_array_out_126/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25844_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_25838_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19463_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_19420_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3093_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/U86/I1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/q14_reg_6_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5490_FE_OFN1854_array_out_83 (CKBD0)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5482_FE_OFN1854_array_out_83/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5461_FE_OFN1854_array_out_83/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U224/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U239/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U268/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U254/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U78/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U172/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U209/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U194/A1
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5491_FE_OCPN2213_array_out_45 (CKBD0)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC5401_FE_OCPN2213_array_out_45/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC5376_FE_OCPN2213_array_out_45/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/U108/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_5_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_5_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_5_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/U96/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/U102/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/U98/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/U100/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_5_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5492_FE_OFN1344_array_out_151 (CKBD1)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25898_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5476_FE_OFN1344_array_out_151/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5467_FE_OFN1344_array_out_151/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5408_FE_OFN1344_array_out_151/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5227_FE_OFN1344_array_out_151/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25909_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25902_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25731_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18948_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18911_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18876_0/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/U198/I1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_11_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_11_/D
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5493_n3295 (CKBD0)
[03/15 11:13:11  25790s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1422/A2
[03/15 11:13:11  25790s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U991/A2
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5494_FE_OFN1845_array_out_84 (CKBD0)
[03/15 11:13:11  25790s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5483_FE_OFN1845_array_out_84/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5458_FE_OFN1845_array_out_84/I
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 11:13:11  25790s]       side term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 11:13:11  25790s] Worst hold path end point:
[03/15 11:13:11  25790s]   ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/D
[03/15 11:13:11  25790s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OCPN3187_array_out_99 (nrTerm=14)
[03/15 11:13:11  25790s] ===========================================================================================
[03/15 11:13:11  25790s]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/15 11:13:11  25790s] ------------------------------------------------------------------------------------------
[03/15 11:13:11  25790s]  Hold WNS :      -0.0254
[03/15 11:13:11  25790s]       TNS :      -0.6728
[03/15 11:13:11  25790s]       #VP :           76
[03/15 11:13:11  25790s]       TNS+:       0.2938/11 improved (0.0267 per commit, 30.395%)
[03/15 11:13:11  25790s]   Density :      88.863%
[03/15 11:13:11  25790s] ------------------------------------------------------------------------------------------
[03/15 11:13:11  25790s]  11 buffer added (phase total 291, total 291)
[03/15 11:13:11  25790s] ------------------------------------------------------------------------------------------
[03/15 11:13:11  25790s]  iteration   cpu=0:00:00.9 real=0:00:01.0
[03/15 11:13:11  25790s]  accumulated cpu=0:01:11 real=0:01:12 totSessionCpu=7:09:51 mem=3677.1M
[03/15 11:13:11  25790s] ------------------------------------------------------------------------------------------
[03/15 11:13:11  25790s]  hold buffering full eval pass rate : 61.90 %
[03/15 11:13:11  25790s]     there are 13 full evals passed out of 21 
[03/15 11:13:11  25790s] ===========================================================================================
[03/15 11:13:11  25790s] 
[03/15 11:13:11  25790s] Starting Phase 1 Step 2 Iter 7 ...
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5495_FE_OFN1304_array_out_81 (CKBD1)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5484_FE_OFN1304_array_out_81/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5479_FE_OFN1304_array_out_81/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5445_FE_OFN1304_array_out_81/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U292/A2
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U289/A2
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U283/A2
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U286/A2
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC5496_FE_OFN1853_array_out_126 (CKBD1)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5497_FE_OFN1854_array_out_83 (CKBD0)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5490_FE_OFN1854_array_out_83/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5482_FE_OFN1854_array_out_83/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5461_FE_OFN1854_array_out_83/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U224/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U239/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U268/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U254/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U78/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U172/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U209/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U194/A1
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5498_FE_OFN1845_array_out_84 (CKBD0)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5494_FE_OFN1845_array_out_84/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5483_FE_OFN1845_array_out_84/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5458_FE_OFN1845_array_out_84/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC5499_FE_OCPN2213_array_out_45 (CKBD0)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC5376_FE_OCPN2213_array_out_45/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC5491_FE_OCPN2213_array_out_45/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/U108/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/q15_reg_5_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/q12_reg_5_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/q13_reg_5_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/U96/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/U102/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/U98/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/U100/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_5_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5500_FE_OFN1344_array_out_151 (BUFFD1)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18948_0/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5492_FE_OFN1344_array_out_151/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5476_FE_OFN1344_array_out_151/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5467_FE_OFN1344_array_out_151/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5408_FE_OFN1344_array_out_151/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC5227_FE_OFN1344_array_out_151/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25909_0/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25902_0/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_25731_0/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18911_0/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_18876_0/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/U198/I1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/q12_reg_11_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_7__fifo_instance/q13_reg_11_/D
[03/15 11:13:12  25791s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5480_n311, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:12  25791s]     Committed inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5486_FE_OFN439_array_out_80, resized cell BUFFD1 -> cell BUFFD0
[03/15 11:13:12  25791s] Worst hold path end point:
[03/15 11:13:12  25791s]   ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/D
[03/15 11:13:12  25791s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OCPN3187_array_out_99 (nrTerm=14)
[03/15 11:13:12  25791s] ===========================================================================================
[03/15 11:13:12  25791s]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[03/15 11:13:12  25791s] ------------------------------------------------------------------------------------------
[03/15 11:13:12  25791s]  Hold WNS :      -0.0254
[03/15 11:13:12  25791s]       TNS :      -0.6021
[03/15 11:13:12  25791s]       #VP :           66
[03/15 11:13:12  25791s]       TNS+:       0.0707/8 improved (0.0088 per commit, 10.508%)
[03/15 11:13:12  25791s]   Density :      88.865%
[03/15 11:13:12  25791s] ------------------------------------------------------------------------------------------
[03/15 11:13:12  25791s]  6 buffer added (phase total 297, total 297)
[03/15 11:13:12  25791s]  2 inst resized (phase total 43, total 43)
[03/15 11:13:12  25791s] ------------------------------------------------------------------------------------------
[03/15 11:13:12  25791s]  iteration   cpu=0:00:00.5 real=0:00:01.0
[03/15 11:13:12  25791s]  accumulated cpu=0:01:12 real=0:01:13 totSessionCpu=7:09:51 mem=3677.1M
[03/15 11:13:12  25791s] ------------------------------------------------------------------------------------------
[03/15 11:13:12  25791s]  hold buffering full eval pass rate : 88.89 %
[03/15 11:13:12  25791s]     there are 8 full evals passed out of 9 
[03/15 11:13:12  25791s] ===========================================================================================
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s] Starting Phase 1 Step 2 Iter 8 ...
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5501_FE_OFN1304_array_out_81 (BUFFD1)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5495_FE_OFN1304_array_out_81/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5484_FE_OFN1304_array_out_81/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5479_FE_OFN1304_array_out_81/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5445_FE_OFN1304_array_out_81/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U292/A2
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U289/A2
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U283/A2
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U286/A2
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5502_n411 (CKBD1)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5503_n391 (CKBD1)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s]     Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5504_FE_OFN1845_array_out_84 (CKBD0)
[03/15 11:13:12  25791s]       sink term: ofifo_inst/col_idx_4__fifo_instance/q15_reg_4_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5498_FE_OFN1845_array_out_84/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5494_FE_OFN1845_array_out_84/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5483_FE_OFN1845_array_out_84/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5458_FE_OFN1845_array_out_84/I
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/q12_reg_4_/D
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U185/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U170/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U207/A1
[03/15 11:13:12  25791s]       side term: ofifo_inst/col_idx_4__fifo_instance/U192/A1
[03/15 11:13:12  25791s]     Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OFN1344_array_out_151, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:12  25791s]     Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5476_FE_OFN1344_array_out_151, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:12  25791s]     Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5467_FE_OFN1344_array_out_151, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:12  25791s]     Committed inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC5408_FE_OFN1344_array_out_151, resized cell CKBD1 -> cell BUFFD0
[03/15 11:13:12  25791s] Worst hold path end point:
[03/15 11:13:12  25791s]   ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/D
[03/15 11:13:12  25791s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OCPN3187_array_out_99 (nrTerm=14)
[03/15 11:13:12  25791s] ===========================================================================================
[03/15 11:13:12  25791s]   Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
[03/15 11:13:12  25791s] ------------------------------------------------------------------------------------------
[03/15 11:13:12  25791s]  Hold WNS :      -0.0254
[03/15 11:13:12  25791s]       TNS :      -0.5810
[03/15 11:13:12  25791s]       #VP :           57
[03/15 11:13:12  25791s]       TNS+:       0.0211/8 improved (0.0026 per commit, 3.504%)
[03/15 11:13:12  25791s]   Density :      88.866%
[03/15 11:13:12  25791s] ------------------------------------------------------------------------------------------
[03/15 11:13:12  25791s]  4 buffer added (phase total 301, total 301)
[03/15 11:13:12  25791s]  4 inst resized (phase total 47, total 47)
[03/15 11:13:12  25791s] ------------------------------------------------------------------------------------------
[03/15 11:13:12  25791s]  iteration   cpu=0:00:00.4 real=0:00:00.0
[03/15 11:13:12  25791s]  accumulated cpu=0:01:12 real=0:01:13 totSessionCpu=7:09:52 mem=3677.1M
[03/15 11:13:12  25791s] ------------------------------------------------------------------------------------------
[03/15 11:13:12  25791s]  hold buffering full eval pass rate : 22.86 %
[03/15 11:13:12  25791s]     there are 8 full evals passed out of 35 
[03/15 11:13:12  25791s] ===========================================================================================
[03/15 11:13:12  25791s] 
[03/15 11:13:12  25791s] Starting Phase 1 Step 2 Iter 9 ...
[03/15 11:13:13  25792s] Worst hold path end point:
[03/15 11:13:13  25792s]   ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/D
[03/15 11:13:13  25792s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OCPN3187_array_out_99 (nrTerm=14)
[03/15 11:13:13  25792s] ===========================================================================================
[03/15 11:13:13  25792s]   Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
[03/15 11:13:13  25792s] ------------------------------------------------------------------------------------------
[03/15 11:13:13  25792s]  Hold WNS :      -0.0254
[03/15 11:13:13  25792s]       TNS :      -0.5810
[03/15 11:13:13  25792s]       #VP :           57
[03/15 11:13:13  25792s]   Density :      88.866%
[03/15 11:13:13  25792s] ------------------------------------------------------------------------------------------
[03/15 11:13:13  25792s]  0 buffer added (phase total 301, total 301)
[03/15 11:13:13  25792s] ------------------------------------------------------------------------------------------
[03/15 11:13:13  25792s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[03/15 11:13:13  25792s]  accumulated cpu=0:01:13 real=0:01:14 totSessionCpu=7:09:52 mem=3677.1M
[03/15 11:13:13  25792s] ===========================================================================================
[03/15 11:13:13  25792s] 
[03/15 11:13:13  25792s] 
[03/15 11:13:13  25792s] Capturing REF for hold ...
[03/15 11:13:13  25792s]    Hold Timing Snapshot: (REF)
[03/15 11:13:13  25792s]              All PG WNS: -0.025
[03/15 11:13:13  25792s]              All PG TNS: -0.581
[03/15 11:13:13  25792s] 
[03/15 11:13:13  25792s] *info:    Total 301 cells added for Phase I
[03/15 11:13:13  25792s] *info:    Total 47 instances resized for Phase I
[03/15 11:13:13  25792s] *info:        in which 0 FF resizing 
[03/15 11:13:13  25792s] --------------------------------------------------- 
[03/15 11:13:13  25792s]    Hold Timing Summary  - Phase I 
[03/15 11:13:13  25792s] --------------------------------------------------- 
[03/15 11:13:13  25792s]  Target slack:       0.0000 ns
[03/15 11:13:13  25792s]  View: BC_VIEW 
[03/15 11:13:13  25792s]    WNS:      -0.0254
[03/15 11:13:13  25792s]    TNS:      -0.5810
[03/15 11:13:13  25792s]    VP :           57
[03/15 11:13:13  25792s]    Worst hold path end point: ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/D 
[03/15 11:13:13  25792s] --------------------------------------------------- 
[03/15 11:13:13  25792s] ** Profile ** Start :  cpu=0:00:00.0, mem=3677.1M
[03/15 11:13:13  25792s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3677.1M
[03/15 11:13:14  25793s] ** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3677.1M

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-472.330 |-311.392 |-160.938 |
|    Violating Paths:|  2293   |  2133   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

Density: 66.051%
       (88.866% with Fillers)
------------------------------------------------------------
[03/15 11:13:14  25793s] *info: Hold Batch Commit is enabled
[03/15 11:13:14  25793s] *info: Levelized Batch Commit is enabled
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s] Phase II ......
[03/15 11:13:14  25793s] Executing transform: AddBuffer
[03/15 11:13:14  25793s] Worst hold path end point:
[03/15 11:13:14  25793s]   ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/D
[03/15 11:13:14  25793s]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OCPN3187_array_out_99 (nrTerm=14)
[03/15 11:13:14  25793s] ===========================================================================================
[03/15 11:13:14  25793s]   Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
[03/15 11:13:14  25793s] ------------------------------------------------------------------------------------------
[03/15 11:13:14  25793s]  Hold WNS :      -0.0254
[03/15 11:13:14  25793s]       TNS :      -0.5810
[03/15 11:13:14  25793s]       #VP :           57
[03/15 11:13:14  25793s]   Density :      88.866%
[03/15 11:13:14  25793s] ------------------------------------------------------------------------------------------
[03/15 11:13:14  25793s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 11:13:14  25793s]  accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=7:09:54 mem=3677.1M
[03/15 11:13:14  25793s] ===========================================================================================
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s] Starting Phase 2 Step 1 Iter 1 ...
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5505_FE_OCPN3190_array_out_77 (CKBD4)
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5473_FE_OCPN3190_array_out_77/I
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5460_FE_OCPN3190_array_out_77/I
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5400_FE_OCPN3190_array_out_77/I
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5375_FE_OCPN3190_array_out_77/I
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5316_FE_OCPN3190_array_out_77/I
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U96/A1
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U92/A1
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U90/A1
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U94/A1
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U93/A1
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U86/A1
[03/15 11:13:14  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/U88/A1
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5506_n3050 (BUFFD1)
[03/15 11:13:14  25793s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4963_0/A2
[03/15 11:13:14  25793s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4147_0/I
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5507_n3204 (CKBD1)
[03/15 11:13:14  25793s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5280_n3204/I
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s]     Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5508_n3010 (BUFFD1)
[03/15 11:13:14  25793s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_3704_0/A1
[03/15 11:13:14  25793s]       sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5209_0/A2
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5509_n3109 (BUFFD1)
[03/15 11:13:14  25793s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4150_0/A2
[03/15 11:13:14  25793s]       side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U495/A2
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5510_n3205 (CKBD2)
[03/15 11:13:14  25793s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2797/A
[03/15 11:13:14  25793s] 
[03/15 11:13:14  25793s]     Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5511_n3056 (CKBD1)
[03/15 11:13:14  25793s]       sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2623/B
[03/15 11:13:15  25793s] 
[03/15 11:13:15  25793s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5512_n440 (CKBD1)
[03/15 11:13:15  25793s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D
[03/15 11:13:15  25793s] 
[03/15 11:13:15  25793s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5513_n3111 (CKBD1)
[03/15 11:13:15  25793s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6407_0/A1
[03/15 11:13:15  25793s] 
[03/15 11:13:15  25793s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5514_n589 (CKBD2)
[03/15 11:13:15  25793s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2799/A2
[03/15 11:13:15  25793s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U425/A1
[03/15 11:13:15  25794s] Worst hold path end point:
[03/15 11:13:15  25794s]   ofifo_inst/col_idx_3__fifo_instance/q15_reg_16_/D
[03/15 11:13:15  25794s]     net: ofifo_inst/col_idx_3__fifo_instance/FE_PHN4382_FE_OCPN3191_array_out_76 (nrTerm=7)
[03/15 11:13:15  25794s] ===========================================================================================
[03/15 11:13:15  25794s]   Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  Hold WNS :      -0.0099
[03/15 11:13:15  25794s]       TNS :      -0.0946
[03/15 11:13:15  25794s]       #VP :           16
[03/15 11:13:15  25794s]       TNS+:       0.4864/10 improved (0.0486 per commit, 83.718%)
[03/15 11:13:15  25794s]   Density :      88.871%
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  10 buffer added (phase total 10, total 311)
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  iteration   cpu=0:00:00.6 real=0:00:01.0
[03/15 11:13:15  25794s]  accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=7:09:54 mem=3677.1M
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  hold buffering full eval pass rate : 100.00 %
[03/15 11:13:15  25794s]     there are 14 full evals passed out of 14 
[03/15 11:13:15  25794s] ===========================================================================================
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s] Starting Phase 2 Step 1 Iter 2 ...
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5515_FE_RN_2667_0 (CKBD1)
[03/15 11:13:15  25794s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4146_0/A2
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s]     Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5516_n3041 (BUFFD1)
[03/15 11:13:15  25794s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2611/A1
[03/15 11:13:15  25794s]       sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U379/A1
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s]     Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5517_n3204 (CKBD1)
[03/15 11:13:15  25794s]       sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2797/B
[03/15 11:13:15  25794s]       side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5404_n3204/I
[03/15 11:13:15  25794s] Worst hold path end point:
[03/15 11:13:15  25794s]   ofifo_inst/col_idx_3__fifo_instance/q15_reg_16_/D
[03/15 11:13:15  25794s]     net: ofifo_inst/col_idx_3__fifo_instance/FE_PHN4382_FE_OCPN3191_array_out_76 (nrTerm=7)
[03/15 11:13:15  25794s] ===========================================================================================
[03/15 11:13:15  25794s]   Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  Hold WNS :      -0.0019
[03/15 11:13:15  25794s]       TNS :      -0.0106
[03/15 11:13:15  25794s]       #VP :            6
[03/15 11:13:15  25794s]       TNS+:       0.0840/3 improved (0.0280 per commit, 88.795%)
[03/15 11:13:15  25794s]   Density :      88.872%
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  3 buffer added (phase total 13, total 314)
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[03/15 11:13:15  25794s]  accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=7:09:55 mem=3677.1M
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  hold buffering full eval pass rate : 100.00 %
[03/15 11:13:15  25794s]     there are 4 full evals passed out of 4 
[03/15 11:13:15  25794s] ===========================================================================================
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s] Starting Phase 2 Step 1 Iter 3 ...
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5518_FE_OCPN3191_array_out_76 (CKBD4)
[03/15 11:13:15  25794s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q15_reg_16_/D
[03/15 11:13:15  25794s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D
[03/15 11:13:15  25794s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D
[03/15 11:13:15  25794s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_/D
[03/15 11:13:15  25794s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D
[03/15 11:13:15  25794s]       sink term: ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D
[03/15 11:13:15  25794s] Worst hold path end point:
[03/15 11:13:15  25794s]   ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D
[03/15 11:13:15  25794s]     net: ofifo_inst/col_idx_5__fifo_instance/FE_OCPN3410_array_out_118 (nrTerm=10)
[03/15 11:13:15  25794s] ===========================================================================================
[03/15 11:13:15  25794s]   Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  Hold WNS :       0.0001
[03/15 11:13:15  25794s]       TNS :       0.0000
[03/15 11:13:15  25794s]       #VP :            0
[03/15 11:13:15  25794s]       TNS+:       0.0106/1 improved (0.0106 per commit, 100.000%)
[03/15 11:13:15  25794s]   Density :      88.873%
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  1 buffer added (phase total 14, total 315)
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[03/15 11:13:15  25794s]  accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=7:09:55 mem=3677.1M
[03/15 11:13:15  25794s] ------------------------------------------------------------------------------------------
[03/15 11:13:15  25794s]  hold buffering full eval pass rate : 100.00 %
[03/15 11:13:15  25794s]     there are 1 full evals passed out of 1 
[03/15 11:13:15  25794s] ===========================================================================================
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s] Capturing REF for hold ...
[03/15 11:13:15  25794s]    Hold Timing Snapshot: (REF)
[03/15 11:13:15  25794s]              All PG WNS: 0.000
[03/15 11:13:15  25794s]              All PG TNS: 0.000
[03/15 11:13:15  25794s] 
[03/15 11:13:15  25794s] *info:    Total 14 cells added for Phase II
[03/15 11:13:16  25795s] --------------------------------------------------- 
[03/15 11:13:16  25795s]    Hold Timing Summary  - Phase II 
[03/15 11:13:16  25795s] --------------------------------------------------- 
[03/15 11:13:16  25795s]  Target slack:       0.0000 ns
[03/15 11:13:16  25795s]  View: BC_VIEW 
[03/15 11:13:16  25795s]    WNS:       0.0001
[03/15 11:13:16  25795s]    TNS:       0.0000
[03/15 11:13:16  25795s]    VP :            0
[03/15 11:13:16  25795s]    Worst hold path end point: ofifo_inst/col_idx_7__fifo_instance/q14_reg_8_/E 
[03/15 11:13:16  25795s] --------------------------------------------------- 
[03/15 11:13:16  25795s] ** Profile ** Start :  cpu=0:00:00.0, mem=3677.1M
[03/15 11:13:16  25795s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3677.1M
[03/15 11:13:17  25796s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3677.1M

------------------------------------------------------------
     Phase II Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-475.549 |-314.611 |-160.938 |
|    Violating Paths:|  2326   |  2166   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

Density: 66.058%
       (88.873% with Fillers)
------------------------------------------------------------
[03/15 11:13:17  25796s] 
[03/15 11:13:17  25796s] *** Finished Core Fixing (fixHold) cpu=0:01:17 real=0:01:18 totSessionCpu=7:09:56 mem=3677.1M density=88.873% ***
[03/15 11:13:17  25796s] 
[03/15 11:13:17  25796s] *info:
[03/15 11:13:17  25796s] *info: Added a total of 315 cells to fix/reduce hold violation
[03/15 11:13:17  25796s] *info:          in which 163 termBuffering
[03/15 11:13:17  25796s] *info:          in which 0 dummyBuffering
[03/15 11:13:17  25796s] *info:
[03/15 11:13:17  25796s] *info: Summary: 
[03/15 11:13:17  25796s] *info:            1 cell  of type 'BUFFD0' (4.0, 	72.163) used
[03/15 11:13:17  25796s] *info:           71 cells of type 'BUFFD1' (4.0, 	38.349) used
[03/15 11:13:17  25796s] *info:            2 cells of type 'BUFFD12' (22.0, 	3.091) used
[03/15 11:13:17  25796s] *info:            1 cell  of type 'BUFFD16' (29.0, 	2.316) used
[03/15 11:13:17  25796s] *info:            2 cells of type 'BUFFD2' (6.0, 	17.835) used
[03/15 11:13:17  25796s] *info:            2 cells of type 'BUFFD3' (7.0, 	12.229) used
[03/15 11:13:17  25796s] *info:            1 cell  of type 'BUFFD4' (9.0, 	9.291) used
[03/15 11:13:17  25796s] *info:            3 cells of type 'BUFFD6' (12.0, 	6.121) used
[03/15 11:13:17  25796s] *info:            4 cells of type 'BUFFD8' (16.0, 	4.581) used
[03/15 11:13:17  25796s] *info:           92 cells of type 'CKBD0' (4.0, 	79.291) used
[03/15 11:13:17  25796s] *info:           79 cells of type 'CKBD1' (4.0, 	39.802) used
[03/15 11:13:17  25796s] *info:           24 cells of type 'CKBD2' (6.0, 	20.021) used
[03/15 11:13:17  25796s] *info:           31 cells of type 'CKBD4' (9.0, 	10.101) used
[03/15 11:13:17  25796s] *info:            2 cells of type 'CKBD6' (12.0, 	6.753) used
[03/15 11:13:17  25796s] *info:
[03/15 11:13:17  25796s] *info: Total 47 instances resized
[03/15 11:13:17  25796s] *info:       in which 0 FF resizing
[03/15 11:13:17  25796s] *info:
[03/15 11:13:17  25796s] 
[03/15 11:13:17  25796s] *summary:     55 instances changed cell type
[03/15 11:13:17  25796s] *	:     11 instances changed cell type from 'AO21D1' to 'AO21D0'
*	:      6 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      3 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      9 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:      6 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      5 instances changed cell type from 'CKMUX2D1' to 'MUX2D0'
*	:      3 instances changed cell type from 'CKND2D0' to 'CKND2D1'
*	:      3 instances changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      2 instances changed cell type from 'IOA21D1' to 'IOA21D0'
*	:      1 instance  changed cell type from 'ND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2D2' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2D3' to 'NR2XD1'
*	:      2 instances changed cell type from 'NR2D3' to 'NR2XD2'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D1'
*** Finish Post Route Hold Fixing (cpu=0:01:17 real=0:01:18 totSessionCpu=7:09:56 mem=3677.1M density=88.873%) ***
[03/15 11:13:17  25796s] (I,S,L,T): WC_VIEW: 154.561, 67.6614, 3.25031, 225.473
[03/15 11:13:17  25796s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.39
[03/15 11:13:17  25796s] *** HoldOpt [finish] : cpu/real = 0:00:31.4/0:00:31.3 (1.0), totSession cpu/real = 7:09:56.7/12:35:23.5 (0.6), mem = 3658.0M
[03/15 11:13:17  25796s] **INFO: total 350 insts, 0 nets marked don't touch
[03/15 11:13:17  25796s] **INFO: total 350 insts, 0 nets marked don't touch DB property
[03/15 11:13:17  25796s] **INFO: total 350 insts, 0 nets unmarked don't touch

[03/15 11:13:17  25796s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3658.0M
[03/15 11:13:18  25797s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.250, REAL:0.249, MEM:3658.0M
[03/15 11:13:18  25797s] TotalInstCnt at PhyDesignMc Destruction: 55,610
[03/15 11:13:18  25797s] Running refinePlace -preserveRouting true -hardFence false
[03/15 11:13:18  25797s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3658.0M
[03/15 11:13:18  25797s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3658.0M
[03/15 11:13:18  25797s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3658.0M
[03/15 11:13:18  25797s] z: 2, totalTracks: 1
[03/15 11:13:18  25797s] z: 4, totalTracks: 1
[03/15 11:13:18  25797s] z: 6, totalTracks: 1
[03/15 11:13:18  25797s] z: 8, totalTracks: 1
[03/15 11:13:18  25797s] #spOpts: N=65 
[03/15 11:13:18  25797s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3658.0M
[03/15 11:13:18  25797s] Info: 48 insts are soft-fixed.
[03/15 11:13:18  25797s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.131, MEM:3658.0M
[03/15 11:13:18  25797s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3658.0MB).
[03/15 11:13:18  25797s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.220, REAL:0.221, MEM:3658.0M
[03/15 11:13:18  25797s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.220, REAL:0.222, MEM:3658.0M
[03/15 11:13:18  25797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8994.38
[03/15 11:13:18  25797s] OPERPROF:   Starting RefinePlace at level 2, MEM:3658.0M
[03/15 11:13:18  25797s] *** Starting refinePlace (7:09:57 mem=3658.0M) ***
[03/15 11:13:18  25797s] Total net bbox length = 1.029e+06 (5.459e+05 4.834e+05) (ext = 4.120e+04)
[03/15 11:13:18  25797s] Info: 48 insts are soft-fixed.
[03/15 11:13:18  25797s] 
[03/15 11:13:18  25797s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 11:13:18  25797s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:13:18  25797s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3658.0M
[03/15 11:13:18  25797s] Starting refinePlace ...
[03/15 11:13:18  25797s]   Spread Effort: high, post-route mode, useDDP on.
[03/15 11:13:18  25797s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3658.0MB) @(7:09:57 - 7:09:58).
[03/15 11:13:18  25797s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:13:18  25797s] wireLenOptFixPriorityInst 9118 inst fixed
[03/15 11:13:18  25797s] 
[03/15 11:13:18  25797s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[03/15 11:13:19  25798s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:13:19  25798s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=3658.0MB) @(7:09:58 - 7:09:59).
[03/15 11:13:19  25798s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 11:13:19  25798s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3658.0MB
[03/15 11:13:19  25798s] Statistics of distance of Instance movement in refine placement:
[03/15 11:13:19  25798s]   maximum (X+Y) =         0.00 um
[03/15 11:13:19  25798s]   mean    (X+Y) =         0.00 um
[03/15 11:13:19  25798s] Summary Report:
[03/15 11:13:19  25798s] Instances move: 0 (out of 55517 movable)
[03/15 11:13:19  25798s] Instances flipped: 0
[03/15 11:13:19  25798s] Mean displacement: 0.00 um
[03/15 11:13:19  25798s] Max displacement: 0.00 um 
[03/15 11:13:19  25798s] Total instances moved : 0
[03/15 11:13:19  25798s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.300, REAL:1.304, MEM:3658.0M
[03/15 11:13:19  25798s] Total net bbox length = 1.029e+06 (5.459e+05 4.834e+05) (ext = 4.120e+04)
[03/15 11:13:19  25798s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3658.0MB
[03/15 11:13:19  25798s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=3658.0MB) @(7:09:57 - 7:09:59).
[03/15 11:13:19  25798s] *** Finished refinePlace (7:09:59 mem=3658.0M) ***
[03/15 11:13:19  25798s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8994.38
[03/15 11:13:19  25798s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.500, REAL:1.501, MEM:3658.0M
[03/15 11:13:19  25798s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3658.0M
[03/15 11:13:20  25799s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.250, REAL:0.244, MEM:3658.0M
[03/15 11:13:20  25799s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.970, REAL:1.966, MEM:3658.0M
[03/15 11:13:20  25799s] 
[03/15 11:13:20  25799s] =============================================================================================
[03/15 11:13:20  25799s]  Step TAT Report for HoldOpt #2
[03/15 11:13:20  25799s] =============================================================================================
[03/15 11:13:20  25799s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:13:20  25799s] ---------------------------------------------------------------------------------------------
[03/15 11:13:20  25799s] [ ViewPruning            ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 11:13:20  25799s] [ RefinePlace            ]      1   0:00:02.0  (   2.4 % )     0:00:02.0 /  0:00:02.0    1.0
[03/15 11:13:20  25799s] [ TimingUpdate           ]      5   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.1
[03/15 11:13:20  25799s] [ QThreadMaster          ]      1   0:00:43.5  (  53.2 % )     0:00:43.5 /  0:00:42.2    1.0
[03/15 11:13:20  25799s] [ OptSummaryReport       ]      4   0:00:00.3  (   0.4 % )     0:00:03.8 /  0:00:03.7    1.0
[03/15 11:13:20  25799s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 11:13:20  25799s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 11:13:20  25799s] [ SlackTraversorInit     ]      2   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 11:13:20  25799s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/15 11:13:20  25799s] [ LibAnalyzerInit        ]      2   0:00:01.8  (   2.3 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 11:13:20  25799s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:13:20  25799s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:13:20  25799s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 11:13:20  25799s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:13:20  25799s] [ OptSingleIteration     ]     13   0:00:00.1  (   0.2 % )     0:00:18.0 /  0:00:18.0    1.0
[03/15 11:13:20  25799s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[03/15 11:13:20  25799s] [ OptEval                ]     13   0:00:10.6  (  13.0 % )     0:00:10.6 /  0:00:10.6    1.0
[03/15 11:13:20  25799s] [ OptCommit              ]     13   0:00:01.1  (   1.3 % )     0:00:05.9 /  0:00:05.9    1.0
[03/15 11:13:20  25799s] [ IncrTimingUpdate       ]     57   0:00:01.0  (   1.2 % )     0:00:01.0 /  0:00:01.1    1.1
[03/15 11:13:20  25799s] [ PostCommitDelayUpdate  ]     44   0:00:00.2  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 11:13:20  25799s] [ IncrDelayCalc          ]    169   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.1
[03/15 11:13:20  25799s] [ HoldTimerCalcSummary   ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:13:20  25799s] [ HoldTimerRestoreData   ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 11:13:20  25799s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:13:20  25799s] [ HoldReEval             ]     30   0:00:01.9  (   2.3 % )     0:00:01.9 /  0:00:01.8    1.0
[03/15 11:13:20  25799s] [ HoldDelayCalc          ]     28   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 11:13:20  25799s] [ HoldRefreshTiming      ]     14   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[03/15 11:13:20  25799s] [ HoldValidateSetup      ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[03/15 11:13:20  25799s] [ HoldValidateHold       ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 11:13:20  25799s] [ HoldCollectNode        ]     17   0:00:03.9  (   4.8 % )     0:00:03.9 /  0:00:04.0    1.0
[03/15 11:13:20  25799s] [ HoldSortNodeList       ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[03/15 11:13:20  25799s] [ HoldBottleneckCount    ]     14   0:00:01.8  (   2.3 % )     0:00:01.8 /  0:00:01.9    1.0
[03/15 11:13:20  25799s] [ HoldCacheNodeWeight    ]     13   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 11:13:20  25799s] [ HoldBuildSlackGraph    ]     13   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 11:13:20  25799s] [ HoldDBCommit           ]     72   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 11:13:20  25799s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:13:20  25799s] [ GenerateDrvReportData  ]      1   0:00:01.0  (   1.2 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 11:13:20  25799s] [ ReportAnalysisSummary  ]      8   0:00:02.9  (   3.6 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 11:13:20  25799s] [ MISC                   ]          0:00:04.5  (   5.5 % )     0:00:04.5 /  0:00:04.5    1.0
[03/15 11:13:20  25799s] ---------------------------------------------------------------------------------------------
[03/15 11:13:20  25799s]  HoldOpt #2 TOTAL                   0:01:21.7  ( 100.0 % )     0:01:21.7 /  0:01:20.4    1.0
[03/15 11:13:20  25799s] ---------------------------------------------------------------------------------------------
[03/15 11:13:20  25799s] 
[03/15 11:13:20  25799s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3532.0M
[03/15 11:13:20  25799s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.126, MEM:3532.0M
[03/15 11:13:20  25799s] Deleting Cell Server ...
[03/15 11:13:20  25799s] Deleting Lib Analyzer.
[03/15 11:13:20  25799s] Running postRoute recovery in preEcoRoute mode
[03/15 11:13:20  25799s] **optDesign ... cpu = 0:08:54, real = 0:08:54, mem = 3121.9M, totSessionCpu=7:09:59 **
[03/15 11:13:21  25800s]   DRV Snapshot: (TGT)
[03/15 11:13:21  25800s]          Tran DRV: 0
[03/15 11:13:21  25800s]           Cap DRV: 0
[03/15 11:13:21  25800s]        Fanout DRV: 0
[03/15 11:13:21  25800s]            Glitch: 0
[03/15 11:13:21  25800s] 
[03/15 11:13:21  25800s] Creating Lib Analyzer ...
[03/15 11:13:21  25800s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 11:13:21  25800s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 11:13:21  25800s] Summary for sequential cells identification: 
[03/15 11:13:21  25800s]   Identified SBFF number: 199
[03/15 11:13:21  25800s]   Identified MBFF number: 0
[03/15 11:13:21  25800s]   Identified SB Latch number: 0
[03/15 11:13:21  25800s]   Identified MB Latch number: 0
[03/15 11:13:21  25800s]   Not identified SBFF number: 0
[03/15 11:13:21  25800s]   Not identified MBFF number: 0
[03/15 11:13:21  25800s]   Not identified SB Latch number: 0
[03/15 11:13:21  25800s]   Not identified MB Latch number: 0
[03/15 11:13:21  25800s]   Number of sequential cells which are not FFs: 104
[03/15 11:13:21  25800s]  Visiting view : WC_VIEW
[03/15 11:13:21  25800s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 11:13:21  25800s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 11:13:21  25800s]  Visiting view : BC_VIEW
[03/15 11:13:21  25800s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 11:13:21  25800s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 11:13:21  25800s]  Setting StdDelay to 14.50
[03/15 11:13:21  25800s] Creating Cell Server, finished. 
[03/15 11:13:21  25800s] 
[03/15 11:13:21  25800s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 11:13:21  25800s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 11:13:21  25800s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 11:13:21  25800s] 
[03/15 11:13:22  25801s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:10:02 mem=3534.0M
[03/15 11:13:22  25801s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:10:02 mem=3534.0M
[03/15 11:13:22  25801s] Creating Lib Analyzer, finished. 
[03/15 11:13:22  25801s] Checking DRV degradation...
[03/15 11:13:22  25801s] 
[03/15 11:13:22  25801s] Recovery Manager:
[03/15 11:13:22  25801s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/15 11:13:22  25801s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/15 11:13:22  25801s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/15 11:13:22  25801s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/15 11:13:22  25801s] 
[03/15 11:13:22  25801s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/15 11:13:22  25801s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3532.05M, totSessionCpu=7:10:02).
[03/15 11:13:22  25801s] **optDesign ... cpu = 0:08:56, real = 0:08:56, mem = 3127.7M, totSessionCpu=7:10:02 **
[03/15 11:13:22  25801s] 
[03/15 11:13:23  25802s]   DRV Snapshot: (REF)
[03/15 11:13:23  25802s]          Tran DRV: 0
[03/15 11:13:23  25802s]           Cap DRV: 0
[03/15 11:13:23  25802s]        Fanout DRV: 0
[03/15 11:13:23  25802s]            Glitch: 0
[03/15 11:13:23  25802s] Skipping post route harden opt
[03/15 11:13:23  25802s] ### Creating LA Mngr. totSessionCpu=7:10:03 mem=3532.0M
[03/15 11:13:23  25802s] ### Creating LA Mngr, finished. totSessionCpu=7:10:03 mem=3532.0M
[03/15 11:13:24  25803s] Default Rule : ""
[03/15 11:13:24  25803s] Non Default Rules :
[03/15 11:13:24  25803s] Worst Slack : -0.217 ns
[03/15 11:13:24  25803s] 
[03/15 11:13:24  25803s] Start Layer Assignment ...
[03/15 11:13:24  25803s] WNS(-0.217ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/15 11:13:24  25803s] 
[03/15 11:13:24  25803s] Select 47 cadidates out of 59500.
[03/15 11:13:24  25803s] Total Assign Layers on 3 Nets (cpu 0:00:00.7).
[03/15 11:13:24  25803s] GigaOpt: setting up router preferences
[03/15 11:13:24  25803s]         design wns: -0.2168
[03/15 11:13:24  25803s]         slack threshold: 1.2332
[03/15 11:13:25  25804s] GigaOpt: 31 nets assigned router directives
[03/15 11:13:25  25804s] 
[03/15 11:13:25  25804s] Start Assign Priority Nets ...
[03/15 11:13:25  25804s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/15 11:13:25  25804s] Existing Priority Nets 0 (0.0%)
[03/15 11:13:25  25804s] Total Assign Priority Nets 1776 (3.0%)
[03/15 11:13:25  25804s] ### Creating LA Mngr. totSessionCpu=7:10:04 mem=3578.5M
[03/15 11:13:25  25804s] ### Creating LA Mngr, finished. totSessionCpu=7:10:04 mem=3578.5M
[03/15 11:13:25  25804s] Default Rule : ""
[03/15 11:13:25  25804s] Non Default Rules :
[03/15 11:13:25  25804s] Worst Slack : -1.189 ns
[03/15 11:13:25  25804s] 
[03/15 11:13:25  25804s] Start Layer Assignment ...
[03/15 11:13:25  25804s] WNS(-1.189ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/15 11:13:25  25804s] 
[03/15 11:13:25  25804s] Select 60 cadidates out of 59500.
[03/15 11:13:26  25805s] Total Assign Layers on 0 Nets (cpu 0:00:01.1).
[03/15 11:13:26  25805s] GigaOpt: setting up router preferences
[03/15 11:13:26  25805s]         design wns: -1.1891
[03/15 11:13:26  25805s]         slack threshold: 0.2609
[03/15 11:13:26  25805s] GigaOpt: 28 nets assigned router directives
[03/15 11:13:26  25805s] 
[03/15 11:13:26  25805s] Start Assign Priority Nets ...
[03/15 11:13:26  25805s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/15 11:13:26  25805s] Existing Priority Nets 0 (0.0%)
[03/15 11:13:26  25805s] Total Assign Priority Nets 1776 (3.0%)
[03/15 11:13:26  25805s] ** Profile ** Start :  cpu=0:00:00.0, mem=3634.8M
[03/15 11:13:27  25805s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3634.8M
[03/15 11:13:27  25806s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.107, MEM:3634.8M
[03/15 11:13:27  25806s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3634.8M
[03/15 11:13:27  25806s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3634.8M
[03/15 11:13:28  25807s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=3634.8M
[03/15 11:13:28  25807s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.217  | -1.189  |
|           TNS (ns):|-475.549 |-314.611 |-160.938 |
|    Violating Paths:|  2326   |  2166   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3634.8M
[03/15 11:13:28  25807s] **optDesign ... cpu = 0:09:02, real = 0:09:02, mem = 3066.1M, totSessionCpu=7:10:08 **
[03/15 11:13:28  25807s] -routeWithEco false                       # bool, default=false
[03/15 11:13:28  25807s] -routeWithEco true                        # bool, default=false, user setting
[03/15 11:13:28  25807s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/15 11:13:28  25807s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/15 11:13:28  25807s] -routeWithTimingDriven false              # bool, default=false
[03/15 11:13:28  25807s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/15 11:13:28  25807s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/15 11:13:28  25807s] Existing Dirty Nets : 1010
[03/15 11:13:28  25807s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/15 11:13:29  25807s] Reset Dirty Nets : 1010
[03/15 11:13:29  25807s] 
[03/15 11:13:29  25807s] globalDetailRoute
[03/15 11:13:29  25807s] 
[03/15 11:13:29  25807s] #setNanoRouteMode -drouteAutoStop true
[03/15 11:13:29  25807s] #setNanoRouteMode -drouteFixAntenna true
[03/15 11:13:29  25807s] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 11:13:29  25807s] #setNanoRouteMode -routeWithEco true
[03/15 11:13:29  25807s] #setNanoRouteMode -routeWithSiDriven false
[03/15 11:13:29  25807s] ### Time Record (globalDetailRoute) is installed.
[03/15 11:13:29  25807s] #Start globalDetailRoute on Tue Mar 15 11:13:29 2022
[03/15 11:13:29  25807s] #
[03/15 11:13:29  25807s] ### Time Record (Pre Callback) is installed.
[03/15 11:13:29  25808s] Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 190223 access done (mem: 3483.789M)
[03/15 11:13:29  25808s] ### Time Record (Pre Callback) is uninstalled.
[03/15 11:13:29  25808s] ### Time Record (DB Import) is installed.
[03/15 11:13:29  25808s] ### Time Record (Timing Data Generation) is installed.
[03/15 11:13:29  25808s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 11:13:30  25809s] ### Net info: total nets: 59500
[03/15 11:13:30  25809s] ### Net info: dirty nets: 13
[03/15 11:13:30  25809s] ### Net info: marked as disconnected nets: 0
[03/15 11:13:31  25810s] #num needed restored net=0
[03/15 11:13:31  25810s] #need_extraction net=0 (total=59500)
[03/15 11:13:31  25810s] ### Net info: fully routed nets: 59070
[03/15 11:13:31  25810s] ### Net info: trivial (< 2 pins) nets: 209
[03/15 11:13:31  25810s] ### Net info: unrouted nets: 221
[03/15 11:13:31  25810s] ### Net info: re-extraction nets: 0
[03/15 11:13:31  25810s] ### Net info: ignored nets: 0
[03/15 11:13:31  25810s] ### Net info: skip routing nets: 0
[03/15 11:13:32  25811s] #Processed 10574 dirty instances, 3129 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/15 11:13:32  25811s] #(7803 insts marked dirty, reset pre-exisiting dirty flag on 8517 insts, 14930 nets marked need extraction)
[03/15 11:13:32  25811s] ### Time Record (DB Import) is uninstalled.
[03/15 11:13:32  25811s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 11:13:32  25811s] #RTESIG:78da8dd1bd0ac230100060679fe2481d2ad89a6b9a5eba0aae2aa2aea5622a85fe40920e
[03/15 11:13:32  25811s] #       bebd551cadf1d6fbb8df6071d91e81611e234596131508bb63c211058f78c2698d7931a6
[03/15 11:13:32  25811s] #       ce1b360f16fbc309310756958dd50c42a74d579ac70a06ab0d58ed5cdddd971f28527066
[03/15 11:13:32  25811s] #       d0105efbbef94a6492f988921cdedd7e18144202a6b1e4af80b06afad24d4899ff518e52
[03/15 11:13:32  25811s] #       3f4a13f2a30c856f41cc48790da1f750a8b8f40fa41081b5fa560fedf83eebcc989b9099
[03/15 11:13:32  25811s] #       f4b7fce7508a7ecd3e7b02c042c23d
[03/15 11:13:32  25811s] #
[03/15 11:13:32  25811s] #Skip comparing routing design signature in db-snapshot flow
[03/15 11:13:32  25811s] #RTESIG:78da8d903b0b02311084adfd154bb438c147f692dce65ac15645d4f638318a700f487285
[03/15 11:13:32  25811s] #       ffde07828dba6e3b1f33b33318ee171b10984f912641121508cb4d2a11959cc854d20cf3
[03/15 11:13:32  25811s] #       e22eede6a23f18aed65bc41cc4a9ac82139044e79bd25fc7d005e721b8182fcd79f40295
[03/15 11:13:32  25811s] #       86e83b07c9a16dab8f8849330eb146c233ed07834a19403d35f271909caab68c5f4893ff
[03/15 11:13:32  25811s] #       61479a87744a3c94a1e21ec44cebf7a021fabbf40524cb9a11b28ba295866f6e1141d4ee
[03/15 11:13:32  25811s] #       78e96aa696cd0c1ff9cfa2967e75efdd00c82ccef0
[03/15 11:13:32  25811s] #
[03/15 11:13:32  25811s] ### Time Record (Global Routing) is installed.
[03/15 11:13:32  25811s] ### Time Record (Global Routing) is uninstalled.
[03/15 11:13:32  25811s] ### Time Record (Data Preparation) is installed.
[03/15 11:13:32  25811s] #Start routing data preparation on Tue Mar 15 11:13:32 2022
[03/15 11:13:32  25811s] #
[03/15 11:13:33  25812s] #Minimum voltage of a net in the design = 0.000.
[03/15 11:13:33  25812s] #Maximum voltage of a net in the design = 1.100.
[03/15 11:13:33  25812s] #Voltage range [0.000 - 1.100] has 59498 nets.
[03/15 11:13:33  25812s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 11:13:33  25812s] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 11:13:33  25812s] ### Time Record (Cell Pin Access) is installed.
[03/15 11:13:33  25812s] #Initial pin access analysis.
[03/15 11:13:34  25813s] #Detail pin access analysis.
[03/15 11:13:34  25813s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 11:13:35  25814s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 11:13:35  25814s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 11:13:35  25814s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 11:13:35  25814s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 11:13:35  25814s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 11:13:35  25814s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 11:13:35  25814s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 11:13:35  25814s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 11:13:36  25815s] #Regenerating Ggrids automatically.
[03/15 11:13:36  25815s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 11:13:36  25815s] #Using automatically generated G-grids.
[03/15 11:13:37  25816s] #Done routing data preparation.
[03/15 11:13:37  25816s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2873.77 (MB), peak = 3286.38 (MB)
[03/15 11:13:37  25816s] ### Time Record (Data Preparation) is uninstalled.
[03/15 11:13:37  25816s] ### Time Record (Special Wire Merging) is installed.
[03/15 11:13:37  25816s] #Merging special wires: starts on Tue Mar 15 11:13:37 2022 with memory = 2874.46 (MB), peak = 3286.38 (MB)
[03/15 11:13:37  25816s] #
[03/15 11:13:37  25816s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:37  25816s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 552.47500 389.09000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 550.87500 388.91000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 544.47500 388.91000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 612.79500 55.80000 ) on M1 for NET ofifo_inst/col_idx_7__fifo_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 592.59500 55.80000 ) on M1 for NET ofifo_inst/col_idx_7__fifo_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 613.39500 48.60000 ) on M1 for NET ofifo_inst/col_idx_7__fifo_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 584.47500 403.31000 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 567.72000 403.31000 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 580.00500 392.60000 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 594.67500 302.69000 ) on M1 for NET ofifo_inst/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 631.32000 201.71000 ) on M1 for NET ofifo_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 596.32000 118.91000 ) on M1 for NET ofifo_inst/col_idx_7__fifo_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 607.40000 595.80000 ) on M1 for NET ofifo_inst/col_idx_2__fifo_instance/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 568.47500 304.29000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 555.87500 304.11000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 548.52000 304.29000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 543.70500 304.31000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 584.12000 302.69000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 570.12000 302.51000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 576.40500 293.40000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 11:13:37  25816s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 11:13:37  25816s] #To increase the message display limit, refer to the product command reference manual.
[03/15 11:13:38  25817s] #
[03/15 11:13:38  25817s] #Connectivity extraction summary:
[03/15 11:13:38  25817s] #14707 routed nets are extracted.
[03/15 11:13:38  25817s] #    10088 (16.95%) extracted nets are partially routed.
[03/15 11:13:38  25817s] #44363 routed net(s) are imported.
[03/15 11:13:38  25817s] #221 (0.37%) nets are without wires.
[03/15 11:13:38  25817s] #209 nets are fixed|skipped|trivial (not extracted).
[03/15 11:13:38  25817s] #Total number of nets = 59500.
[03/15 11:13:38  25817s] #
[03/15 11:13:39  25818s] #Found 0 nets for post-route si or timing fixing.
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] #Finished routing data preparation on Tue Mar 15 11:13:39 2022
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] #Cpu time = 00:00:07
[03/15 11:13:39  25818s] #Elapsed time = 00:00:07
[03/15 11:13:39  25818s] #Increased memory = 13.59 (MB)
[03/15 11:13:39  25818s] #Total memory = 2880.66 (MB)
[03/15 11:13:39  25818s] #Peak memory = 3286.38 (MB)
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] ### Time Record (Global Routing) is installed.
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] #Start global routing on Tue Mar 15 11:13:39 2022
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] #Start global routing initialization on Tue Mar 15 11:13:39 2022
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] #Number of eco nets is 10111
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] #Start global routing data preparation on Tue Mar 15 11:13:39 2022
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 15 11:13:39 2022 with memory = 2880.99 (MB), peak = 3286.38 (MB)
[03/15 11:13:39  25818s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:39  25818s] #Start routing resource analysis on Tue Mar 15 11:13:39 2022
[03/15 11:13:39  25818s] #
[03/15 11:13:39  25818s] ### init_is_bin_blocked starts on Tue Mar 15 11:13:39 2022 with memory = 2880.99 (MB), peak = 3286.38 (MB)
[03/15 11:13:39  25818s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:39  25818s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 15 11:13:39 2022 with memory = 2888.78 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### adjust_flow_cap starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### adjust_partial_route_blockage starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### set_via_blocked starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### copy_flow starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] #Routing resource analysis is done on Tue Mar 15 11:13:42 2022
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] ### report_flow_cap starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] #  Resource Analysis:
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 11:13:42  25821s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 11:13:42  25821s] #  --------------------------------------------------------------
[03/15 11:13:42  25821s] #  M1             H        3142          80       46440    91.12%
[03/15 11:13:42  25821s] #  M2             V        3151          84       46440     0.48%
[03/15 11:13:42  25821s] #  M3             H        3222           0       46440     0.07%
[03/15 11:13:42  25821s] #  M4             V        2925         310       46440     0.93%
[03/15 11:13:42  25821s] #  M5             H        3222           0       46440     0.00%
[03/15 11:13:42  25821s] #  M6             V        3235           0       46440     0.00%
[03/15 11:13:42  25821s] #  M7             H         806           0       46440     0.00%
[03/15 11:13:42  25821s] #  M8             V         809           0       46440     0.00%
[03/15 11:13:42  25821s] #  --------------------------------------------------------------
[03/15 11:13:42  25821s] #  Total                  20513       1.83%      371520    11.57%
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] #  355 nets (0.60%) with 1 preferred extra spacing.
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### analyze_m2_tracks starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### report_initial_resource starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### mark_pg_pins_accessibility starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### set_net_region starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] #Global routing data preparation is done on Tue Mar 15 11:13:42 2022
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] ### prepare_level starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init level 1 starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### Level 1 hgrid = 216 X 215
[03/15 11:13:42  25821s] ### init level 2 starts on Tue Mar 15 11:13:42 2022 with memory = 2889.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### Level 2 hgrid = 54 X 54
[03/15 11:13:42  25821s] ### init level 3 starts on Tue Mar 15 11:13:42 2022 with memory = 2890.32 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### Level 3 hgrid = 14 X 14  (large_net only)
[03/15 11:13:42  25821s] ### prepare_level_flow starts on Tue Mar 15 11:13:42 2022 with memory = 2890.62 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init_flow_edge starts on Tue Mar 15 11:13:42 2022 with memory = 2890.62 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### init_flow_edge starts on Tue Mar 15 11:13:42 2022 with memory = 2890.90 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### init_flow_edge starts on Tue Mar 15 11:13:42 2022 with memory = 2890.90 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] #Global routing initialization is done on Tue Mar 15 11:13:42 2022
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2890.90 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] #
[03/15 11:13:42  25821s] ### routing large nets 
[03/15 11:13:42  25821s] #start global routing iteration 1...
[03/15 11:13:42  25821s] ### init_flow_edge starts on Tue Mar 15 11:13:42 2022 with memory = 2890.90 (MB), peak = 3286.38 (MB)
[03/15 11:13:42  25821s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
[03/15 11:13:42  25821s] ### routing at level 3 (topmost level) iter 0
[03/15 11:13:42  25821s] ### routing at level 2 iter 0 for 0 hboxes
[03/15 11:13:43  25822s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 11:13:43  25822s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2941.78 (MB), peak = 3286.38 (MB)
[03/15 11:13:43  25822s] #
[03/15 11:13:43  25822s] #start global routing iteration 2...
[03/15 11:13:44  25823s] ### init_flow_edge starts on Tue Mar 15 11:13:44 2022 with memory = 2941.79 (MB), peak = 3286.38 (MB)
[03/15 11:13:44  25823s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:44  25823s] ### cal_flow starts on Tue Mar 15 11:13:44 2022 with memory = 2941.79 (MB), peak = 3286.38 (MB)
[03/15 11:13:44  25823s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:44  25823s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 11:13:45  25824s] ### measure_qor starts on Tue Mar 15 11:13:45 2022 with memory = 2950.73 (MB), peak = 3286.38 (MB)
[03/15 11:13:45  25824s] ### measure_congestion starts on Tue Mar 15 11:13:45 2022 with memory = 2950.73 (MB), peak = 3286.38 (MB)
[03/15 11:13:45  25824s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:45  25824s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:45  25824s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2950.73 (MB), peak = 3286.38 (MB)
[03/15 11:13:45  25824s] #
[03/15 11:13:45  25824s] #start global routing iteration 3...
[03/15 11:13:45  25824s] ### init_flow_edge starts on Tue Mar 15 11:13:45 2022 with memory = 2950.73 (MB), peak = 3286.38 (MB)
[03/15 11:13:45  25824s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:45  25824s] ### cal_flow starts on Tue Mar 15 11:13:45 2022 with memory = 2950.73 (MB), peak = 3286.38 (MB)
[03/15 11:13:45  25824s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:45  25824s] ### routing at level 2 (topmost level) iter 0
[03/15 11:13:46  25825s] ### measure_qor starts on Tue Mar 15 11:13:46 2022 with memory = 2950.76 (MB), peak = 3286.38 (MB)
[03/15 11:13:46  25825s] ### measure_congestion starts on Tue Mar 15 11:13:46 2022 with memory = 2950.76 (MB), peak = 3286.38 (MB)
[03/15 11:13:46  25825s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:46  25825s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:46  25825s] ### routing at level 2 (topmost level) iter 1
[03/15 11:13:46  25825s] ### measure_qor starts on Tue Mar 15 11:13:46 2022 with memory = 2950.76 (MB), peak = 3286.38 (MB)
[03/15 11:13:46  25825s] ### measure_congestion starts on Tue Mar 15 11:13:46 2022 with memory = 2950.76 (MB), peak = 3286.38 (MB)
[03/15 11:13:46  25825s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:46  25825s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:46  25825s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2950.76 (MB), peak = 3286.38 (MB)
[03/15 11:13:46  25825s] #
[03/15 11:13:46  25825s] #start global routing iteration 4...
[03/15 11:13:47  25826s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 11:13:47  25826s] ### measure_qor starts on Tue Mar 15 11:13:47 2022 with memory = 2977.61 (MB), peak = 3286.38 (MB)
[03/15 11:13:47  25826s] ### measure_congestion starts on Tue Mar 15 11:13:47 2022 with memory = 2977.61 (MB), peak = 3286.38 (MB)
[03/15 11:13:47  25826s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:47  25826s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:47  25826s] ### measure_congestion starts on Tue Mar 15 11:13:47 2022 with memory = 2977.61 (MB), peak = 3286.38 (MB)
[03/15 11:13:47  25826s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:48  25827s] ### routing at level 1 iter 1 for 0 hboxes
[03/15 11:13:48  25827s] ### measure_qor starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:48  25827s] ### measure_congestion starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:48  25827s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:48  25827s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:48  25827s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] ### route_end starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] #Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
[03/15 11:13:48  25827s] #Total number of routable nets = 59291.
[03/15 11:13:48  25827s] #Total number of nets in the design = 59500.
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] #10332 routable nets have only global wires.
[03/15 11:13:48  25827s] #48959 routable nets have only detail routed wires.
[03/15 11:13:48  25827s] #216 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 11:13:48  25827s] #251 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] #Routed nets constraints summary:
[03/15 11:13:48  25827s] #-------------------------------------------------------------------------------
[03/15 11:13:48  25827s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 11:13:48  25827s] #-------------------------------------------------------------------------------
[03/15 11:13:48  25827s] #      Default                151           65                44           10116  
[03/15 11:13:48  25827s] #-------------------------------------------------------------------------------
[03/15 11:13:48  25827s] #        Total                151           65                44           10116  
[03/15 11:13:48  25827s] #-------------------------------------------------------------------------------
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] #Routing constraints summary of the whole design:
[03/15 11:13:48  25827s] #-------------------------------------------------------------------------------
[03/15 11:13:48  25827s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 11:13:48  25827s] #-------------------------------------------------------------------------------
[03/15 11:13:48  25827s] #      Default                355          112                75           58824  
[03/15 11:13:48  25827s] #-------------------------------------------------------------------------------
[03/15 11:13:48  25827s] #        Total                355          112                75           58824  
[03/15 11:13:48  25827s] #-------------------------------------------------------------------------------
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] ### cal_base_flow starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:48  25827s] ### init_flow_edge starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:48  25827s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:48  25827s] ### cal_flow starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:48  25827s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:48  25827s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:48  25827s] ### report_overcon starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] #                 OverCon       OverCon          
[03/15 11:13:48  25827s] #                  #Gcell        #Gcell    %Gcell
[03/15 11:13:48  25827s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/15 11:13:48  25827s] #  ------------------------------------------------------------
[03/15 11:13:48  25827s] #  M1            7(0.10%)      0(0.00%)   (0.10%)     0.66  
[03/15 11:13:48  25827s] #  M2           19(0.04%)      2(0.00%)   (0.05%)     0.42  
[03/15 11:13:48  25827s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.28  
[03/15 11:13:48  25827s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.15  
[03/15 11:13:48  25827s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.07  
[03/15 11:13:48  25827s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/15 11:13:48  25827s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/15 11:13:48  25827s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/15 11:13:48  25827s] #  ------------------------------------------------------------
[03/15 11:13:48  25827s] #     Total     26(0.01%)      2(0.00%)   (0.01%)
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/15 11:13:48  25827s] #  Overflow after GR: 0.00% H + 0.01% V
[03/15 11:13:48  25827s] #
[03/15 11:13:48  25827s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25827s] ### cal_base_flow starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25827s] ### init_flow_edge starts on Tue Mar 15 11:13:48 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25827s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25827s] ### cal_flow starts on Tue Mar 15 11:13:49 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25828s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] ### export_cong_map starts on Tue Mar 15 11:13:49 2022 with memory = 2978.16 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25828s] ### PDZT_Export::export_cong_map starts on Tue Mar 15 11:13:49 2022 with memory = 2979.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25828s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] ### import_cong_map starts on Tue Mar 15 11:13:49 2022 with memory = 2979.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25828s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] ### update starts on Tue Mar 15 11:13:49 2022 with memory = 2979.10 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25828s] #Complete Global Routing.
[03/15 11:13:49  25828s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 11:13:49  25828s] #Total wire length = 1199037 um.
[03/15 11:13:49  25828s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 11:13:49  25828s] #Total wire length on LAYER M1 = 8186 um.
[03/15 11:13:49  25828s] #Total wire length on LAYER M2 = 331433 um.
[03/15 11:13:49  25828s] #Total wire length on LAYER M3 = 418091 um.
[03/15 11:13:49  25828s] #Total wire length on LAYER M4 = 245368 um.
[03/15 11:13:49  25828s] #Total wire length on LAYER M5 = 172652 um.
[03/15 11:13:49  25828s] #Total wire length on LAYER M6 = 8285 um.
[03/15 11:13:49  25828s] #Total wire length on LAYER M7 = 9903 um.
[03/15 11:13:49  25828s] #Total wire length on LAYER M8 = 5120 um.
[03/15 11:13:49  25828s] #Total number of vias = 372019
[03/15 11:13:49  25828s] #Total number of multi-cut vias = 242716 ( 65.2%)
[03/15 11:13:49  25828s] #Total number of single cut vias = 129303 ( 34.8%)
[03/15 11:13:49  25828s] #Up-Via Summary (total 372019):
[03/15 11:13:49  25828s] #                   single-cut          multi-cut      Total
[03/15 11:13:49  25828s] #-----------------------------------------------------------
[03/15 11:13:49  25828s] # M1            124924 ( 65.7%)     65139 ( 34.3%)     190063
[03/15 11:13:49  25828s] # M2              3868 (  2.8%)    136065 ( 97.2%)     139933
[03/15 11:13:49  25828s] # M3               305 (  0.9%)     33628 ( 99.1%)      33933
[03/15 11:13:49  25828s] # M4                70 (  1.1%)      6475 ( 98.9%)       6545
[03/15 11:13:49  25828s] # M5                53 (  6.4%)       779 ( 93.6%)        832
[03/15 11:13:49  25828s] # M6                57 ( 14.5%)       336 ( 85.5%)        393
[03/15 11:13:49  25828s] # M7                26 (  8.1%)       294 ( 91.9%)        320
[03/15 11:13:49  25828s] #-----------------------------------------------------------
[03/15 11:13:49  25828s] #               129303 ( 34.8%)    242716 ( 65.2%)     372019 
[03/15 11:13:49  25828s] #
[03/15 11:13:49  25828s] #Total number of involved priority nets 115
[03/15 11:13:49  25828s] #Maximum src to sink distance for priority net 273.3
[03/15 11:13:49  25828s] #Average of max src_to_sink distance for priority net 46.2
[03/15 11:13:49  25828s] #Average of ave src_to_sink distance for priority net 27.7
[03/15 11:13:49  25828s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] ### report_overcon starts on Tue Mar 15 11:13:49 2022 with memory = 2979.52 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25828s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] ### report_overcon starts on Tue Mar 15 11:13:49 2022 with memory = 2979.52 (MB), peak = 3286.38 (MB)
[03/15 11:13:49  25828s] #Max overcon = 2 tracks.
[03/15 11:13:49  25828s] #Total overcon = 0.01%.
[03/15 11:13:49  25828s] #Worst layer Gcell overcon rate = 0.00%.
[03/15 11:13:49  25828s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.2 GB
[03/15 11:13:49  25828s] #
[03/15 11:13:49  25828s] #Global routing statistics:
[03/15 11:13:49  25828s] #Cpu time = 00:00:10
[03/15 11:13:49  25828s] #Elapsed time = 00:00:10
[03/15 11:13:49  25828s] #Increased memory = 98.84 (MB)
[03/15 11:13:49  25828s] #Total memory = 2979.52 (MB)
[03/15 11:13:49  25828s] #Peak memory = 3286.38 (MB)
[03/15 11:13:49  25828s] #
[03/15 11:13:49  25828s] #Finished global routing on Tue Mar 15 11:13:49 2022
[03/15 11:13:49  25828s] #
[03/15 11:13:49  25828s] #
[03/15 11:13:49  25828s] ### Time Record (Global Routing) is uninstalled.
[03/15 11:13:50  25829s] ### Time Record (Track Assignment) is installed.
[03/15 11:13:50  25829s] ### Time Record (Track Assignment) is uninstalled.
[03/15 11:13:50  25829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2913.64 (MB), peak = 3286.38 (MB)
[03/15 11:13:50  25829s] ### Time Record (Track Assignment) is installed.
[03/15 11:13:51  25830s] #Start Track Assignment.
[03/15 11:13:54  25833s] #Done with 1474 horizontal wires in 2 hboxes and 1053 vertical wires in 2 hboxes.
[03/15 11:13:57  25836s] #Done with 81 horizontal wires in 2 hboxes and 64 vertical wires in 2 hboxes.
[03/15 11:13:58  25837s] #Complete Track Assignment.
[03/15 11:13:58  25837s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 11:13:58  25837s] #Total wire length = 1204872 um.
[03/15 11:13:58  25837s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 11:13:58  25837s] #Total wire length on LAYER M1 = 8911 um.
[03/15 11:13:58  25837s] #Total wire length on LAYER M2 = 333945 um.
[03/15 11:13:58  25837s] #Total wire length on LAYER M3 = 420555 um.
[03/15 11:13:58  25837s] #Total wire length on LAYER M4 = 245433 um.
[03/15 11:13:58  25837s] #Total wire length on LAYER M5 = 172668 um.
[03/15 11:13:58  25837s] #Total wire length on LAYER M6 = 8298 um.
[03/15 11:13:58  25837s] #Total wire length on LAYER M7 = 9927 um.
[03/15 11:13:58  25837s] #Total wire length on LAYER M8 = 5135 um.
[03/15 11:13:58  25837s] #Total number of vias = 372019
[03/15 11:13:58  25837s] #Total number of multi-cut vias = 242716 ( 65.2%)
[03/15 11:13:58  25837s] #Total number of single cut vias = 129303 ( 34.8%)
[03/15 11:13:58  25837s] #Up-Via Summary (total 372019):
[03/15 11:13:58  25837s] #                   single-cut          multi-cut      Total
[03/15 11:13:58  25837s] #-----------------------------------------------------------
[03/15 11:13:58  25837s] # M1            124924 ( 65.7%)     65139 ( 34.3%)     190063
[03/15 11:13:58  25837s] # M2              3868 (  2.8%)    136065 ( 97.2%)     139933
[03/15 11:13:58  25837s] # M3               305 (  0.9%)     33628 ( 99.1%)      33933
[03/15 11:13:58  25837s] # M4                70 (  1.1%)      6475 ( 98.9%)       6545
[03/15 11:13:58  25837s] # M5                53 (  6.4%)       779 ( 93.6%)        832
[03/15 11:13:58  25837s] # M6                57 ( 14.5%)       336 ( 85.5%)        393
[03/15 11:13:58  25837s] # M7                26 (  8.1%)       294 ( 91.9%)        320
[03/15 11:13:58  25837s] #-----------------------------------------------------------
[03/15 11:13:58  25837s] #               129303 ( 34.8%)    242716 ( 65.2%)     372019 
[03/15 11:13:58  25837s] #
[03/15 11:13:58  25837s] ### Time Record (Track Assignment) is uninstalled.
[03/15 11:13:58  25837s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3006.38 (MB), peak = 3286.38 (MB)
[03/15 11:13:58  25837s] #
[03/15 11:13:58  25837s] #number of short segments in preferred routing layers
[03/15 11:13:58  25837s] #	M3        M4        M7        M8        Total 
[03/15 11:13:58  25837s] #	37        28        21        9         95        
[03/15 11:13:58  25837s] #
[03/15 11:13:59  25838s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 11:13:59  25838s] #Cpu time = 00:00:27
[03/15 11:13:59  25838s] #Elapsed time = 00:00:27
[03/15 11:13:59  25838s] #Increased memory = 140.76 (MB)
[03/15 11:13:59  25838s] #Total memory = 3007.83 (MB)
[03/15 11:13:59  25838s] #Peak memory = 3286.38 (MB)
[03/15 11:13:59  25838s] ### Time Record (Detail Routing) is installed.
[03/15 11:14:00  25839s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 11:14:01  25840s] #
[03/15 11:14:01  25840s] #Start Detail Routing..
[03/15 11:14:01  25840s] #start initial detail routing ...
[03/15 11:14:02  25841s] ### Design has 0 dirty nets, 30913 dirty-areas)
[03/15 11:16:30  25989s] # ECO: 13.9% of the total area was rechecked for DRC, and 52.2% required routing.
[03/15 11:16:31  25990s] #   number of violations = 845
[03/15 11:16:31  25990s] #
[03/15 11:16:31  25990s] #    By Layer and Type :
[03/15 11:16:31  25990s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[03/15 11:16:31  25990s] #	M1          131       11       28        0       33        0      203
[03/15 11:16:31  25990s] #	M2           70       49      477        3        0       40      639
[03/15 11:16:31  25990s] #	M3            0        0        2        0        0        0        2
[03/15 11:16:31  25990s] #	M4            0        0        1        0        0        0        1
[03/15 11:16:31  25990s] #	Totals      201       60      508        3       33       40      845
[03/15 11:16:31  25990s] #7803 out of 59488 instances (13.1%) need to be verified(marked ipoed), dirty area = 8.3%.
[03/15 11:16:31  25990s] #0.0% of the total area is being checked for drcs
[03/15 11:16:31  25990s] #0.0% of the total area was checked
[03/15 11:16:31  25990s] #   number of violations = 845
[03/15 11:16:31  25990s] #
[03/15 11:16:31  25990s] #    By Layer and Type :
[03/15 11:16:31  25990s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[03/15 11:16:31  25990s] #	M1          131       11       28        0       33        0      203
[03/15 11:16:31  25990s] #	M2           70       49      477        3        0       40      639
[03/15 11:16:31  25990s] #	M3            0        0        2        0        0        0        2
[03/15 11:16:31  25990s] #	M4            0        0        1        0        0        0        1
[03/15 11:16:31  25990s] #	Totals      201       60      508        3       33       40      845
[03/15 11:16:31  25990s] #cpu time = 00:02:30, elapsed time = 00:02:30, memory = 3061.74 (MB), peak = 3286.38 (MB)
[03/15 11:16:33  25992s] #start 1st optimization iteration ...
[03/15 11:17:04  26023s] #   number of violations = 189
[03/15 11:17:04  26023s] #
[03/15 11:17:04  26023s] #    By Layer and Type :
[03/15 11:17:04  26023s] #	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
[03/15 11:17:04  26023s] #	M1          125        6       20        0        0        0      151
[03/15 11:17:04  26023s] #	M2            6        2       16        5        3        3       35
[03/15 11:17:04  26023s] #	M3            2        0        1        0        0        0        3
[03/15 11:17:04  26023s] #	Totals      133        8       37        5        3        3      189
[03/15 11:17:04  26023s] #cpu time = 00:00:31, elapsed time = 00:00:31, memory = 3147.16 (MB), peak = 3286.38 (MB)
[03/15 11:17:04  26023s] #start 2nd optimization iteration ...
[03/15 11:17:06  26025s] #   number of violations = 177
[03/15 11:17:06  26025s] #
[03/15 11:17:06  26025s] #    By Layer and Type :
[03/15 11:17:06  26025s] #	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
[03/15 11:17:06  26025s] #	M1          125        5       20        0        0        0      150
[03/15 11:17:06  26025s] #	M2            6        3        9        4        1        3       26
[03/15 11:17:06  26025s] #	M3            0        0        1        0        0        0        1
[03/15 11:17:06  26025s] #	Totals      131        8       30        4        1        3      177
[03/15 11:17:06  26025s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3147.30 (MB), peak = 3286.38 (MB)
[03/15 11:17:06  26025s] #start 3rd optimization iteration ...
[03/15 11:17:14  26034s] #   number of violations = 1
[03/15 11:17:14  26034s] #
[03/15 11:17:14  26034s] #    By Layer and Type :
[03/15 11:17:14  26034s] #	         MetSpc   Totals
[03/15 11:17:14  26034s] #	M1            0        0
[03/15 11:17:14  26034s] #	M2            1        1
[03/15 11:17:14  26034s] #	Totals        1        1
[03/15 11:17:14  26034s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3146.30 (MB), peak = 3286.38 (MB)
[03/15 11:17:14  26034s] #start 4th optimization iteration ...
[03/15 11:17:15  26034s] #   number of violations = 0
[03/15 11:17:15  26034s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3146.30 (MB), peak = 3286.38 (MB)
[03/15 11:17:16  26035s] #Complete Detail Routing.
[03/15 11:17:16  26035s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 11:17:16  26035s] #Total wire length = 1201254 um.
[03/15 11:17:16  26035s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 11:17:16  26035s] #Total wire length on LAYER M1 = 8327 um.
[03/15 11:17:16  26035s] #Total wire length on LAYER M2 = 327921 um.
[03/15 11:17:16  26035s] #Total wire length on LAYER M3 = 420458 um.
[03/15 11:17:16  26035s] #Total wire length on LAYER M4 = 248405 um.
[03/15 11:17:16  26035s] #Total wire length on LAYER M5 = 172847 um.
[03/15 11:17:16  26035s] #Total wire length on LAYER M6 = 8362 um.
[03/15 11:17:16  26035s] #Total wire length on LAYER M7 = 9849 um.
[03/15 11:17:16  26035s] #Total wire length on LAYER M8 = 5084 um.
[03/15 11:17:16  26035s] #Total number of vias = 384388
[03/15 11:17:16  26035s] #Total number of multi-cut vias = 224258 ( 58.3%)
[03/15 11:17:16  26035s] #Total number of single cut vias = 160130 ( 41.7%)
[03/15 11:17:16  26035s] #Up-Via Summary (total 384388):
[03/15 11:17:16  26035s] #                   single-cut          multi-cut      Total
[03/15 11:17:16  26035s] #-----------------------------------------------------------
[03/15 11:17:16  26035s] # M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
[03/15 11:17:16  26035s] # M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
[03/15 11:17:16  26035s] # M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
[03/15 11:17:16  26035s] # M4               374 (  5.7%)      6234 ( 94.3%)       6608
[03/15 11:17:16  26035s] # M5                46 (  5.6%)       770 ( 94.4%)        816
[03/15 11:17:16  26035s] # M6                48 ( 13.4%)       309 ( 86.6%)        357
[03/15 11:17:16  26035s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 11:17:16  26035s] #-----------------------------------------------------------
[03/15 11:17:16  26035s] #               160130 ( 41.7%)    224258 ( 58.3%)     384388 
[03/15 11:17:16  26035s] #
[03/15 11:17:16  26035s] #Total number of DRC violations = 0
[03/15 11:17:16  26035s] ### Time Record (Detail Routing) is uninstalled.
[03/15 11:17:16  26035s] #Cpu time = 00:03:17
[03/15 11:17:16  26035s] #Elapsed time = 00:03:17
[03/15 11:17:16  26035s] #Increased memory = -85.86 (MB)
[03/15 11:17:16  26035s] #Total memory = 2922.05 (MB)
[03/15 11:17:16  26035s] #Peak memory = 3286.38 (MB)
[03/15 11:17:16  26035s] ### Time Record (Antenna Fixing) is installed.
[03/15 11:17:16  26035s] #
[03/15 11:17:16  26035s] #start routing for process antenna violation fix ...
[03/15 11:17:17  26036s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 11:17:19  26038s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2923.60 (MB), peak = 3286.38 (MB)
[03/15 11:17:19  26038s] #
[03/15 11:17:19  26038s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 11:17:19  26038s] #Total wire length = 1201254 um.
[03/15 11:17:19  26038s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 11:17:19  26038s] #Total wire length on LAYER M1 = 8327 um.
[03/15 11:17:19  26038s] #Total wire length on LAYER M2 = 327921 um.
[03/15 11:17:19  26038s] #Total wire length on LAYER M3 = 420458 um.
[03/15 11:17:19  26038s] #Total wire length on LAYER M4 = 248405 um.
[03/15 11:17:19  26038s] #Total wire length on LAYER M5 = 172847 um.
[03/15 11:17:19  26038s] #Total wire length on LAYER M6 = 8362 um.
[03/15 11:17:19  26038s] #Total wire length on LAYER M7 = 9849 um.
[03/15 11:17:19  26038s] #Total wire length on LAYER M8 = 5084 um.
[03/15 11:17:19  26038s] #Total number of vias = 384388
[03/15 11:17:19  26038s] #Total number of multi-cut vias = 224258 ( 58.3%)
[03/15 11:17:19  26038s] #Total number of single cut vias = 160130 ( 41.7%)
[03/15 11:17:19  26038s] #Up-Via Summary (total 384388):
[03/15 11:17:19  26038s] #                   single-cut          multi-cut      Total
[03/15 11:17:19  26038s] #-----------------------------------------------------------
[03/15 11:17:19  26038s] # M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
[03/15 11:17:19  26038s] # M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
[03/15 11:17:19  26038s] # M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
[03/15 11:17:19  26038s] # M4               374 (  5.7%)      6234 ( 94.3%)       6608
[03/15 11:17:19  26038s] # M5                46 (  5.6%)       770 ( 94.4%)        816
[03/15 11:17:19  26038s] # M6                48 ( 13.4%)       309 ( 86.6%)        357
[03/15 11:17:19  26038s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 11:17:19  26038s] #-----------------------------------------------------------
[03/15 11:17:19  26038s] #               160130 ( 41.7%)    224258 ( 58.3%)     384388 
[03/15 11:17:19  26038s] #
[03/15 11:17:19  26038s] #Total number of DRC violations = 0
[03/15 11:17:19  26038s] #Total number of net violated process antenna rule = 0
[03/15 11:17:19  26038s] #
[03/15 11:17:21  26040s] #
[03/15 11:17:21  26040s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 11:17:21  26040s] #Total wire length = 1201254 um.
[03/15 11:17:21  26040s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 11:17:21  26040s] #Total wire length on LAYER M1 = 8327 um.
[03/15 11:17:21  26040s] #Total wire length on LAYER M2 = 327921 um.
[03/15 11:17:21  26040s] #Total wire length on LAYER M3 = 420458 um.
[03/15 11:17:21  26040s] #Total wire length on LAYER M4 = 248405 um.
[03/15 11:17:21  26040s] #Total wire length on LAYER M5 = 172847 um.
[03/15 11:17:21  26040s] #Total wire length on LAYER M6 = 8362 um.
[03/15 11:17:21  26040s] #Total wire length on LAYER M7 = 9849 um.
[03/15 11:17:21  26040s] #Total wire length on LAYER M8 = 5084 um.
[03/15 11:17:21  26040s] #Total number of vias = 384388
[03/15 11:17:21  26040s] #Total number of multi-cut vias = 224258 ( 58.3%)
[03/15 11:17:21  26040s] #Total number of single cut vias = 160130 ( 41.7%)
[03/15 11:17:21  26040s] #Up-Via Summary (total 384388):
[03/15 11:17:21  26040s] #                   single-cut          multi-cut      Total
[03/15 11:17:21  26040s] #-----------------------------------------------------------
[03/15 11:17:21  26040s] # M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
[03/15 11:17:21  26040s] # M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
[03/15 11:17:21  26040s] # M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
[03/15 11:17:21  26040s] # M4               374 (  5.7%)      6234 ( 94.3%)       6608
[03/15 11:17:21  26040s] # M5                46 (  5.6%)       770 ( 94.4%)        816
[03/15 11:17:21  26040s] # M6                48 ( 13.4%)       309 ( 86.6%)        357
[03/15 11:17:21  26040s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 11:17:21  26040s] #-----------------------------------------------------------
[03/15 11:17:21  26040s] #               160130 ( 41.7%)    224258 ( 58.3%)     384388 
[03/15 11:17:21  26040s] #
[03/15 11:17:21  26040s] #Total number of DRC violations = 0
[03/15 11:17:21  26040s] #Total number of net violated process antenna rule = 0
[03/15 11:17:21  26040s] #
[03/15 11:17:21  26040s] ### Time Record (Antenna Fixing) is uninstalled.
[03/15 11:17:24  26043s] ### Time Record (Post Route Wire Spreading) is installed.
[03/15 11:17:24  26043s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 11:17:24  26044s] #
[03/15 11:17:24  26044s] #Start Post Route wire spreading..
[03/15 11:17:25  26044s] #
[03/15 11:17:25  26044s] #Start data preparation for wire spreading...
[03/15 11:17:25  26044s] #
[03/15 11:17:25  26044s] #Data preparation is done on Tue Mar 15 11:17:25 2022
[03/15 11:17:25  26044s] #
[03/15 11:17:27  26046s] #
[03/15 11:17:27  26046s] #Start Post Route Wire Spread.
[03/15 11:17:35  26054s] #Done with 2697 horizontal wires in 4 hboxes and 2247 vertical wires in 4 hboxes.
[03/15 11:17:35  26055s] #Complete Post Route Wire Spread.
[03/15 11:17:35  26055s] #
[03/15 11:17:35  26055s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 11:17:35  26055s] #Total wire length = 1202741 um.
[03/15 11:17:35  26055s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 11:17:35  26055s] #Total wire length on LAYER M1 = 8327 um.
[03/15 11:17:35  26055s] #Total wire length on LAYER M2 = 328225 um.
[03/15 11:17:35  26055s] #Total wire length on LAYER M3 = 421219 um.
[03/15 11:17:35  26055s] #Total wire length on LAYER M4 = 248773 um.
[03/15 11:17:35  26055s] #Total wire length on LAYER M5 = 172896 um.
[03/15 11:17:35  26055s] #Total wire length on LAYER M6 = 8364 um.
[03/15 11:17:35  26055s] #Total wire length on LAYER M7 = 9853 um.
[03/15 11:17:35  26055s] #Total wire length on LAYER M8 = 5084 um.
[03/15 11:17:35  26055s] #Total number of vias = 384388
[03/15 11:17:35  26055s] #Total number of multi-cut vias = 224258 ( 58.3%)
[03/15 11:17:35  26055s] #Total number of single cut vias = 160130 ( 41.7%)
[03/15 11:17:35  26055s] #Up-Via Summary (total 384388):
[03/15 11:17:35  26055s] #                   single-cut          multi-cut      Total
[03/15 11:17:35  26055s] #-----------------------------------------------------------
[03/15 11:17:35  26055s] # M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
[03/15 11:17:35  26055s] # M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
[03/15 11:17:35  26055s] # M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
[03/15 11:17:35  26055s] # M4               374 (  5.7%)      6234 ( 94.3%)       6608
[03/15 11:17:35  26055s] # M5                46 (  5.6%)       770 ( 94.4%)        816
[03/15 11:17:35  26055s] # M6                48 ( 13.4%)       309 ( 86.6%)        357
[03/15 11:17:35  26055s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 11:17:35  26055s] #-----------------------------------------------------------
[03/15 11:17:35  26055s] #               160130 ( 41.7%)    224258 ( 58.3%)     384388 
[03/15 11:17:35  26055s] #
[03/15 11:17:38  26057s] #   number of violations = 0
[03/15 11:17:38  26057s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3021.98 (MB), peak = 3286.38 (MB)
[03/15 11:17:38  26057s] #CELL_VIEW core,init has no DRC violation.
[03/15 11:17:38  26057s] #Total number of DRC violations = 0
[03/15 11:17:38  26057s] #Total number of net violated process antenna rule = 0
[03/15 11:17:38  26057s] #Post Route wire spread is done.
[03/15 11:17:38  26057s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/15 11:17:38  26057s] #Total number of nets with non-default rule or having extra spacing = 355
[03/15 11:17:38  26057s] #Total wire length = 1202741 um.
[03/15 11:17:38  26057s] #Total half perimeter of net bounding box = 1109394 um.
[03/15 11:17:38  26057s] #Total wire length on LAYER M1 = 8327 um.
[03/15 11:17:38  26057s] #Total wire length on LAYER M2 = 328225 um.
[03/15 11:17:38  26057s] #Total wire length on LAYER M3 = 421219 um.
[03/15 11:17:38  26057s] #Total wire length on LAYER M4 = 248773 um.
[03/15 11:17:38  26057s] #Total wire length on LAYER M5 = 172896 um.
[03/15 11:17:38  26057s] #Total wire length on LAYER M6 = 8364 um.
[03/15 11:17:38  26057s] #Total wire length on LAYER M7 = 9853 um.
[03/15 11:17:38  26057s] #Total wire length on LAYER M8 = 5084 um.
[03/15 11:17:38  26057s] #Total number of vias = 384388
[03/15 11:17:38  26057s] #Total number of multi-cut vias = 224258 ( 58.3%)
[03/15 11:17:38  26057s] #Total number of single cut vias = 160130 ( 41.7%)
[03/15 11:17:38  26057s] #Up-Via Summary (total 384388):
[03/15 11:17:38  26057s] #                   single-cut          multi-cut      Total
[03/15 11:17:38  26057s] #-----------------------------------------------------------
[03/15 11:17:38  26057s] # M1            134293 ( 69.7%)     58342 ( 30.3%)     192635
[03/15 11:17:38  26057s] # M2             21457 ( 14.6%)    125984 ( 85.4%)     147441
[03/15 11:17:38  26057s] # M3              3883 ( 10.7%)     32340 ( 89.3%)      36223
[03/15 11:17:38  26057s] # M4               374 (  5.7%)      6234 ( 94.3%)       6608
[03/15 11:17:38  26057s] # M5                46 (  5.6%)       770 ( 94.4%)        816
[03/15 11:17:38  26057s] # M6                48 ( 13.4%)       309 ( 86.6%)        357
[03/15 11:17:38  26057s] # M7                29 (  9.4%)       279 ( 90.6%)        308
[03/15 11:17:38  26057s] #-----------------------------------------------------------
[03/15 11:17:38  26057s] #               160130 ( 41.7%)    224258 ( 58.3%)     384388 
[03/15 11:17:38  26057s] #
[03/15 11:17:38  26058s] #detailRoute Statistics:
[03/15 11:17:38  26058s] #Cpu time = 00:03:40
[03/15 11:17:38  26058s] #Elapsed time = 00:03:40
[03/15 11:17:38  26058s] #Increased memory = -87.25 (MB)
[03/15 11:17:38  26058s] #Total memory = 2920.66 (MB)
[03/15 11:17:38  26058s] #Peak memory = 3286.38 (MB)
[03/15 11:17:38  26058s] #Skip updating routing design signature in db-snapshot flow
[03/15 11:17:38  26058s] ### Time Record (DB Export) is installed.
[03/15 11:17:41  26060s] ### Time Record (DB Export) is uninstalled.
[03/15 11:17:41  26060s] ### Time Record (Post Callback) is installed.
[03/15 11:17:41  26060s] ### Time Record (Post Callback) is uninstalled.
[03/15 11:17:41  26060s] #
[03/15 11:17:41  26060s] #globalDetailRoute statistics:
[03/15 11:17:41  26060s] #Cpu time = 00:04:13
[03/15 11:17:41  26060s] #Elapsed time = 00:04:13
[03/15 11:17:41  26060s] #Increased memory = -189.13 (MB)
[03/15 11:17:41  26060s] #Total memory = 2876.96 (MB)
[03/15 11:17:41  26060s] #Peak memory = 3286.38 (MB)
[03/15 11:17:41  26060s] #Number of warnings = 21
[03/15 11:17:41  26060s] #Total number of warnings = 30
[03/15 11:17:41  26060s] #Number of fails = 0
[03/15 11:17:41  26060s] #Total number of fails = 0
[03/15 11:17:41  26060s] #Complete globalDetailRoute on Tue Mar 15 11:17:41 2022
[03/15 11:17:41  26060s] #
[03/15 11:17:41  26061s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 11:17:41  26061s] ### 
[03/15 11:17:41  26061s] ###   Scalability Statistics
[03/15 11:17:41  26061s] ### 
[03/15 11:17:41  26061s] ### --------------------------------+----------------+----------------+----------------+
[03/15 11:17:41  26061s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/15 11:17:41  26061s] ### --------------------------------+----------------+----------------+----------------+
[03/15 11:17:41  26061s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/15 11:17:41  26061s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/15 11:17:41  26061s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/15 11:17:41  26061s] ###   DB Import                     |        00:00:03|        00:00:03|             1.0|
[03/15 11:17:41  26061s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[03/15 11:17:41  26061s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[03/15 11:17:41  26061s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/15 11:17:41  26061s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/15 11:17:41  26061s] ###   Global Routing                |        00:00:10|        00:00:10|             1.0|
[03/15 11:17:41  26061s] ###   Track Assignment              |        00:00:08|        00:00:08|             1.0|
[03/15 11:17:41  26061s] ###   Detail Routing                |        00:03:17|        00:03:17|             1.0|
[03/15 11:17:41  26061s] ###   Antenna Fixing                |        00:00:05|        00:00:05|             1.0|
[03/15 11:17:41  26061s] ###   Post Route Wire Spreading     |        00:00:14|        00:00:14|             1.0|
[03/15 11:17:41  26061s] ###   Entire Command                |        00:04:13|        00:04:13|             1.0|
[03/15 11:17:41  26061s] ### --------------------------------+----------------+----------------+----------------+
[03/15 11:17:41  26061s] ### 
[03/15 11:17:41  26061s] **optDesign ... cpu = 0:13:16, real = 0:13:15, mem = 2828.3M, totSessionCpu=7:14:21 **
[03/15 11:17:41  26061s] -routeWithEco false                       # bool, default=false
[03/15 11:17:41  26061s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/15 11:17:41  26061s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/15 11:17:41  26061s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/15 11:17:41  26061s] New Signature Flow (restoreNanoRouteOptions) ....
[03/15 11:17:41  26061s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 11:17:41  26061s] Extraction called for design 'core' of instances=59488 and nets=59500 using extraction engine 'postRoute' at effort level 'low' .
[03/15 11:17:41  26061s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 11:17:41  26061s] RC Extraction called in multi-corner(2) mode.
[03/15 11:17:41  26061s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 11:17:42  26061s] Process corner(s) are loaded.
[03/15 11:17:42  26061s]  Corner: Cmax
[03/15 11:17:42  26061s]  Corner: Cmin
[03/15 11:17:42  26061s] extractDetailRC Option : -outfile /tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d -maxResLength 200  -extended
[03/15 11:17:42  26061s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 11:17:42  26061s]       RC Corner Indexes            0       1   
[03/15 11:17:42  26061s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 11:17:42  26061s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 11:17:42  26061s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 11:17:42  26061s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 11:17:42  26061s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 11:17:42  26061s] Shrink Factor                : 1.00000
[03/15 11:17:43  26062s] LayerId::1 widthSet size::4
[03/15 11:17:43  26062s] LayerId::2 widthSet size::4
[03/15 11:17:43  26062s] LayerId::3 widthSet size::4
[03/15 11:17:43  26062s] LayerId::4 widthSet size::4
[03/15 11:17:43  26062s] LayerId::5 widthSet size::4
[03/15 11:17:43  26062s] LayerId::6 widthSet size::4
[03/15 11:17:43  26062s] LayerId::7 widthSet size::4
[03/15 11:17:43  26062s] LayerId::8 widthSet size::4
[03/15 11:17:43  26062s] Initializing multi-corner capacitance tables ... 
[03/15 11:17:43  26062s] Initializing multi-corner resistance tables ...
[03/15 11:17:43  26063s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309576 ; uaWl: 0.983676 ; uaWlH: 0.350455 ; aWlH: 0.013360 ; Pmax: 0.852300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 11:17:44  26063s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3415.8M)
[03/15 11:17:44  26063s] Creating parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for storing RC.
[03/15 11:17:45  26064s] Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 3486.5M)
[03/15 11:17:45  26065s] Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 3486.5M)
[03/15 11:17:46  26065s] Extracted 30.0002% (CPU Time= 0:00:03.2  MEM= 3486.5M)
[03/15 11:17:47  26066s] Extracted 40.0003% (CPU Time= 0:00:04.1  MEM= 3490.5M)
[03/15 11:17:49  26069s] Extracted 50.0003% (CPU Time= 0:00:06.6  MEM= 3490.5M)
[03/15 11:17:50  26069s] Extracted 60.0002% (CPU Time= 0:00:07.1  MEM= 3490.5M)
[03/15 11:17:50  26070s] Extracted 70.0003% (CPU Time= 0:00:07.7  MEM= 3490.5M)
[03/15 11:17:51  26070s] Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 3490.5M)
[03/15 11:17:52  26071s] Extracted 90.0003% (CPU Time= 0:00:09.4  MEM= 3490.5M)
[03/15 11:17:54  26074s] Extracted 100% (CPU Time= 0:00:11.6  MEM= 3490.5M)
[03/15 11:17:54  26074s] Number of Extracted Resistors     : 1020555
[03/15 11:17:54  26074s] Number of Extracted Ground Cap.   : 1014181
[03/15 11:17:54  26074s] Number of Extracted Coupling Cap. : 1758648
[03/15 11:17:54  26074s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3459.254M)
[03/15 11:17:54  26074s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 11:17:54  26074s]  Corner: Cmax
[03/15 11:17:54  26074s]  Corner: Cmin
[03/15 11:17:55  26074s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3459.3M)
[03/15 11:17:55  26074s] Creating parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb_Filter.rcdb.d' for storing RC.
[03/15 11:17:55  26075s] Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 59291 access done (mem: 3459.254M)
[03/15 11:17:55  26075s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3459.254M)
[03/15 11:17:55  26075s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3459.254M)
[03/15 11:17:55  26075s] processing rcdb (/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d) for hinst (top) of cell (core);
[03/15 11:17:56  26077s] Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 0 access done (mem: 3459.254M)
[03/15 11:17:56  26077s] Lumped Parasitic Loading Completed (total cpu=0:00:01.5, real=0:00:01.0, current mem=3459.254M)
[03/15 11:17:56  26077s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.0  Real Time: 0:00:15.0  MEM: 3459.254M)
[03/15 11:17:56  26077s] **optDesign ... cpu = 0:13:32, real = 0:13:30, mem = 2810.6M, totSessionCpu=7:14:37 **
[03/15 11:17:56  26077s] Starting delay calculation for Setup views
[03/15 11:17:56  26077s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 11:17:57  26077s] #################################################################################
[03/15 11:17:57  26077s] # Design Stage: PostRoute
[03/15 11:17:57  26077s] # Design Name: core
[03/15 11:17:57  26077s] # Design Mode: 65nm
[03/15 11:17:57  26077s] # Analysis Mode: MMMC OCV 
[03/15 11:17:57  26077s] # Parasitics Mode: SPEF/RCDB
[03/15 11:17:57  26077s] # Signoff Settings: SI On 
[03/15 11:17:57  26077s] #################################################################################
[03/15 11:17:59  26080s] AAE_INFO: 1 threads acquired from CTE.
[03/15 11:17:59  26080s] Setting infinite Tws ...
[03/15 11:17:59  26080s] First Iteration Infinite Tw... 
[03/15 11:17:59  26080s] Calculate early delays in OCV mode...
[03/15 11:17:59  26080s] Calculate late delays in OCV mode...
[03/15 11:17:59  26080s] Topological Sorting (REAL = 0:00:00.0, MEM = 3426.3M, InitMEM = 3417.8M)
[03/15 11:18:00  26080s] Start delay calculation (fullDC) (1 T). (MEM=3426.29)
[03/15 11:18:00  26080s] LayerId::1 widthSet size::4
[03/15 11:18:00  26080s] LayerId::2 widthSet size::4
[03/15 11:18:00  26080s] LayerId::3 widthSet size::4
[03/15 11:18:00  26080s] LayerId::4 widthSet size::4
[03/15 11:18:00  26080s] LayerId::5 widthSet size::4
[03/15 11:18:00  26080s] LayerId::6 widthSet size::4
[03/15 11:18:00  26080s] LayerId::7 widthSet size::4
[03/15 11:18:00  26080s] LayerId::8 widthSet size::4
[03/15 11:18:00  26080s] Initializing multi-corner capacitance tables ... 
[03/15 11:18:00  26080s] Initializing multi-corner resistance tables ...
[03/15 11:18:00  26081s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309576 ; uaWl: 0.983676 ; uaWlH: 0.350455 ; aWlH: 0.013360 ; Pmax: 0.852300 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 81 ; 
[03/15 11:18:01  26082s] End AAE Lib Interpolated Model. (MEM=3437.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:18:01  26082s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3437.902M)
[03/15 11:18:01  26082s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3437.9M)
[03/15 11:18:20  26100s] Total number of fetched objects 59313
[03/15 11:18:20  26100s] AAE_INFO-618: Total number of nets in the design is 59500,  99.7 percent of the nets selected for SI analysis
[03/15 11:18:20  26101s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/15 11:18:20  26101s] End delay calculation. (MEM=3485.59 CPU=0:00:18.3 REAL=0:00:18.0)
[03/15 11:18:20  26101s] End delay calculation (fullDC). (MEM=3485.59 CPU=0:00:20.8 REAL=0:00:20.0)
[03/15 11:18:20  26101s] *** CDM Built up (cpu=0:00:23.5  real=0:00:23.0  mem= 3485.6M) ***
[03/15 11:18:24  26104s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3485.6M)
[03/15 11:18:24  26104s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 11:18:24  26105s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3485.6M)
[03/15 11:18:24  26105s] Starting SI iteration 2
[03/15 11:18:25  26105s] Calculate early delays in OCV mode...
[03/15 11:18:25  26105s] Calculate late delays in OCV mode...
[03/15 11:18:25  26105s] Start delay calculation (fullDC) (1 T). (MEM=3445.7)
[03/15 11:18:25  26106s] End AAE Lib Interpolated Model. (MEM=3445.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:18:33  26113s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 11:18:33  26113s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 59313. 
[03/15 11:18:33  26113s] Total number of fetched objects 59313
[03/15 11:18:33  26113s] AAE_INFO-618: Total number of nets in the design is 59500,  15.7 percent of the nets selected for SI analysis
[03/15 11:18:33  26114s] End delay calculation. (MEM=3451.86 CPU=0:00:07.9 REAL=0:00:08.0)
[03/15 11:18:33  26114s] End delay calculation (fullDC). (MEM=3451.86 CPU=0:00:08.2 REAL=0:00:08.0)
[03/15 11:18:33  26114s] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 3451.9M) ***
[03/15 11:18:37  26118s] *** Done Building Timing Graph (cpu=0:00:41.2 real=0:00:41.0 totSessionCpu=7:15:18 mem=3451.9M)
[03/15 11:18:37  26118s] End AAE Lib Interpolated Model. (MEM=3451.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:18:38  26118s] ** Profile ** Start :  cpu=0:00:00.0, mem=3451.9M
[03/15 11:18:38  26118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3451.9M
[03/15 11:18:38  26118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.109, MEM:3451.9M
[03/15 11:18:38  26118s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3451.9M
[03/15 11:18:39  26119s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3451.9M
[03/15 11:18:40  26120s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=3467.1M
[03/15 11:18:40  26120s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.969 |-324.751 |-161.218 |
|    Violating Paths:|  2370   |  2210   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3467.1M
[03/15 11:18:40  26120s] **optDesign ... cpu = 0:14:15, real = 0:14:14, mem = 2919.8M, totSessionCpu=7:15:21 **
[03/15 11:18:40  26120s] **optDesign ... cpu = 0:14:15, real = 0:14:14, mem = 2919.8M, totSessionCpu=7:15:21 **
[03/15 11:18:40  26120s] Executing marking Critical Nets1
[03/15 11:18:40  26121s] *** Timing NOT met, worst failing slack is -1.160
[03/15 11:18:40  26121s] *** Check timing (0:00:00.1)
[03/15 11:18:40  26121s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/15 11:18:40  26121s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/15 11:18:40  26121s] Info: 296 clock nets excluded from IPO operation.
[03/15 11:18:40  26121s] End AAE Lib Interpolated Model. (MEM=3429.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:18:40  26121s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:15:21.3/12:40:46.4 (0.6), mem = 3429.1M
[03/15 11:18:40  26121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8994.40
[03/15 11:18:41  26121s] (I,S,L,T): WC_VIEW: 154.557, 67.5023, 3.25031, 225.31
[03/15 11:18:41  26121s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 11:18:41  26121s] ### Creating PhyDesignMc. totSessionCpu=7:15:22 mem=3429.1M
[03/15 11:18:41  26121s] OPERPROF: Starting DPlace-Init at level 1, MEM:3429.1M
[03/15 11:18:41  26121s] z: 2, totalTracks: 1
[03/15 11:18:41  26121s] z: 4, totalTracks: 1
[03/15 11:18:41  26121s] z: 6, totalTracks: 1
[03/15 11:18:41  26121s] z: 8, totalTracks: 1
[03/15 11:18:41  26121s] #spOpts: N=65 mergeVia=F 
[03/15 11:18:41  26121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3429.1M
[03/15 11:18:41  26121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:3429.1M
[03/15 11:18:41  26121s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3429.1MB).
[03/15 11:18:41  26121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.209, MEM:3429.1M
[03/15 11:18:41  26122s] TotalInstCnt at PhyDesignMc Initialization: 55,610
[03/15 11:18:41  26122s] ### Creating PhyDesignMc, finished. totSessionCpu=7:15:22 mem=3429.1M
[03/15 11:18:41  26122s] ### Creating RouteCongInterface, started
[03/15 11:18:42  26122s] ### Creating RouteCongInterface, finished
[03/15 11:18:48  26128s] *info: 296 clock nets excluded
[03/15 11:18:48  26128s] *info: 2 special nets excluded.
[03/15 11:18:48  26128s] *info: 203 no-driver nets excluded.
[03/15 11:18:53  26133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.8994.20
[03/15 11:18:53  26133s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 11:18:53  26134s] ** GigaOpt Optimizer WNS Slack -1.160 TNS Slack -485.972 Density 88.87
[03/15 11:18:53  26134s] Optimizer TNS Opt
[03/15 11:18:53  26134s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-161.218|
|reg2reg   |-0.226|-324.755|
|HEPG      |-0.226|-324.755|
|All Paths |-1.160|-485.972|
+----------+------+--------+

[03/15 11:18:53  26134s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3568.5M
[03/15 11:18:53  26134s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3568.5M
[03/15 11:18:53  26134s] Active Path Group: reg2reg  
[03/15 11:18:54  26134s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:18:54  26134s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 11:18:54  26134s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:18:54  26134s] |  -0.226|   -1.160|-324.755| -485.972|    88.87%|   0:00:00.0| 3584.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:18:54  26134s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:18:56  26137s] |  -0.226|   -1.160|-324.754| -485.972|    88.87%|   0:00:02.0| 3584.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/15 11:18:56  26137s] |        |         |        |         |          |            |        |          |         | _reg_25_/E                                         |
[03/15 11:18:57  26137s] |  -0.226|   -1.160|-324.755| -485.972|    88.87%|   0:00:01.0| 3584.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 11:18:57  26137s] |        |         |        |         |          |            |        |          |         | eg_79_/E                                           |
[03/15 11:18:57  26137s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 11:18:57  26137s] 
[03/15 11:18:57  26137s] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=3584.5M) ***
[03/15 11:18:57  26138s]   Timing Snapshot: (TGT)
[03/15 11:18:57  26138s]      Weighted WNS: -0.320
[03/15 11:18:57  26138s]       All  PG WNS: -1.160
[03/15 11:18:57  26138s]       High PG WNS: -0.226
[03/15 11:18:57  26138s]       All  PG TNS: -485.972
[03/15 11:18:57  26138s]       High PG TNS: -324.755
[03/15 11:18:57  26138s]    Category Slack: { [L, -1.160] [H, -0.226] }
[03/15 11:18:57  26138s] 
[03/15 11:18:57  26138s] Checking setup slack degradation ...
[03/15 11:18:57  26138s] 
[03/15 11:18:57  26138s] Recovery Manager:
[03/15 11:18:57  26138s]   Low  Effort WNS Jump: 0.000 (REF: -1.189, TGT: -1.160, Threshold: 0.145) - Skip
[03/15 11:18:57  26138s]   High Effort WNS Jump: 0.009 (REF: -0.217, TGT: -0.226, Threshold: 0.073) - Skip
[03/15 11:18:57  26138s]   Low  Effort TNS Jump: 13.565 (REF: -472.407, TGT: -485.972, Threshold: 94.481) - Skip
[03/15 11:18:57  26138s]   High Effort TNS Jump: 13.286 (REF: -311.469, TGT: -324.755, Threshold: 31.147) - Skip
[03/15 11:18:57  26138s] 
[03/15 11:18:57  26138s] 
[03/15 11:18:57  26138s] *** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:04.0 mem=3584.5M) ***
[03/15 11:18:57  26138s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-161.218|
|reg2reg   |-0.226|-324.755|
|HEPG      |-0.226|-324.755|
|All Paths |-1.160|-485.972|
+----------+------+--------+

[03/15 11:18:57  26138s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.160|-161.218|
|reg2reg   |-0.226|-324.755|
|HEPG      |-0.226|-324.755|
|All Paths |-1.160|-485.972|
+----------+------+--------+

[03/15 11:18:57  26138s] **** Begin NDR-Layer Usage Statistics ****
[03/15 11:18:57  26138s] Layer 3 has 296 constrained nets 
[03/15 11:18:57  26138s] Layer 5 has 3 constrained nets 
[03/15 11:18:57  26138s] Layer 7 has 109 constrained nets 
[03/15 11:18:57  26138s] **** End NDR-Layer Usage Statistics ****
[03/15 11:18:57  26138s] 
[03/15 11:18:57  26138s] *** Finish Post Route Setup Fixing (cpu=0:00:04.7 real=0:00:04.0 mem=3584.5M) ***
[03/15 11:18:57  26138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.8994.20
[03/15 11:18:57  26138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3565.4M
[03/15 11:18:58  26138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.280, REAL:0.281, MEM:3565.4M
[03/15 11:18:58  26138s] TotalInstCnt at PhyDesignMc Destruction: 55,610
[03/15 11:18:58  26139s] (I,S,L,T): WC_VIEW: 154.557, 67.5023, 3.25031, 225.31
[03/15 11:18:58  26139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8994.40
[03/15 11:18:58  26139s] *** SetupOpt [finish] : cpu/real = 0:00:17.8/0:00:17.7 (1.0), totSession cpu/real = 7:15:39.1/12:41:04.1 (0.6), mem = 3565.4M
[03/15 11:18:58  26139s] 
[03/15 11:18:58  26139s] =============================================================================================
[03/15 11:18:58  26139s]  Step TAT Report for TnsOpt #10
[03/15 11:18:58  26139s] =============================================================================================
[03/15 11:18:58  26139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:18:58  26139s] ---------------------------------------------------------------------------------------------
[03/15 11:18:58  26139s] [ SlackTraversorInit     ]      2   0:00:00.9  (   5.2 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 11:18:58  26139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:18:58  26139s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:18:58  26139s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 11:18:58  26139s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 11:18:58  26139s] [ TransformInit          ]      1   0:00:08.4  (  47.5 % )     0:00:08.4 /  0:00:08.4    1.0
[03/15 11:18:58  26139s] [ SpefRCNetCheck         ]      1   0:00:02.4  (  13.5 % )     0:00:02.4 /  0:00:02.4    1.0
[03/15 11:18:58  26139s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.1 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 11:18:58  26139s] [ OptGetWeight           ]     21   0:00:01.4  (   8.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 11:18:58  26139s] [ OptEval                ]     21   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 11:18:58  26139s] [ OptCommit              ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:18:58  26139s] [ IncrTimingUpdate       ]     25   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[03/15 11:18:58  26139s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:18:58  26139s] [ SetupOptGetWorkingSet  ]     21   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 11:18:58  26139s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:18:58  26139s] [ SetupOptSlackGraph     ]     21   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 11:18:58  26139s] [ MISC                   ]          0:00:02.8  (  15.7 % )     0:00:02.8 /  0:00:02.8    1.0
[03/15 11:18:58  26139s] ---------------------------------------------------------------------------------------------
[03/15 11:18:58  26139s]  TnsOpt #10 TOTAL                   0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:17.8    1.0
[03/15 11:18:58  26139s] ---------------------------------------------------------------------------------------------
[03/15 11:18:58  26139s] 
[03/15 11:18:58  26139s] End: GigaOpt Optimization in post-eco TNS mode
[03/15 11:18:58  26139s] Running postRoute recovery in postEcoRoute mode
[03/15 11:18:58  26139s] **optDesign ... cpu = 0:14:34, real = 0:14:32, mem = 3112.9M, totSessionCpu=7:15:39 **
[03/15 11:19:00  26140s]   Timing/DRV Snapshot: (TGT)
[03/15 11:19:00  26140s]      Weighted WNS: -0.320
[03/15 11:19:00  26140s]       All  PG WNS: -1.160
[03/15 11:19:00  26140s]       High PG WNS: -0.226
[03/15 11:19:00  26140s]       All  PG TNS: -485.972
[03/15 11:19:00  26140s]       High PG TNS: -324.755
[03/15 11:19:00  26140s]          Tran DRV: 0
[03/15 11:19:00  26140s]           Cap DRV: 0
[03/15 11:19:00  26140s]        Fanout DRV: 0
[03/15 11:19:00  26140s]            Glitch: 0
[03/15 11:19:00  26140s]    Category Slack: { [L, -1.160] [H, -0.226] }
[03/15 11:19:00  26140s] 
[03/15 11:19:00  26140s] Checking setup slack degradation ...
[03/15 11:19:00  26140s] 
[03/15 11:19:00  26140s] Recovery Manager:
[03/15 11:19:00  26140s]   Low  Effort WNS Jump: 0.000 (REF: -1.189, TGT: -1.160, Threshold: 0.145) - Skip
[03/15 11:19:00  26140s]   High Effort WNS Jump: 0.009 (REF: -0.217, TGT: -0.226, Threshold: 0.073) - Skip
[03/15 11:19:00  26140s]   Low  Effort TNS Jump: 13.565 (REF: -472.407, TGT: -485.972, Threshold: 94.481) - Skip
[03/15 11:19:00  26140s]   High Effort TNS Jump: 13.286 (REF: -311.469, TGT: -324.755, Threshold: 31.147) - Skip
[03/15 11:19:00  26140s] 
[03/15 11:19:00  26140s] Checking DRV degradation...
[03/15 11:19:00  26140s] 
[03/15 11:19:00  26140s] Recovery Manager:
[03/15 11:19:00  26140s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/15 11:19:00  26140s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/15 11:19:00  26140s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/15 11:19:00  26140s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/15 11:19:00  26140s] 
[03/15 11:19:00  26140s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/15 11:19:00  26140s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3494.44M, totSessionCpu=7:15:41).
[03/15 11:19:00  26140s] **optDesign ... cpu = 0:14:35, real = 0:14:34, mem = 3112.9M, totSessionCpu=7:15:41 **
[03/15 11:19:00  26140s] 
[03/15 11:19:00  26141s] Latch borrow mode reset to max_borrow
[03/15 11:19:03  26143s] <optDesign CMD> Restore Using all VT Cells
[03/15 11:19:03  26143s] 
[03/15 11:19:03  26143s] Begin Power Analysis
[03/15 11:19:03  26143s] 
[03/15 11:19:03  26144s]              0V	    VSS
[03/15 11:19:03  26144s]            0.9V	    VDD
[03/15 11:19:03  26144s] Begin Processing Timing Library for Power Calculation
[03/15 11:19:03  26144s] 
[03/15 11:19:03  26144s] Begin Processing Timing Library for Power Calculation
[03/15 11:19:03  26144s] 
[03/15 11:19:03  26144s] 
[03/15 11:19:03  26144s] 
[03/15 11:19:03  26144s] Begin Processing Power Net/Grid for Power Calculation
[03/15 11:19:03  26144s] 
[03/15 11:19:03  26144s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.11MB/4687.14MB/3279.48MB)
[03/15 11:19:03  26144s] 
[03/15 11:19:03  26144s] Begin Processing Timing Window Data for Power Calculation
[03/15 11:19:03  26144s] 
[03/15 11:19:04  26144s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.11MB/4687.14MB/3279.48MB)
[03/15 11:19:04  26144s] 
[03/15 11:19:04  26144s] Begin Processing User Attributes
[03/15 11:19:04  26144s] 
[03/15 11:19:04  26144s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.11MB/4687.14MB/3279.48MB)
[03/15 11:19:04  26144s] 
[03/15 11:19:04  26144s] Begin Processing Signal Activity
[03/15 11:19:04  26144s] 
[03/15 11:19:07  26148s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3115.65MB/4687.14MB/3279.48MB)
[03/15 11:19:07  26148s] 
[03/15 11:19:07  26148s] Begin Power Computation
[03/15 11:19:07  26148s] 
[03/15 11:19:07  26148s]       ----------------------------------------------------------
[03/15 11:19:07  26148s]       # of cell(s) missing both power/leakage table: 0
[03/15 11:19:07  26148s]       # of cell(s) missing power table: 0
[03/15 11:19:07  26148s]       # of cell(s) missing leakage table: 0
[03/15 11:19:07  26148s]       # of MSMV cell(s) missing power_level: 0
[03/15 11:19:07  26148s]       ----------------------------------------------------------
[03/15 11:19:07  26148s] 
[03/15 11:19:07  26148s] 
[03/15 11:19:12  26152s] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3115.94MB/4687.14MB/3279.48MB)
[03/15 11:19:12  26152s] 
[03/15 11:19:12  26152s] Begin Processing User Attributes
[03/15 11:19:12  26152s] 
[03/15 11:19:12  26152s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3115.94MB/4687.14MB/3279.48MB)
[03/15 11:19:12  26152s] 
[03/15 11:19:12  26152s] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3115.94MB/4687.14MB/3279.48MB)
[03/15 11:19:12  26152s] 
[03/15 11:19:12  26153s] *



[03/15 11:19:12  26153s] Total Power
[03/15 11:19:12  26153s] -----------------------------------------------------------------------------------------
[03/15 11:19:12  26153s] Total Internal Power:      159.04124921 	   65.4554%
[03/15 11:19:12  26153s] Total Switching Power:      80.57149384 	   33.1602%
[03/15 11:19:12  26153s] Total Leakage Power:         3.36384091 	    1.3844%
[03/15 11:19:12  26153s] Total Power:               242.97658308
[03/15 11:19:12  26153s] -----------------------------------------------------------------------------------------
[03/15 11:19:13  26154s] Processing average sequential pin duty cycle 
[03/15 11:19:13  26154s] **optDesign ... cpu = 0:14:49, real = 0:14:47, mem = 3109.6M, totSessionCpu=7:15:54 **
[03/15 11:19:13  26154s] cleaningup cpe interface
[03/15 11:19:13  26154s] Reported timing to dir ./timingReports
[03/15 11:19:13  26154s] **optDesign ... cpu = 0:14:49, real = 0:14:47, mem = 3104.4M, totSessionCpu=7:15:54 **
[03/15 11:19:13  26154s] End AAE Lib Interpolated Model. (MEM=3494.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:19:13  26154s] Begin: glitch net info
[03/15 11:19:13  26154s] glitch slack range: number of glitch nets
[03/15 11:19:13  26154s] glitch slack < -0.32 : 0
[03/15 11:19:13  26154s] -0.32 < glitch slack < -0.28 : 0
[03/15 11:19:13  26154s] -0.28 < glitch slack < -0.24 : 0
[03/15 11:19:13  26154s] -0.24 < glitch slack < -0.2 : 0
[03/15 11:19:13  26154s] -0.2 < glitch slack < -0.16 : 0
[03/15 11:19:13  26154s] -0.16 < glitch slack < -0.12 : 0
[03/15 11:19:13  26154s] -0.12 < glitch slack < -0.08 : 0
[03/15 11:19:13  26154s] -0.08 < glitch slack < -0.04 : 0
[03/15 11:19:13  26154s] -0.04 < glitch slack : 0
[03/15 11:19:13  26154s] End: glitch net info
[03/15 11:19:13  26154s] ** Profile ** Start :  cpu=0:00:00.0, mem=3494.9M
[03/15 11:19:13  26154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3495.0M
[03/15 11:19:14  26154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.123, MEM:3495.0M
[03/15 11:19:14  26154s] ** Profile ** Other data :  cpu=0:00:00.3, mem=3495.0M
[03/15 11:19:14  26154s] End AAE Lib Interpolated Model. (MEM=3494.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:19:14  26154s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 11:19:14  26154s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 11:19:14  26154s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[03/15 11:19:14  26154s] Starting delay calculation for Hold views
[03/15 11:19:14  26154s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 11:19:14  26154s] #################################################################################
[03/15 11:19:14  26154s] # Design Stage: PostRoute
[03/15 11:19:14  26154s] # Design Name: core
[03/15 11:19:14  26154s] # Design Mode: 65nm
[03/15 11:19:14  26154s] # Analysis Mode: MMMC OCV 
[03/15 11:19:14  26154s] # Parasitics Mode: SPEF/RCDB
[03/15 11:19:14  26154s] # Signoff Settings: SI On 
[03/15 11:19:14  26154s] #################################################################################
[03/15 11:19:14  26154s] AAE_INFO: 1 threads acquired from CTE.
[03/15 11:19:14  26154s] Setting infinite Tws ...
[03/15 11:19:14  26154s] First Iteration Infinite Tw... 
[03/15 11:19:14  26154s] Calculate late delays in OCV mode...
[03/15 11:19:14  26154s] Calculate early delays in OCV mode...
[03/15 11:19:14  26154s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/15 11:19:14  26154s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/15 11:19:14  26154s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 11:19:14  26154s] End AAE Lib Interpolated Model. (MEM=1.33594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:19:14  26154s] Total number of fetched objects 59313
[03/15 11:19:14  26154s] AAE_INFO-618: Total number of nets in the design is 59500,  99.7 percent of the nets selected for SI analysis
[03/15 11:19:14  26154s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[03/15 11:19:14  26154s] End delay calculation. (MEM=0 CPU=0:00:17.0 REAL=0:00:17.0)
[03/15 11:19:14  26154s] End delay calculation (fullDC). (MEM=0 CPU=0:00:19.0 REAL=0:00:19.0)
[03/15 11:19:14  26154s] *** CDM Built up (cpu=0:00:20.1  real=0:00:20.0  mem= 0.0M) ***
[03/15 11:19:14  26154s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 11:19:14  26154s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 11:19:14  26154s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 0.0M)
[03/15 11:19:14  26154s] Starting SI iteration 2
[03/15 11:19:14  26154s] Calculate late delays in OCV mode...
[03/15 11:19:14  26154s] Calculate early delays in OCV mode...
[03/15 11:19:14  26154s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/15 11:19:14  26154s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 11:19:14  26154s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/15 11:19:14  26154s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 59313. 
[03/15 11:19:14  26154s] Total number of fetched objects 59313
[03/15 11:19:14  26154s] AAE_INFO-618: Total number of nets in the design is 59500,  10.1 percent of the nets selected for SI analysis
[03/15 11:19:14  26154s] End delay calculation. (MEM=0 CPU=0:00:05.0 REAL=0:00:05.0)
[03/15 11:19:14  26154s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.3 REAL=0:00:06.0)
[03/15 11:19:14  26154s] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 0.0M) ***
[03/15 11:19:14  26154s] *** Done Building Timing Graph (cpu=0:00:33.8 real=0:00:34.0 totSessionCpu=0:02:33 mem=0.0M)
[03/15 11:19:14  26154s] ** Profile ** Overall slacks :  cpu=0:00:34.6, mem=0.0M
[03/15 11:19:14  26154s] ** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M
[03/15 11:19:14  26154s] *** QThread HoldRpt [finish] : cpu/real = 0:00:38.0/0:00:37.8 (1.0), mem = 0.0M
[03/15 11:19:14  26154s] 
[03/15 11:19:14  26154s] =============================================================================================
[03/15 11:19:14  26154s]  Step TAT Report for QThreadWorker #1
[03/15 11:19:14  26154s] =============================================================================================
[03/15 11:19:14  26154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:19:14  26154s] ---------------------------------------------------------------------------------------------
[03/15 11:19:14  26154s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 11:19:14  26154s] [ TimingUpdate           ]      1   0:00:03.6  (   9.5 % )     0:00:33.7 /  0:00:33.9    1.0
[03/15 11:19:14  26154s] [ FullDelayCalc          ]      1   0:00:30.1  (  79.6 % )     0:00:30.1 /  0:00:30.3    1.0
[03/15 11:19:14  26154s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 11:19:14  26154s] [ GenerateReports        ]      1   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 11:19:14  26154s] [ ReportAnalysisSummary  ]      2   0:00:00.8  (   2.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 11:19:14  26154s] [ MISC                   ]          0:00:02.8  (   7.3 % )     0:00:02.8 /  0:00:02.8    1.0
[03/15 11:19:14  26154s] ---------------------------------------------------------------------------------------------
[03/15 11:19:14  26154s]  QThreadWorker #1 TOTAL             0:00:37.8  ( 100.0 % )     0:00:37.8 /  0:00:38.0    1.0
[03/15 11:19:14  26154s] ---------------------------------------------------------------------------------------------
[03/15 11:19:14  26154s] 
[03/15 11:19:52  26191s]  
_______________________________________________________________________
[03/15 11:19:52  26192s] ** Profile ** Overall slacks :  cpu=0:00:38.0, mem=3505.0M
[03/15 11:19:53  26193s] ** Profile ** Total reports :  cpu=0:00:00.5, mem=3497.0M
[03/15 11:19:56  26195s] ** Profile ** DRVs :  cpu=0:00:02.6, mem=3495.0M
[03/15 11:19:56  26195s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.160  | -0.226  | -1.160  |
|           TNS (ns):|-485.969 |-324.751 |-161.218 |
|    Violating Paths:|  2370   |  2210   |   160   |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  | -0.013  |
|           TNS (ns):| -0.379  | -0.218  | -0.161  |
|    Violating Paths:|   137   |   98    |   39    |
|          All Paths:|  16968  |  8334   |  13874  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.058%
       (88.873% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3495.0M
[03/15 11:19:56  26195s] *** Final Summary (holdfix) CPU=0:00:41.4, REAL=0:00:43.0, MEM=3495.0M
[03/15 11:19:56  26195s] **optDesign ... cpu = 0:15:30, real = 0:15:30, mem = 3091.8M, totSessionCpu=7:16:36 **
[03/15 11:19:56  26195s]  ReSet Options after AAE Based Opt flow 
[03/15 11:19:56  26195s] *** Finished optDesign ***
[03/15 11:19:56  26195s] cleaningup cpe interface
[03/15 11:19:56  26195s] cleaningup cpe interface
[03/15 11:19:57  26195s] 
[03/15 11:19:57  26195s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:15:47 real=  0:15:47)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:31.0 real=0:00:28.6)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:04 real=  0:01:04)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:07.0 real=0:00:07.0)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:14.0 real=0:00:14.0)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=  0:05:30 real=  0:05:29)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:01:25 real=  0:01:26)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:04.9 real=0:00:05.0)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:04:13 real=  0:04:13)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:43.7 real=0:00:43.5)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:18.2 real=0:00:18.2)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[03/15 11:19:57  26195s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 11:19:57  26195s] Info: pop threads available for lower-level modules during optimization.
[03/15 11:19:57  26195s] Deleting Lib Analyzer.
[03/15 11:19:57  26195s] Info: Destroy the CCOpt slew target map.
[03/15 11:19:57  26195s] clean pInstBBox. size 0
[03/15 11:19:57  26196s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 11:19:57  26196s] All LLGs are deleted
[03/15 11:19:57  26196s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3494.9M
[03/15 11:19:57  26196s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3490.5M
[03/15 11:19:57  26196s] 
[03/15 11:19:57  26196s] =============================================================================================
[03/15 11:19:57  26196s]  Final TAT Report for optDesign
[03/15 11:19:57  26196s] =============================================================================================
[03/15 11:19:57  26196s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 11:19:57  26196s] ---------------------------------------------------------------------------------------------
[03/15 11:19:57  26196s] [ WnsOpt                 ]      1   0:01:54.5  (  12.3 % )     0:02:09.8 /  0:02:09.9    1.0
[03/15 11:19:57  26196s] [ TnsOpt                 ]      2   0:01:20.3  (   8.6 % )     0:01:36.4 /  0:01:36.6    1.0
[03/15 11:19:57  26196s] [ DrvOpt                 ]      1   0:00:10.7  (   1.2 % )     0:00:10.7 /  0:00:10.7    1.0
[03/15 11:19:57  26196s] [ HoldOpt                ]      1   0:00:31.6  (   3.4 % )     0:01:21.7 /  0:01:20.4    1.0
[03/15 11:19:57  26196s] [ ClockDrv               ]      1   0:00:05.6  (   0.6 % )     0:00:05.6 /  0:00:05.6    1.0
[03/15 11:19:57  26196s] [ SkewClock              ]      4   0:00:31.4  (   3.4 % )     0:00:31.4 /  0:00:31.5    1.0
[03/15 11:19:57  26196s] [ PowerOpt               ]      1   0:01:24.7  (   9.1 % )     0:01:24.7 /  0:01:24.8    1.0
[03/15 11:19:57  26196s] [ ViewPruning            ]     14   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 11:19:57  26196s] [ CheckPlace             ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 11:19:57  26196s] [ RefinePlace            ]      4   0:00:09.5  (   1.0 % )     0:00:09.5 /  0:00:09.5    1.0
[03/15 11:19:57  26196s] [ LayerAssignment        ]      2   0:00:02.9  (   0.3 % )     0:00:03.0 /  0:00:03.0    1.0
[03/15 11:19:57  26196s] [ EcoRoute               ]      1   0:04:12.9  (  27.2 % )     0:04:12.9 /  0:04:13.2    1.0
[03/15 11:19:57  26196s] [ ExtractRC              ]      2   0:00:27.9  (   3.0 % )     0:00:27.9 /  0:00:30.3    1.1
[03/15 11:19:57  26196s] [ TimingUpdate           ]     19   0:00:14.9  (   1.6 % )     0:01:24.3 /  0:01:24.7    1.0
[03/15 11:19:57  26196s] [ FullDelayCalc          ]      2   0:01:09.3  (   7.5 % )     0:01:09.4 /  0:01:09.8    1.0
[03/15 11:19:57  26196s] [ QThreadMaster          ]      3   0:01:40.6  (  10.8 % )     0:01:40.6 /  0:01:37.5    1.0
[03/15 11:19:57  26196s] [ OptSummaryReport       ]     10   0:00:01.9  (   0.2 % )     0:00:57.1 /  0:00:55.3    1.0
[03/15 11:19:57  26196s] [ TimingReport           ]     10   0:00:07.2  (   0.8 % )     0:00:07.2 /  0:00:07.2    1.0
[03/15 11:19:57  26196s] [ DrvReport              ]      7   0:00:09.9  (   1.1 % )     0:00:09.9 /  0:00:08.9    0.9
[03/15 11:19:57  26196s] [ PowerReport            ]      3   0:00:30.4  (   3.3 % )     0:00:30.4 /  0:00:30.4    1.0
[03/15 11:19:57  26196s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 11:19:57  26196s] [ PropagateActivity      ]      1   0:00:11.4  (   1.2 % )     0:00:11.4 /  0:00:11.4    1.0
[03/15 11:19:57  26196s] [ MISC                   ]          0:00:30.2  (   3.3 % )     0:00:30.2 /  0:00:30.2    1.0
[03/15 11:19:57  26196s] ---------------------------------------------------------------------------------------------
[03/15 11:19:57  26196s]  optDesign TOTAL                    0:15:29.2  ( 100.0 % )     0:15:29.2 /  0:15:28.6    1.0
[03/15 11:19:57  26196s] ---------------------------------------------------------------------------------------------
[03/15 11:19:57  26196s] 
[03/15 11:19:57  26196s] Deleting Cell Server ...
[03/15 11:19:57  26196s] <CMD> saveDesign route.enc
[03/15 11:19:57  26196s] The in-memory database contained RC information but was not saved. To save 
[03/15 11:19:57  26196s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/15 11:19:57  26196s] so it should only be saved when it is really desired.
[03/15 11:19:57  26196s] #% Begin save design ... (date=03/15 11:19:57, mem=3007.5M)
[03/15 11:19:57  26196s] % Begin Save ccopt configuration ... (date=03/15 11:19:57, mem=3007.5M)
[03/15 11:19:57  26196s] % End Save ccopt configuration ... (date=03/15 11:19:57, total cpu=0:00:00.4, real=0:00:00.0, peak res=3007.8M, current mem=3007.8M)
[03/15 11:19:57  26196s] % Begin Save netlist data ... (date=03/15 11:19:57, mem=3007.8M)
[03/15 11:19:57  26196s] Writing Binary DB to route.enc.dat/core.v.bin in single-threaded mode...
[03/15 11:19:58  26196s] % End Save netlist data ... (date=03/15 11:19:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=3007.8M, current mem=3007.8M)
[03/15 11:19:58  26197s] Saving congestion map file route.enc.dat/core.route.congmap.gz ...
[03/15 11:19:58  26197s] % Begin Save AAE data ... (date=03/15 11:19:58, mem=3008.6M)
[03/15 11:19:58  26197s] Saving AAE Data ...
[03/15 11:19:58  26197s] % End Save AAE data ... (date=03/15 11:19:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=3008.6M, current mem=3008.6M)
[03/15 11:19:59  26197s] Saving scheduling_file.cts.8994 in route.enc.dat/scheduling_file.cts
[03/15 11:19:59  26197s] % Begin Save clock tree data ... (date=03/15 11:19:59, mem=3013.0M)
[03/15 11:19:59  26197s] % End Save clock tree data ... (date=03/15 11:19:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=3013.0M, current mem=3013.0M)
[03/15 11:19:59  26197s] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/15 11:19:59  26197s] Saving mode setting ...
[03/15 11:19:59  26197s] Saving global file ...
[03/15 11:19:59  26198s] % Begin Save floorplan data ... (date=03/15 11:19:59, mem=3013.1M)
[03/15 11:19:59  26198s] Saving floorplan file ...
[03/15 11:20:00  26198s] % End Save floorplan data ... (date=03/15 11:20:00, total cpu=0:00:00.3, real=0:00:01.0, peak res=3013.1M, current mem=3013.1M)
[03/15 11:20:00  26198s] Saving PG file route.enc.dat/core.pg.gz
[03/15 11:20:00  26198s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3436.6M) ***
[03/15 11:20:00  26198s] Saving Drc markers ...
[03/15 11:20:00  26198s] ... No Drc file written since there is no markers found.
[03/15 11:20:00  26198s] % Begin Save placement data ... (date=03/15 11:20:00, mem=3013.1M)
[03/15 11:20:00  26198s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/15 11:20:00  26198s] Save Adaptive View Pruing View Names to Binary file
[03/15 11:20:00  26198s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3439.6M) ***
[03/15 11:20:00  26198s] % End Save placement data ... (date=03/15 11:20:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=3013.1M, current mem=3013.1M)
[03/15 11:20:00  26198s] % Begin Save routing data ... (date=03/15 11:20:00, mem=3013.1M)
[03/15 11:20:00  26198s] Saving route file ...
[03/15 11:20:01  26199s] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=3436.6M) ***
[03/15 11:20:01  26199s] % End Save routing data ... (date=03/15 11:20:01, total cpu=0:00:00.9, real=0:00:01.0, peak res=3013.4M, current mem=3013.4M)
[03/15 11:20:01  26199s] Saving property file route.enc.dat/core.prop
[03/15 11:20:01  26199s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3439.6M) ***
[03/15 11:20:02  26200s] #Saving pin access data to file route.enc.dat/core.apa ...
[03/15 11:20:03  26200s] #
[03/15 11:20:03  26200s] % Begin Save power constraints data ... (date=03/15 11:20:03, mem=3013.4M)
[03/15 11:20:03  26200s] % End Save power constraints data ... (date=03/15 11:20:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=3013.4M, current mem=3013.4M)
[03/15 11:20:05  26202s] Generated self-contained design route.enc.dat
[03/15 11:20:05  26202s] #% End save design ... (date=03/15 11:20:05, total cpu=0:00:06.3, real=0:00:08.0, peak res=3013.5M, current mem=3013.5M)
[03/15 11:20:05  26202s] *** Message Summary: 0 warning(s), 0 error(s)
[03/15 11:20:05  26202s] 
[03/15 14:03:44  27894s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/15 14:03:47  27897s] <CMD> report_power -outfile core.post_route.power.rpt
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Begin Power Analysis
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s]              0V	    VSS
[03/15 14:03:47  27897s]            0.9V	    VDD
[03/15 14:03:47  27897s] Begin Processing Timing Library for Power Calculation
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Begin Processing Timing Library for Power Calculation
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Begin Processing Power Net/Grid for Power Calculation
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.99MB/4626.28MB/3279.48MB)
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Begin Processing Timing Window Data for Power Calculation
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.99MB/4626.28MB/3279.48MB)
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Begin Processing User Attributes
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.99MB/4626.28MB/3279.48MB)
[03/15 14:03:47  27897s] 
[03/15 14:03:47  27897s] Begin Processing Signal Activity
[03/15 14:03:47  27897s] 
[03/15 14:03:50  27900s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3018.01MB/4626.28MB/3279.48MB)
[03/15 14:03:50  27900s] 
[03/15 14:03:50  27900s] Begin Power Computation
[03/15 14:03:50  27900s] 
[03/15 14:03:50  27900s]       ----------------------------------------------------------
[03/15 14:03:50  27900s]       # of cell(s) missing both power/leakage table: 0
[03/15 14:03:50  27900s]       # of cell(s) missing power table: 0
[03/15 14:03:50  27900s]       # of cell(s) missing leakage table: 0
[03/15 14:03:50  27900s]       # of MSMV cell(s) missing power_level: 0
[03/15 14:03:50  27900s]       ----------------------------------------------------------
[03/15 14:03:50  27900s] 
[03/15 14:03:50  27900s] 
[03/15 14:03:54  27904s] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3018.02MB/4626.28MB/3279.48MB)
[03/15 14:03:54  27904s] 
[03/15 14:03:54  27904s] Begin Processing User Attributes
[03/15 14:03:54  27904s] 
[03/15 14:03:54  27904s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3018.02MB/4626.28MB/3279.48MB)
[03/15 14:03:54  27904s] 
[03/15 14:03:54  27904s] Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=3018.02MB/4626.28MB/3279.48MB)
[03/15 14:03:54  27904s] 
[03/15 14:03:55  27905s] *



[03/15 14:03:55  27905s] Total Power
[03/15 14:03:55  27905s] -----------------------------------------------------------------------------------------
[03/15 14:03:55  27905s] Total Internal Power:      159.04124921 	   65.4554%
[03/15 14:03:55  27905s] Total Switching Power:      80.57149384 	   33.1602%
[03/15 14:03:55  27905s] Total Leakage Power:         3.36384091 	    1.3844%
[03/15 14:03:55  27905s] Total Power:               242.97658308
[03/15 14:03:55  27905s] -----------------------------------------------------------------------------------------
[03/15 14:03:55  27905s] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/15 14:03:55  27905s] Creating directory summaryReport.
[03/15 14:03:55  27905s] Start to collect the design information.
[03/15 14:03:55  27905s] Build netlist information for Cell core.
[03/15 14:03:55  27905s] Finished collecting the design information.
[03/15 14:03:55  27905s] Generating standard cells used in the design report.
[03/15 14:03:55  27905s] Analyze library ... 
[03/15 14:03:55  27905s] Analyze netlist ... 
[03/15 14:03:55  27905s] Generate no-driven nets information report.
[03/15 14:03:55  27905s] Analyze timing ... 
[03/15 14:03:55  27905s] Analyze floorplan/placement ... 
[03/15 14:03:55  27905s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3458.1M
[03/15 14:03:55  27905s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3458.1M
[03/15 14:03:56  27906s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3462.5M
[03/15 14:03:56  27906s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:3462.5M
[03/15 14:03:56  27906s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:3462.5M
[03/15 14:03:56  27906s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.132, MEM:3462.5M
[03/15 14:03:56  27906s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3462.5M
[03/15 14:03:56  27906s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.002, MEM:3458.1M
[03/15 14:03:56  27906s] Analysis Routing ...
[03/15 14:03:56  27906s] Report saved in file core.post_route.summary.rpt.
[03/15 14:04:14  27909s] couldn't read file "outputGen.tcl": no such file or directory
[03/15 14:31:01  28199s] <CMD> selectInst FILLER__5_378
[03/15 14:32:17  28213s] <CMD> deselectAll
[03/15 14:32:17  28213s] <CMD> selectInst FILLER__5_589
[03/15 14:32:42  28218s] <CMD> setDrawView ameba
[03/15 14:32:43  28218s] <CMD> setDrawView ameba
[03/15 14:32:45  28218s] <CMD> setDrawView ameba
[03/15 14:32:46  28219s] <CMD> setDrawView fplan
[03/15 14:33:17  28225s] <CMD> fit
[03/15 14:33:35  28228s] <CMD> setDrawView place
[03/15 14:33:56  28233s] <CMD> setDrawView ameba
[03/15 14:33:59  28233s] <CMD> setDrawView place
[03/15 14:39:08  28290s] <CMD> streamOut core.gds2
[03/15 14:39:08  28290s] Parse map file...
[03/15 14:39:08  28290s] Writing GDSII file ...
[03/15 14:39:08  28290s] 	****** db unit per micron = 2000 ******
[03/15 14:39:08  28290s] 	****** output gds2 file unit per micron = 2000 ******
[03/15 14:39:08  28290s] 	****** unit scaling factor = 1 ******
[03/15 14:39:08  28290s] Output for instance
[03/15 14:39:09  28290s] Output for bump
[03/15 14:39:09  28290s] Output for physical terminals
[03/15 14:39:09  28290s] Output for logical terminals
[03/15 14:39:09  28290s] Output for regular nets
[03/15 14:39:10  28291s] Output for special nets and metal fills
[03/15 14:39:10  28291s] Output for via structure generation
[03/15 14:39:10  28291s] Statistics for GDS generated (version 3)
[03/15 14:39:10  28291s] ----------------------------------------
[03/15 14:39:10  28291s] Stream Out Layer Mapping Information:
[03/15 14:39:10  28291s] GDS Layer Number          GDS Layer Name
[03/15 14:39:10  28291s] ----------------------------------------
[03/15 14:39:10  28291s]     170                             COMP
[03/15 14:39:10  28291s]     171                          DIEAREA
[03/15 14:39:10  28291s]     8                                 M1
[03/15 14:39:10  28291s]     9                                 M1
[03/15 14:39:10  28291s]     10                                M1
[03/15 14:39:10  28291s]     11                                M1
[03/15 14:39:10  28291s]     14                                M1
[03/15 14:39:10  28291s]     12                                M1
[03/15 14:39:10  28291s]     13                                M1
[03/15 14:39:10  28291s]     15                                M1
[03/15 14:39:10  28291s]     16                                M1
[03/15 14:39:10  28291s]     17                                M1
[03/15 14:39:10  28291s]     29                                M2
[03/15 14:39:10  28291s]     30                                M2
[03/15 14:39:10  28291s]     31                                M2
[03/15 14:39:10  28291s]     32                                M2
[03/15 14:39:10  28291s]     35                                M2
[03/15 14:39:10  28291s]     33                                M2
[03/15 14:39:10  28291s]     34                                M2
[03/15 14:39:10  28291s]     36                                M2
[03/15 14:39:10  28291s]     37                                M2
[03/15 14:39:10  28291s]     38                                M2
[03/15 14:39:10  28291s]     50                                M3
[03/15 14:39:10  28291s]     51                                M3
[03/15 14:39:10  28291s]     52                                M3
[03/15 14:39:10  28291s]     53                                M3
[03/15 14:39:10  28291s]     56                                M3
[03/15 14:39:10  28291s]     54                                M3
[03/15 14:39:10  28291s]     55                                M3
[03/15 14:39:10  28291s]     57                                M3
[03/15 14:39:10  28291s]     58                                M3
[03/15 14:39:10  28291s]     59                                M3
[03/15 14:39:10  28291s]     71                                M4
[03/15 14:39:10  28291s]     72                                M4
[03/15 14:39:10  28291s]     73                                M4
[03/15 14:39:10  28291s]     74                                M4
[03/15 14:39:10  28291s]     77                                M4
[03/15 14:39:10  28291s]     75                                M4
[03/15 14:39:10  28291s]     76                                M4
[03/15 14:39:10  28291s]     78                                M4
[03/15 14:39:10  28291s]     79                                M4
[03/15 14:39:10  28291s]     80                                M4
[03/15 14:39:10  28291s]     92                                M5
[03/15 14:39:10  28291s]     93                                M5
[03/15 14:39:10  28291s]     94                                M5
[03/15 14:39:10  28291s]     95                                M5
[03/15 14:39:10  28291s]     98                                M5
[03/15 14:39:10  28291s]     96                                M5
[03/15 14:39:10  28291s]     97                                M5
[03/15 14:39:10  28291s]     99                                M5
[03/15 14:39:10  28291s]     100                               M5
[03/15 14:39:10  28291s]     101                               M5
[03/15 14:39:10  28291s]     113                               M6
[03/15 14:39:10  28291s]     114                               M6
[03/15 14:39:10  28291s]     115                               M6
[03/15 14:39:10  28291s]     116                               M6
[03/15 14:39:10  28291s]     119                               M6
[03/15 14:39:10  28291s]     117                               M6
[03/15 14:39:10  28291s]     118                               M6
[03/15 14:39:10  28291s]     120                               M6
[03/15 14:39:10  28291s]     121                               M6
[03/15 14:39:10  28291s]     122                               M6
[03/15 14:39:10  28291s]     134                               M7
[03/15 14:39:10  28291s]     135                               M7
[03/15 14:39:10  28291s]     136                               M7
[03/15 14:39:10  28291s]     137                               M7
[03/15 14:39:10  28291s]     140                               M7
[03/15 14:39:10  28291s]     138                               M7
[03/15 14:39:10  28291s]     139                               M7
[03/15 14:39:10  28291s]     141                               M7
[03/15 14:39:10  28291s]     142                               M7
[03/15 14:39:10  28291s]     143                               M7
[03/15 14:39:10  28291s]     155                               M8
[03/15 14:39:10  28291s]     156                               M8
[03/15 14:39:10  28291s]     157                               M8
[03/15 14:39:10  28291s]     158                               M8
[03/15 14:39:10  28291s]     161                               M8
[03/15 14:39:10  28291s]     159                               M8
[03/15 14:39:10  28291s]     160                               M8
[03/15 14:39:10  28291s]     162                               M8
[03/15 14:39:10  28291s]     163                               M8
[03/15 14:39:10  28291s]     164                               M8
[03/15 14:39:10  28291s]     1                                 CO
[03/15 14:39:10  28291s]     2                                 CO
[03/15 14:39:10  28291s]     5                                 CO
[03/15 14:39:10  28291s]     3                                 CO
[03/15 14:39:10  28291s]     4                                 CO
[03/15 14:39:10  28291s]     6                                 CO
[03/15 14:39:10  28291s]     7                                 CO
[03/15 14:39:10  28291s]     22                              VIA1
[03/15 14:39:10  28291s]     23                              VIA1
[03/15 14:39:10  28291s]     26                              VIA1
[03/15 14:39:10  28291s]     24                              VIA1
[03/15 14:39:10  28291s]     25                              VIA1
[03/15 14:39:10  28291s]     27                              VIA1
[03/15 14:39:10  28291s]     28                              VIA1
[03/15 14:39:10  28291s]     43                              VIA2
[03/15 14:39:10  28291s]     44                              VIA2
[03/15 14:39:10  28291s]     47                              VIA2
[03/15 14:39:10  28291s]     45                              VIA2
[03/15 14:39:10  28291s]     46                              VIA2
[03/15 14:39:10  28291s]     48                              VIA2
[03/15 14:39:10  28291s]     49                              VIA2
[03/15 14:39:10  28291s]     64                              VIA3
[03/15 14:39:10  28291s]     65                              VIA3
[03/15 14:39:10  28291s]     68                              VIA3
[03/15 14:39:10  28291s]     66                              VIA3
[03/15 14:39:10  28291s]     67                              VIA3
[03/15 14:39:10  28291s]     69                              VIA3
[03/15 14:39:10  28291s]     70                              VIA3
[03/15 14:39:10  28291s]     85                              VIA4
[03/15 14:39:10  28291s]     86                              VIA4
[03/15 14:39:10  28291s]     89                              VIA4
[03/15 14:39:10  28291s]     87                              VIA4
[03/15 14:39:10  28291s]     88                              VIA4
[03/15 14:39:10  28291s]     90                              VIA4
[03/15 14:39:10  28291s]     91                              VIA4
[03/15 14:39:10  28291s]     106                             VIA5
[03/15 14:39:10  28291s]     107                             VIA5
[03/15 14:39:10  28291s]     110                             VIA5
[03/15 14:39:10  28291s]     108                             VIA5
[03/15 14:39:10  28291s]     109                             VIA5
[03/15 14:39:10  28291s]     111                             VIA5
[03/15 14:39:10  28291s]     112                             VIA5
[03/15 14:39:10  28291s]     127                             VIA6
[03/15 14:39:10  28291s]     128                             VIA6
[03/15 14:39:10  28291s]     131                             VIA6
[03/15 14:39:10  28291s]     129                             VIA6
[03/15 14:39:10  28291s]     130                             VIA6
[03/15 14:39:10  28291s]     132                             VIA6
[03/15 14:39:10  28291s]     133                             VIA6
[03/15 14:39:10  28291s]     148                             VIA7
[03/15 14:39:10  28291s]     149                             VIA7
[03/15 14:39:10  28291s]     152                             VIA7
[03/15 14:39:10  28291s]     150                             VIA7
[03/15 14:39:10  28291s]     151                             VIA7
[03/15 14:39:10  28291s]     153                             VIA7
[03/15 14:39:10  28291s]     154                             VIA7
[03/15 14:39:10  28291s]     18                                M1
[03/15 14:39:10  28291s]     19                                M1
[03/15 14:39:10  28291s]     20                                M1
[03/15 14:39:10  28291s]     21                                M1
[03/15 14:39:10  28291s]     39                                M2
[03/15 14:39:10  28291s]     40                                M2
[03/15 14:39:10  28291s]     41                                M2
[03/15 14:39:10  28291s]     42                                M2
[03/15 14:39:10  28291s]     60                                M3
[03/15 14:39:10  28291s]     61                                M3
[03/15 14:39:10  28291s]     62                                M3
[03/15 14:39:10  28291s]     63                                M3
[03/15 14:39:10  28291s]     81                                M4
[03/15 14:39:10  28291s]     82                                M4
[03/15 14:39:10  28291s]     83                                M4
[03/15 14:39:10  28291s]     84                                M4
[03/15 14:39:10  28291s]     102                               M5
[03/15 14:39:10  28291s]     103                               M5
[03/15 14:39:10  28291s]     104                               M5
[03/15 14:39:10  28291s]     105                               M5
[03/15 14:39:10  28291s]     123                               M6
[03/15 14:39:10  28291s]     124                               M6
[03/15 14:39:10  28291s]     125                               M6
[03/15 14:39:10  28291s]     126                               M6
[03/15 14:39:10  28291s]     144                               M7
[03/15 14:39:10  28291s]     145                               M7
[03/15 14:39:10  28291s]     146                               M7
[03/15 14:39:10  28291s]     147                               M7
[03/15 14:39:10  28291s]     165                               M8
[03/15 14:39:10  28291s]     166                               M8
[03/15 14:39:10  28291s]     167                               M8
[03/15 14:39:10  28291s]     168                               M8
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Stream Out Information Processed for GDS version 3:
[03/15 14:39:10  28291s] Units: 2000 DBU
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Object                             Count
[03/15 14:39:10  28291s] ----------------------------------------
[03/15 14:39:10  28291s] Instances                          59488
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Ports/Pins                           331
[03/15 14:39:10  28291s]     metal layer M3                   331
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Nets                              634016
[03/15 14:39:10  28291s]     metal layer M1                 12762
[03/15 14:39:10  28291s]     metal layer M2                348012
[03/15 14:39:10  28291s]     metal layer M3                197763
[03/15 14:39:10  28291s]     metal layer M4                 60906
[03/15 14:39:10  28291s]     metal layer M5                 12863
[03/15 14:39:10  28291s]     metal layer M6                   829
[03/15 14:39:10  28291s]     metal layer M7                   621
[03/15 14:39:10  28291s]     metal layer M8                   260
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s]     Via Instances                 384388
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Special Nets                          28
[03/15 14:39:10  28291s]     metal layer M1                     4
[03/15 14:39:10  28291s]     metal layer M2                     4
[03/15 14:39:10  28291s]     metal layer M4                    20
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s]     Via Instances                    128
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Metal Fills                            0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s]     Via Instances                      0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Metal FillOPCs                         0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s]     Via Instances                      0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Metal FillDRCs                         0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s]     Via Instances                      0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Text                               59624
[03/15 14:39:10  28291s]     metal layer M1                  3454
[03/15 14:39:10  28291s]     metal layer M2                 40459
[03/15 14:39:10  28291s]     metal layer M3                 14436
[03/15 14:39:10  28291s]     metal layer M4                  1020
[03/15 14:39:10  28291s]     metal layer M5                   225
[03/15 14:39:10  28291s]     metal layer M6                    23
[03/15 14:39:10  28291s]     metal layer M7                     5
[03/15 14:39:10  28291s]     metal layer M8                     2
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Blockages                              0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Custom Text                            0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Custom Box                             0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] Trim Metal                             0
[03/15 14:39:10  28291s] 
[03/15 14:39:10  28291s] ######Streamout is finished!
[03/15 14:39:10  28291s] <CMD> write_lef_abstract core.lef
[03/15 14:39:10  28291s] <CMD> defOut -netlist -routing core.def
[03/15 14:39:10  28291s] Writing DEF file 'core.def', current time is Tue Mar 15 14:39:10 2022 ...
[03/15 14:39:10  28291s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/15 14:39:12  28293s] DEF file 'core.def' is written, current time is Tue Mar 15 14:39:12 2022 ...
[03/15 14:39:12  28293s] <CMD> saveNetlist core.pnr.v
[03/15 14:39:12  28293s] Writing Netlist "core.pnr.v" ...
[03/15 14:39:12  28293s] <CMD> setAnalysisMode -setup
[03/15 14:39:12  28293s] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/15 14:39:12  28293s] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/15 14:39:14  28295s] Extraction setup Started 
[03/15 14:39:14  28295s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/15 14:39:14  28295s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 14:39:14  28295s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:39:14  28295s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:39:14  28295s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 14:39:14  28295s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 14:39:14  28295s] Importing multi-corner RC tables ... 
[03/15 14:39:14  28295s] Summary of Active RC-Corners : 
[03/15 14:39:14  28295s]  
[03/15 14:39:14  28295s]  Analysis View: WC_VIEW
[03/15 14:39:14  28295s]     RC-Corner Name        : Cmax
[03/15 14:39:14  28295s]     RC-Corner Index       : 0
[03/15 14:39:14  28295s]     RC-Corner Temperature : 125 Celsius
[03/15 14:39:14  28295s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 14:39:14  28295s]     RC-Corner PreRoute Res Factor         : 1
[03/15 14:39:14  28295s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 14:39:14  28295s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 14:39:14  28295s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 14:39:14  28295s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 14:39:14  28295s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 14:39:14  28295s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 14:39:14  28295s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 14:39:14  28295s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 14:39:14  28295s] Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 177281 access done (mem: 3434.320M)
[03/15 14:39:14  28295s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/15 14:39:14  28295s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3434.320M)
[03/15 14:39:14  28295s] Opening parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' for reading (mem: 3434.320M)
[03/15 14:39:14  28295s] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
Closing parasitic data file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/core_8994_ZAnQVH.rcdb.d': 0 access done (mem: 3435.066M)
[03/15 14:39:14  28295s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3435.066M)
[03/15 14:39:14  28295s] **ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
[03/15 14:39:14  28295s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3091.7M, current mem=2544.6M)
[03/15 14:39:14  28295s] Reading timing constraints file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.mmmcn1HygI/modes/CON/CON.sdc' ...
[03/15 14:39:14  28295s] Current (total cpu=7:51:36, real=16:01:22, peak res=3400.8M, current mem=2729.0M)
[03/15 14:39:14  28295s] INFO (CTE): Constraints read successfully.
[03/15 14:39:14  28295s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2739.4M, current mem=2739.4M)
[03/15 14:39:14  28295s] Current (total cpu=7:51:36, real=16:01:22, peak res=3400.8M, current mem=2739.4M)
[03/15 14:39:14  28295s] Reading latency file '/tmp/innovus_temp_8994_ieng6-ece-02.ucsd.edu_c1jiang_L8L1eN/.mmmcn1HygI/views/WC_VIEW/latency.sdc' ...
[03/15 14:39:14  28295s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 14:39:14  28295s] Creating Cell Server ...(0, 1, 1, 1)
[03/15 14:39:14  28295s] Summary for sequential cells identification: 
[03/15 14:39:14  28295s]   Identified SBFF number: 199
[03/15 14:39:14  28295s]   Identified MBFF number: 0
[03/15 14:39:14  28295s]   Identified SB Latch number: 0
[03/15 14:39:14  28295s]   Identified MB Latch number: 0
[03/15 14:39:14  28295s]   Not identified SBFF number: 0
[03/15 14:39:14  28295s]   Not identified MBFF number: 0
[03/15 14:39:14  28295s]   Not identified SB Latch number: 0
[03/15 14:39:14  28295s]   Not identified MB Latch number: 0
[03/15 14:39:14  28295s]   Number of sequential cells which are not FFs: 104
[03/15 14:39:14  28295s] Total number of combinational cells: 497
[03/15 14:39:14  28295s] Total number of sequential cells: 303
[03/15 14:39:14  28295s] Total number of tristate cells: 11
[03/15 14:39:14  28295s] Total number of level shifter cells: 0
[03/15 14:39:14  28295s] Total number of power gating cells: 0
[03/15 14:39:14  28295s] Total number of isolation cells: 0
[03/15 14:39:14  28295s] Total number of power switch cells: 0
[03/15 14:39:14  28295s] Total number of pulse generator cells: 0
[03/15 14:39:14  28295s] Total number of always on buffers: 0
[03/15 14:39:14  28295s] Total number of retention cells: 0
[03/15 14:39:14  28295s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/15 14:39:14  28295s] Total number of usable buffers: 18
[03/15 14:39:14  28295s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/15 14:39:14  28295s] Total number of unusable buffers: 9
[03/15 14:39:14  28295s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/15 14:39:14  28295s] Total number of usable inverters: 18
[03/15 14:39:14  28295s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/15 14:39:14  28295s] Total number of unusable inverters: 9
[03/15 14:39:14  28295s] List of identified usable delay cells:
[03/15 14:39:14  28295s] Total number of identified usable delay cells: 0
[03/15 14:39:14  28295s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/15 14:39:14  28295s] Total number of identified unusable delay cells: 9
[03/15 14:39:14  28295s] Creating Cell Server, finished. 
[03/15 14:39:14  28295s] 
[03/15 14:39:14  28295s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/15 14:39:14  28296s] Deleting Cell Server ...
[03/15 14:39:15  28296s] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/15 14:39:15  28296s] AAE DB initialization (MEM=3350.47 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/15 14:39:15  28296s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:39:15  28296s] #################################################################################
[03/15 14:39:15  28296s] # Design Stage: PostRoute
[03/15 14:39:15  28296s] # Design Name: core
[03/15 14:39:15  28296s] # Design Mode: 65nm
[03/15 14:39:15  28296s] # Analysis Mode: MMMC OCV 
[03/15 14:39:15  28296s] # Parasitics Mode: SPEF/RCDB
[03/15 14:39:15  28296s] # Signoff Settings: SI On 
[03/15 14:39:15  28296s] #################################################################################
[03/15 14:39:17  28298s] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:39:17  28298s] Setting infinite Tws ...
[03/15 14:39:17  28298s] First Iteration Infinite Tw... 
[03/15 14:39:17  28298s] Topological Sorting (REAL = 0:00:00.0, MEM = 3382.3M, InitMEM = 3373.8M)
[03/15 14:39:17  28298s] Start delay calculation (fullDC) (1 T). (MEM=3382.31)
[03/15 14:39:17  28298s] Innovus terminated by internal (SEGV) error/signal...
[03/15 14:39:17  28298s] *** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xc8)[0x12e85319]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7fb3d4c3f630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7fb3d96a123a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7fb3d884a0ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7fb3d8852954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7fb3d96a0897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fb3d4057555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 22 (Thread 0x7fb3d03ed700 (LWP 9069)):
#0  0x00007fb3d412ab43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 21 (Thread 0x7fb3c8b61700 (LWP 9070)):
#0  0x00007fb3d4c3e9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7fb3c8360700 (LWP 9071)):
#0  0x00007fb3d412ab43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7fb3c7b5f700 (LWP 9074)):
#0  0x00007fb3d4c3ee9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7fb3c6956700 (LWP 9076)):
#0  0x00007fb3d40fa9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fb3d40fa894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7fb3c5d3d700 (LWP 9103)):
#0  0x00007fb3d4128ddd in poll () from /lib64/libc.so.6
#1  0x00007fb3d5b33022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fb3d5b34c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fb3c5d92a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fb3d866d17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7fb3bf679700 (LWP 9104)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7fb3bee78700 (LWP 9105)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7fb3be677700 (LWP 9106)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7fb3bde76700 (LWP 9107)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7fb3bd675700 (LWP 9108)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7fb3bce74700 (LWP 9109)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7fb3bc673700 (LWP 9110)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7fb3bbe72700 (LWP 9111)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7fb3babe1700 (LWP 9139)):
#0  0x00007fb3d4c3f3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7fb3a391b700 (LWP 9344)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3d866dfbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fb3d82b9e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fb3d866d17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7fb3979f9700 (LWP 9481)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7fb3981fa700 (LWP 9484)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7fb3989fb700 (LWP 9489)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7fb3991fc700 (LWP 9492)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7fb37a11f700 (LWP 13833)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7fb3ddc04400 (LWP 8994)):
#0  0x00007fb3d40fa659 in waitpid () from /lib64/libc.so.6
#1  0x00007fb3d4077f62 in do_system () from /lib64/libc.so.6
#2  0x00007fb3d4078311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85319 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007fb3d96a123a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007fb3d884a0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007fb3d8852954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007fb3d96a0897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 13833]
[New LWP 9492]
[New LWP 9489]
[New LWP 9484]
[New LWP 9481]
[New LWP 9344]
[New LWP 9139]
[New LWP 9111]
[New LWP 9110]
[New LWP 9109]
[New LWP 9108]
[New LWP 9107]
[New LWP 9106]
[New LWP 9105]
[New LWP 9104]
[New LWP 9103]
[New LWP 9076]
[New LWP 9074]
[New LWP 9071]
[New LWP 9070]
[New LWP 9069]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007fb3d40fa659 in waitpid () from /lib64/libc.so.6

Thread 22 (Thread 0x7fb3d03ed700 (LWP 9069)):
#0  0x00007fb3d412ab43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 21 (Thread 0x7fb3c8b61700 (LWP 9070)):
#0  0x00007fb3d4c3e9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7fb3c8360700 (LWP 9071)):
#0  0x00007fb3d412ab43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7fb3c7b5f700 (LWP 9074)):
#0  0x00007fb3d4c3ee9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7fb3c6956700 (LWP 9076)):
#0  0x00007fb3d40fa9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fb3d40fa894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7fb3c5d3d700 (LWP 9103)):
#0  0x00007fb3d4128ddd in poll () from /lib64/libc.so.6
#1  0x00007fb3d5b33022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fb3d5b34c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fb3c5d92a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fb3d866d17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7fb3bf679700 (LWP 9104)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7fb3bee78700 (LWP 9105)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7fb3be677700 (LWP 9106)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7fb3bde76700 (LWP 9107)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7fb3bd675700 (LWP 9108)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7fb3bce74700 (LWP 9109)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7fb3bc673700 (LWP 9110)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7fb3bbe72700 (LWP 9111)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3c2fa90b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fb3c2fa8c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7fb3babe1700 (LWP 9139)):
#0  0x00007fb3d4c3f3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7fb3a391b700 (LWP 9344)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fb3d866dfbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fb3d82b9e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fb3d866d17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7fb3979f9700 (LWP 9481)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7fb3981fa700 (LWP 9484)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7fb3989fb700 (LWP 9489)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7fb3991fc700 (LWP 9492)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7fb37a11f700 (LWP 13833)):
#0  0x00007fb3d4c3ba35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fb3d4c37ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fb3d4133b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7fb3ddc04400 (LWP 8994)):
#0  0x00007fb3d40fa659 in waitpid () from /lib64/libc.so.6
#1  0x00007fb3d4077f62 in do_system () from /lib64/libc.so.6
#2  0x00007fb3d4078311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85319 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007fb3d96a123a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007fb3d884a0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007fb3d8852954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007fb3d96a0897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 8994] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 8994) detached]
[03/15 14:39:58  28299s] 
[03/15 14:39:58  28299s] *** Memory Usage v#1 (Current mem = 3362.309M, initial mem = 283.785M) ***
[03/15 14:39:58  28299s] 
[03/15 14:39:58  28299s] *** Summary of all messages that are not suppressed in this session:
[03/15 14:39:58  28299s] Severity  ID               Count  Summary                                  
[03/15 14:39:58  28299s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/15 14:39:58  28299s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/15 14:39:58  28299s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/15 14:39:58  28299s] ERROR     IMPPTN-1668          1  Specifying negative spacing value to spr...
[03/15 14:39:58  28299s] ERROR     IMPEXT-1029          1  Input or Output to a file, a directory o...
[03/15 14:39:58  28299s] ERROR     IMPEXT-3165          1  Access to parasitic database '%s' failed...
[03/15 14:39:58  28299s] ERROR     IMPEXT-2677          1  Multi-corner RC initialization is aborte...
[03/15 14:39:58  28299s] WARNING   IMPEXT-2710          3  Basic Cap table for layer M%d is ignored...
[03/15 14:39:58  28299s] WARNING   IMPEXT-2760          3  Layer M%d specified in the cap table is ...
[03/15 14:39:58  28299s] WARNING   IMPEXT-2771          3  Via %s specified in the cap table is ign...
[03/15 14:39:58  28299s] WARNING   IMPEXT-2801          3  Resistance values are not provided in th...
[03/15 14:39:58  28299s] WARNING   IMPEXT-3442         13  The version of the capacitance table fil...
[03/15 14:39:58  28299s] WARNING   IMPEXT-3518          3  The lower process node is set (using com...
[03/15 14:39:58  28299s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[03/15 14:39:58  28299s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/15 14:39:58  28299s] WARNING   IMPSP-5123           5  Cell %s is not found.                    
[03/15 14:39:58  28299s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/15 14:39:58  28299s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/15 14:39:58  28299s] WARNING   IMPOPT-7098         24  WARNING: %s is an undriven net with %d f...
[03/15 14:39:58  28299s] WARNING   IMPOPT-3564          4  The following cells are set dont_use tem...
[03/15 14:39:58  28299s] WARNING   IMPCCOPT-2332      953  The property %s is deprecated. It still ...
[03/15 14:39:58  28299s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[03/15 14:39:58  28299s] WARNING   IMPCCOPT-2231        9  CCOpt data structures have been affected...
[03/15 14:39:58  28299s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/15 14:39:58  28299s] WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
[03/15 14:39:58  28299s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/15 14:39:58  28299s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[03/15 14:39:58  28299s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/15 14:39:58  28299s] *** Message Summary: 2670 warning(s), 6 error(s)
[03/15 14:39:58  28299s] 
[03/15 14:39:58  28299s] --- Ending "Innovus" (totcpu=7:51:40, real=16:02:06, mem=3362.3M) ---
