module memory(
	input clk,
	input vga_clk,
	input [7:0] h_addr,
	input [7:0] v_addr,
	output reg [23:0] vga_data
);

wire [7:0] v_q;
reg [7:0] v_data;
reg [11:0] v_address_a,v_address_b;


reg blank;
reg [11:0] line;

/*
	Random #(200,20,89) rand_ascii(
	.en(),
	.rst_n(1'b1),
	.srand(1'b0),
	.clk(clk),
	.out_num(n)
	);
*/	
	video_ram vram(
	.address_a(v_address_a),
	.address_b(v_address_b),
	.clock(clk),
	.data_a(v_data),
	.wren_a(1'b1),
	.wren_b(1'b0),
	.q_b(v_q)
	);
	
	font_rom from(
	.address(line)
	);
	
	
	always @(vga_clk)
	begin
		v_address_b<=(h_addr/9)+(v_addr>>4)*70;
		line<=v_addr[3:0]+(v_q<<4);
	end
	
	always @(h_addr or v_addr)
	begin
		blank<=v_q[(h_addr+7)%9];
	end
	
	always @(h_addr or v_addr)			
	begin
		if(blank && (h_addr<630))
			vga_data<=24'hffffff;
		else 
			vga_data<=24'h000000;
	end

endmodule