{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709331716661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709331716661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 17:21:56 2024 " "Processing started: Fri Mar 01 17:21:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709331716661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709331716661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_E -c ALU_E " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_E -c ALU_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709331716661 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709331716867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/uarith/uarith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/uarith/uarith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UArith-arch_UArith " "Found design unit 1: UArith-arch_UArith" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/UArith/UArith.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331717166 ""} { "Info" "ISGN_ENTITY_NAME" "1 UArith " "Found entity 1: UArith" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/UArith/UArith.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331717166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709331717166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_E-arch_ALU_E " "Found design unit 1: ALU_E-arch_ALU_E" {  } { { "ALU_E.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/ALU_E/ALU_E.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331717166 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_E " "Found entity 1: ALU_E" {  } { { "ALU_E.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/ALU_E/ALU_E.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331717166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709331717166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_E " "Elaborating entity \"ALU_E\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709331717197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signo ALU_E.vhd(34) " "Verilog HDL or VHDL warning at ALU_E.vhd(34): object \"signo\" assigned a value but never read" {  } { { "ALU_E.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/ALU_E/ALU_E.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1709331717197 "|ALU_E"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signo_Ai ALU_E.vhd(35) " "VHDL Signal Declaration warning at ALU_E.vhd(35): used implicit default value for signal \"signo_Ai\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_E.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/ALU_E/ALU_E.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1709331717197 "|ALU_E"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signo_Bi ALU_E.vhd(36) " "VHDL Signal Declaration warning at ALU_E.vhd(36): used implicit default value for signal \"signo_Bi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_E.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/ALU_E/ALU_E.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1709331717197 "|ALU_E"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "5 6 ALU_E.vhd(43) " "VHDL expression error at ALU_E.vhd(43): expression has 5 elements, but must have 6 elements" {  } { { "ALU_E.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/ALU_E/ALU_E.vhd" 43 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1709331717197 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1709331717197 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709331717290 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 17:21:57 2024 " "Processing ended: Fri Mar 01 17:21:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709331717290 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709331717290 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709331717290 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709331717290 ""}
