module clk_1hz (

input clk_100Mhz,

input rst,

output reg clk_1Hz

);

reg [26:0] count = 27'd0;

always @(posedge clk_100Mhz or posedge rst) begin

    if (rst) begin
        count <= 27'd0;
        clk_1Hz <= 0;
    end else if (count == 27'd49999999) begin
        count <= 27'd0;
        clk_1Hz <= ~clk_1Hz;
    end else begin
        count <= count + 1;
    end

end

endmodule
