// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2191[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<314>;
	.reg .b16 	%rs<242>;
	.reg .b32 	%r<3718>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<342>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r343, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd25, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r352, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r352, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd26, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r344, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r353, %r1, 768, %r3;
	or.b32  	%r354, %r353, %r4;
	mul.wide.u32 	%rd33, %r354, 4;
	add.s64 	%rd6, %rd26, %rd33;
	mov.u32 	%r355, 1;
	st.global.u32 	[%rd6], %r355;
	setp.gt.u32 	%p4, %r344, 511;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r345, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r345, %r344;
	setp.gt.s32 	%p6, %r345, 1023;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r346, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r345, %r344;
	mad.lo.s32 	%r356, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r357, %r356, %r356, 4;
	setp.gt.u32 	%p8, %r357, 89478484;
	setp.gt.u32 	%p9, %r346, 511;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r347, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r347, %r346;
	setp.lt.s32 	%p12, %r347, 1024;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r358, %r347, %r346;
	shr.s32 	%r359, %r5, 31;
	shr.u32 	%r360, %r359, 30;
	add.s32 	%r361, %r5, %r360;
	shr.s32 	%r362, %r361, 2;
	setp.eq.s32 	%p14, %r358, %r362;
	@%p14 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r348, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p15, %r348, 0;
	@%p15 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r349, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p16, %r349, %r348;
	setp.gt.s32 	%p17, %r349, 256;
	or.pred  	%p18, %p16, %p17;
	@%p18 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r350, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r6, %r349, %r348;
	and.b32  	%r363, %r6, 63;
	setp.ne.s32 	%p19, %r363, 0;
	setp.lt.s32 	%p20, %r350, 0;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r351, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p22, %r351, %r350;
	setp.gt.s32 	%p23, %r351, 512;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r364, %r351, %r350;
	and.b32  	%r365, %r364, 63;
	setp.eq.s32 	%p25, %r365, 0;
	setp.eq.s32 	%p26, %r364, %r6;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_13;
$L__BB0_192:                            // %pass162
	and.b32  	%r207, %r4, 3;
	shr.u32 	%r208, %r4, 2;
	mul.lo.s32 	%r366, %r207, %r208;
	and.b32  	%r367, %r366, 7;
	cvt.rn.f32.s32 	%f201, %r367;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p28, %f785, 0f40000000;
	setp.gtu.f32 	%p313, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p28 bra 	$L__BB0_204;
// %bb.193:
	@%p313 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_194;
$L__BB0_200:
	mov.b32 	%r210, %f785;
	and.b32  	%r368, %r210, 8388607;
	or.b32  	%r3713, %r368, 1065353216;
	mov.b32 	%f780, %r3713;
	add.s32 	%r369, %r210, -1073741824;
	and.b32  	%r3714, %r369, -8388608;
	setp.eq.s32 	%p35, %r3714, 0;
	@%p35 bra 	$L__BB0_203;
// %bb.201:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_202:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r370, %r3714, 192937984;
	add.s32 	%r371, %r3713, %r370;
	mov.b32 	%f213, %r371;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3714, %r3714, %r370;
	mov.b32 	%r3713, %f780;
	setp.ne.s32 	%p36, %r3714, 0;
	setp.ne.s32 	%p37, %r3713, 0;
	and.pred  	%p38, %p36, %p37;
	@%p38 bra 	$L__BB0_202;
$L__BB0_203:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p39, %r210, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p39;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_204;
$L__BB0_194:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r209, %f172;
	setp.lt.u32 	%p30, %r209, 1073741824;
	@%p30 bra 	$L__BB0_199;
// %bb.195:
	setp.lt.u32 	%p31, %r209, -2147483647;
	@%p31 bra 	$L__BB0_197;
// %bb.196:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p34, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p34;
	bra.uni 	$L__BB0_199;
$L__BB0_197:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p32, %f172, 0f40800000;
	@%p32 bra 	$L__BB0_199;
// %bb.198:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p33, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p33;
$L__BB0_199:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_204:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p40, %f222, 0f7F800000;
	mov.b32 	%r372, %f169;
	and.b32  	%r217, %r372, -2147483648;
	@%p40 bra 	$L__BB0_206;
// %bb.205:
	mov.b32 	%r373, %f781;
	or.b32  	%r374, %r217, %r373;
	mov.b32 	%f781, %r374;
$L__BB0_206:                            // %__nv_fmodf.exit
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r220, %r4, 1;
	and.b32  	%r221, %r220, 6;
	or.b32  	%r222, %r221, 1;
	setp.eq.s32 	%p48, %r221, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3628, %r221, %r208;
	mov.f32 	%f20, %f223;
	mov.f32 	%f21, %f223;
	@%p48 bra 	$L__BB0_29;
// %bb.14:                              // %L493
	cvt.u16.u32 	%rs1, %r3628;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p49, %f733, 0f40000000;
	@%p49 bra 	$L__BB0_26;
// %bb.15:
	setp.gtu.f32 	%p50, %f733, 0f4B800000;
	@%p50 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_16;
$L__BB0_22:
	mov.b32 	%r8, %f733;
	and.b32  	%r390, %r8, 8388607;
	or.b32  	%r3632, %r390, 1065353216;
	mov.b32 	%f732, %r3632;
	add.s32 	%r391, %r8, -1073741824;
	and.b32  	%r3633, %r391, -8388608;
	setp.eq.s32 	%p56, %r3633, 0;
	@%p56 bra 	$L__BB0_25;
// %bb.23:                              // %__nv_fmaf_rn.exit4.i.i.i988.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_24:                             // %__nv_fmaf_rn.exit4.i.i.i988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r392, %r3633, 192937984;
	add.s32 	%r393, %r3632, %r392;
	mov.b32 	%f267, %r393;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3633, %r3633, %r392;
	mov.b32 	%r3632, %f732;
	setp.ne.s32 	%p57, %r3633, 0;
	setp.ne.s32 	%p58, %r3632, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_24;
$L__BB0_25:                             // %__internal_fmodf_slowpath_mod.exit.i.i990
	setp.gt.u32 	%p60, %r8, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_26;
$L__BB0_16:                             // %__nv_fast_fdividef.exit.i.i.i967
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r7, %f4;
	setp.lt.u32 	%p51, %r7, 1073741824;
	@%p51 bra 	$L__BB0_21;
// %bb.17:
	setp.lt.u32 	%p52, %r7, -2147483647;
	@%p52 bra 	$L__BB0_19;
// %bb.18:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p55, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p55;
	bra.uni 	$L__BB0_21;
$L__BB0_19:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p53, %f4, 0f40800000;
	@%p53 bra 	$L__BB0_21;
// %bb.20:                              // %__nv_fmaf_rn.exit.i.i.i971
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p54, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p54;
$L__BB0_21:                             // %__internal_fmodf_fastpath_quot.exit.i.i974
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_26:                             // %__internal_fmodf_kernel.exit.i993
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p61, %f276, 0f7F800000;
	@%p61 bra 	$L__BB0_28;
// %bb.27:
	mov.b32 	%r394, %f1;
	and.b32  	%r395, %r394, -2147483648;
	mov.b32 	%r396, %f733;
	or.b32  	%r397, %r395, %r396;
	mov.b32 	%f733, %r397;
$L__BB0_28:                             // %__nv_fmodf.exit994
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r398, %f277;
	and.b32  	%r399, %r398, -2147483648;
	or.b32  	%r400, %r399, 1056964608;
	mov.b32 	%f278, %r400;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p62, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p62;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p63, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p63;
	cvt.rzi.s32.f32 	%r401, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r402, %r401, 1;
	setp.eq.b32 	%p64, %r402, 1;
	selp.f32 	%f296, %f294, %f295, %p64;
	selp.f32 	%f297, %f295, %f294, %p64;
	and.b32  	%r403, %r401, 2;
	setp.eq.s32 	%p65, %r403, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p65;
	add.s32 	%r404, %r401, 1;
	and.b32  	%r405, %r404, 2;
	setp.eq.s32 	%p66, %r405, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p66;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p67, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f21, %f304, %f299, %p67;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p68, %f305, 0f4B800000;
	add.f32 	%f306, %f21, 0f3F800000;
	selp.f32 	%f20, %f306, %f302, %p68;
$L__BB0_29:                             // %L527
	setp.gt.u32 	%p69, %r222, 5;
	mul.lo.s32 	%r3629, %r222, %r208;
	mov.f32 	%f41, %f223;
	mov.f32 	%f42, %f223;
	@%p69 bra 	$L__BB0_45;
// %bb.30:                              // %L531
	mul.hi.u32 	%r407, %r3629, -1431655765;
	shr.u32 	%r408, %r407, 5;
	mul.lo.s32 	%r409, %r408, 48;
	sub.s32 	%r410, %r3629, %r409;
	cvt.rn.f32.s32 	%f308, %r410;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p70, %f739, 0f40000000;
	@%p70 bra 	$L__BB0_42;
// %bb.31:
	setp.gtu.f32 	%p71, %f739, 0f4B800000;
	@%p71 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_32;
$L__BB0_38:
	mov.b32 	%r16, %f739;
	and.b32  	%r411, %r16, 8388607;
	or.b32  	%r3634, %r411, 1065353216;
	mov.b32 	%f738, %r3634;
	add.s32 	%r412, %r16, -1073741824;
	and.b32  	%r3635, %r412, -8388608;
	setp.eq.s32 	%p77, %r3635, 0;
	@%p77 bra 	$L__BB0_41;
// %bb.39:                              // %__nv_fmaf_rn.exit4.i.i.i1019.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_40:                             // %__nv_fmaf_rn.exit4.i.i.i1019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r413, %r3635, 192937984;
	add.s32 	%r414, %r3634, %r413;
	mov.b32 	%f320, %r414;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3635, %r3635, %r413;
	mov.b32 	%r3634, %f738;
	setp.ne.s32 	%p78, %r3635, 0;
	setp.ne.s32 	%p79, %r3634, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_40;
$L__BB0_41:                             // %__internal_fmodf_slowpath_mod.exit.i.i1021
	setp.gt.u32 	%p81, %r16, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_42;
$L__BB0_32:                             // %__nv_fast_fdividef.exit.i.i.i998
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r15, %f25;
	setp.lt.u32 	%p72, %r15, 1073741824;
	@%p72 bra 	$L__BB0_37;
// %bb.33:
	setp.lt.u32 	%p73, %r15, -2147483647;
	@%p73 bra 	$L__BB0_35;
// %bb.34:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p76, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p76;
	bra.uni 	$L__BB0_37;
$L__BB0_35:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p74, %f25, 0f40800000;
	@%p74 bra 	$L__BB0_37;
// %bb.36:                              // %__nv_fmaf_rn.exit.i.i.i1002
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p75, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p75;
$L__BB0_37:                             // %__internal_fmodf_fastpath_quot.exit.i.i1005
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_42:                             // %__internal_fmodf_kernel.exit.i1024
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p82, %f329, 0f7F800000;
	@%p82 bra 	$L__BB0_44;
// %bb.43:
	mov.b32 	%r415, %f22;
	and.b32  	%r416, %r415, -2147483648;
	mov.b32 	%r417, %f739;
	or.b32  	%r418, %r416, %r417;
	mov.b32 	%f739, %r418;
$L__BB0_44:                             // %__nv_fmodf.exit1025
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r419, %f330;
	and.b32  	%r420, %r419, -2147483648;
	or.b32  	%r421, %r420, 1056964608;
	mov.b32 	%f331, %r421;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p83, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p83;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p84, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p84;
	cvt.rzi.s32.f32 	%r422, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r423, %r422, 1;
	setp.eq.b32 	%p85, %r423, 1;
	selp.f32 	%f349, %f347, %f348, %p85;
	selp.f32 	%f350, %f348, %f347, %p85;
	and.b32  	%r424, %r422, 2;
	setp.eq.s32 	%p86, %r424, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p86;
	add.s32 	%r425, %r422, 1;
	and.b32  	%r426, %r425, 2;
	setp.eq.s32 	%p87, %r426, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p87;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p88, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f42, %f357, %f352, %p88;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p89, %f358, 0f4B800000;
	add.f32 	%f359, %f42, 0f3F800000;
	selp.f32 	%f41, %f359, %f355, %p89;
$L__BB0_45:                             // %L565
	setp.gt.u32 	%p91, %r4, 23;
	or.pred  	%p1, %p48, %p91;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f62, %f223;
	mov.f32 	%f63, %f223;
	@%p1 bra 	$L__BB0_61;
// %bb.46:                              // %L603
	cvt.u16.u32 	%rs8, %r3628;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p92, %f745, 0f40000000;
	@%p92 bra 	$L__BB0_58;
// %bb.47:
	setp.gtu.f32 	%p93, %f745, 0f4B800000;
	@%p93 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_48;
$L__BB0_54:
	mov.b32 	%r26, %f745;
	and.b32  	%r434, %r26, 8388607;
	or.b32  	%r3636, %r434, 1065353216;
	mov.b32 	%f744, %r3636;
	add.s32 	%r435, %r26, -1073741824;
	and.b32  	%r3637, %r435, -8388608;
	setp.eq.s32 	%p99, %r3637, 0;
	@%p99 bra 	$L__BB0_57;
// %bb.55:                              // %__nv_fmaf_rn.exit4.i.i.i1050.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_56:                             // %__nv_fmaf_rn.exit4.i.i.i1050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r436, %r3637, 192937984;
	add.s32 	%r437, %r3636, %r436;
	mov.b32 	%f373, %r437;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3637, %r3637, %r436;
	mov.b32 	%r3636, %f744;
	setp.ne.s32 	%p100, %r3637, 0;
	setp.ne.s32 	%p101, %r3636, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_56;
$L__BB0_57:                             // %__internal_fmodf_slowpath_mod.exit.i.i1052
	setp.gt.u32 	%p103, %r26, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p103;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_58;
$L__BB0_48:                             // %__nv_fast_fdividef.exit.i.i.i1029
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r25, %f46;
	setp.lt.u32 	%p94, %r25, 1073741824;
	@%p94 bra 	$L__BB0_53;
// %bb.49:
	setp.lt.u32 	%p95, %r25, -2147483647;
	@%p95 bra 	$L__BB0_51;
// %bb.50:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p98, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p98;
	bra.uni 	$L__BB0_53;
$L__BB0_51:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p96, %f46, 0f40800000;
	@%p96 bra 	$L__BB0_53;
// %bb.52:                              // %__nv_fmaf_rn.exit.i.i.i1033
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p97, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p97;
$L__BB0_53:                             // %__internal_fmodf_fastpath_quot.exit.i.i1036
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_58:                             // %__internal_fmodf_kernel.exit.i1055
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p104, %f382, 0f7F800000;
	@%p104 bra 	$L__BB0_60;
// %bb.59:
	mov.b32 	%r438, %f43;
	and.b32  	%r439, %r438, -2147483648;
	mov.b32 	%r440, %f745;
	or.b32  	%r441, %r439, %r440;
	mov.b32 	%f745, %r441;
$L__BB0_60:                             // %__nv_fmodf.exit1056
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r442, %f383;
	and.b32  	%r443, %r442, -2147483648;
	or.b32  	%r444, %r443, 1056964608;
	mov.b32 	%f384, %r444;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p105, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p105;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p106, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p106;
	cvt.rzi.s32.f32 	%r445, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r446, %r445, 1;
	setp.eq.b32 	%p107, %r446, 1;
	selp.f32 	%f402, %f400, %f401, %p107;
	selp.f32 	%f403, %f401, %f400, %p107;
	and.b32  	%r447, %r445, 2;
	setp.eq.s32 	%p108, %r447, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p108;
	add.s32 	%r448, %r445, 1;
	and.b32  	%r449, %r448, 2;
	setp.eq.s32 	%p109, %r449, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p109;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p110, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f63, %f410, %f405, %p110;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p111, %f411, 0f4B800000;
	add.f32 	%f412, %f63, 0f3F800000;
	selp.f32 	%f62, %f412, %f408, %p111;
$L__BB0_61:                             // %L637
	or.pred  	%p2, %p69, %p91;
	mov.f32 	%f83, %f223;
	mov.f32 	%f84, %f223;
	@%p2 bra 	$L__BB0_77;
// %bb.62:                              // %L645
	mul.hi.u32 	%r451, %r3629, -1431655765;
	shr.u32 	%r452, %r451, 2;
	mul.lo.s32 	%r453, %r452, 6;
	sub.s32 	%r454, %r3629, %r453;
	cvt.rn.f32.s32 	%f414, %r454;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p114, %f751, 0f40000000;
	@%p114 bra 	$L__BB0_74;
// %bb.63:
	setp.gtu.f32 	%p115, %f751, 0f4B800000;
	@%p115 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_64;
$L__BB0_70:
	mov.b32 	%r34, %f751;
	and.b32  	%r455, %r34, 8388607;
	or.b32  	%r3638, %r455, 1065353216;
	mov.b32 	%f750, %r3638;
	add.s32 	%r456, %r34, -1073741824;
	and.b32  	%r3639, %r456, -8388608;
	setp.eq.s32 	%p121, %r3639, 0;
	@%p121 bra 	$L__BB0_73;
// %bb.71:                              // %__nv_fmaf_rn.exit4.i.i.i1081.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_72:                             // %__nv_fmaf_rn.exit4.i.i.i1081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r457, %r3639, 192937984;
	add.s32 	%r458, %r3638, %r457;
	mov.b32 	%f426, %r458;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3639, %r3639, %r457;
	mov.b32 	%r3638, %f750;
	setp.ne.s32 	%p122, %r3639, 0;
	setp.ne.s32 	%p123, %r3638, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_72;
$L__BB0_73:                             // %__internal_fmodf_slowpath_mod.exit.i.i1083
	setp.gt.u32 	%p125, %r34, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_74;
$L__BB0_64:                             // %__nv_fast_fdividef.exit.i.i.i1060
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r33, %f67;
	setp.lt.u32 	%p116, %r33, 1073741824;
	@%p116 bra 	$L__BB0_69;
// %bb.65:
	setp.lt.u32 	%p117, %r33, -2147483647;
	@%p117 bra 	$L__BB0_67;
// %bb.66:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p120, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p120;
	bra.uni 	$L__BB0_69;
$L__BB0_67:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p118, %f67, 0f40800000;
	@%p118 bra 	$L__BB0_69;
// %bb.68:                              // %__nv_fmaf_rn.exit.i.i.i1064
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p119, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p119;
$L__BB0_69:                             // %__internal_fmodf_fastpath_quot.exit.i.i1067
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_74:                             // %__internal_fmodf_kernel.exit.i1086
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p126, %f435, 0f7F800000;
	@%p126 bra 	$L__BB0_76;
// %bb.75:
	mov.b32 	%r459, %f64;
	and.b32  	%r460, %r459, -2147483648;
	mov.b32 	%r461, %f751;
	or.b32  	%r462, %r460, %r461;
	mov.b32 	%f751, %r462;
$L__BB0_76:                             // %__nv_fmodf.exit1087
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r463, %f436;
	and.b32  	%r464, %r463, -2147483648;
	or.b32  	%r465, %r464, 1056964608;
	mov.b32 	%f437, %r465;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p127, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p127;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p128, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p128;
	cvt.rzi.s32.f32 	%r466, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r467, %r466, 1;
	setp.eq.b32 	%p129, %r467, 1;
	selp.f32 	%f455, %f453, %f454, %p129;
	selp.f32 	%f456, %f454, %f453, %p129;
	and.b32  	%r468, %r466, 2;
	setp.eq.s32 	%p130, %r468, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p130;
	add.s32 	%r469, %r466, 1;
	and.b32  	%r470, %r469, 2;
	setp.eq.s32 	%p131, %r470, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p131;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p132, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f84, %f463, %f458, %p132;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p133, %f464, 0f4B800000;
	add.f32 	%f465, %f84, 0f3F800000;
	selp.f32 	%f83, %f465, %f461, %p133;
$L__BB0_77:                             // %L679
	@%p28 bra 	$L__BB0_214;
// %bb.78:
	@%p313 bra 	$L__BB0_210;
	bra.uni 	$L__BB0_79;
$L__BB0_210:
	mov.b32 	%r224, %f785;
	and.b32  	%r483, %r224, 8388607;
	or.b32  	%r3715, %r483, 1065353216;
	mov.b32 	%f784, %r3715;
	add.s32 	%r484, %r224, -1073741824;
	and.b32  	%r3716, %r484, -8388608;
	setp.eq.s32 	%p141, %r3716, 0;
	@%p141 bra 	$L__BB0_213;
// %bb.211:                             // %__nv_fmaf_rn.exit4.i.i.i1112.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_212:                            // %__nv_fmaf_rn.exit4.i.i.i1112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r485, %r3716, 192937984;
	add.s32 	%r486, %r3715, %r485;
	mov.b32 	%f476, %r486;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3716, %r3716, %r485;
	mov.b32 	%r3715, %f784;
	setp.ne.s32 	%p142, %r3716, 0;
	setp.ne.s32 	%p143, %r3715, 0;
	and.pred  	%p144, %p142, %p143;
	@%p144 bra 	$L__BB0_212;
$L__BB0_213:                            // %__internal_fmodf_slowpath_mod.exit.i.i1114
	setp.gt.u32 	%p145, %r224, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p145;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_214;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i1091
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r223, %f187;
	setp.lt.u32 	%p136, %r223, 1073741824;
	@%p136 bra 	$L__BB0_209;
// %bb.80:
	setp.lt.u32 	%p137, %r223, -2147483647;
	@%p137 bra 	$L__BB0_207;
// %bb.81:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p140, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p140;
	bra.uni 	$L__BB0_209;
$L__BB0_207:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p138, %f187, 0f40800000;
	@%p138 bra 	$L__BB0_209;
// %bb.208:                             // %__nv_fmaf_rn.exit.i.i.i1095
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p139, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p139;
$L__BB0_209:                            // %__internal_fmodf_fastpath_quot.exit.i.i1098
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_214:                            // %__internal_fmodf_kernel.exit.i1117
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p146, %f485, 0f7F800000;
	@%p146 bra 	$L__BB0_216;
// %bb.215:
	mov.b32 	%r487, %f785;
	or.b32  	%r488, %r217, %r487;
	mov.b32 	%f785, %r488;
$L__BB0_216:                            // %__nv_fmodf.exit1118
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f104, %f486;
	mov.f32 	%f105, %f486;
	@%p48 bra 	$L__BB0_97;
// %bb.82:                              // %L781
	cvt.u16.u32 	%rs15, %r3628;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p155, %f757, 0f40000000;
	@%p155 bra 	$L__BB0_94;
// %bb.83:
	setp.gtu.f32 	%p156, %f757, 0f4B800000;
	@%p156 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_84;
$L__BB0_90:
	mov.b32 	%r46, %f757;
	and.b32  	%r504, %r46, 8388607;
	or.b32  	%r3640, %r504, 1065353216;
	mov.b32 	%f756, %r3640;
	add.s32 	%r505, %r46, -1073741824;
	and.b32  	%r3641, %r505, -8388608;
	setp.eq.s32 	%p162, %r3641, 0;
	@%p162 bra 	$L__BB0_93;
// %bb.91:                              // %__nv_fmaf_rn.exit4.i.i.i1143.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_92:                             // %__nv_fmaf_rn.exit4.i.i.i1143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r506, %r3641, 192937984;
	add.s32 	%r507, %r3640, %r506;
	mov.b32 	%f530, %r507;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3641, %r3641, %r506;
	mov.b32 	%r3640, %f756;
	setp.ne.s32 	%p163, %r3641, 0;
	setp.ne.s32 	%p164, %r3640, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_92;
$L__BB0_93:                             // %__internal_fmodf_slowpath_mod.exit.i.i1145
	setp.gt.u32 	%p166, %r46, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_94;
$L__BB0_84:                             // %__nv_fast_fdividef.exit.i.i.i1122
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p157, %r45, 1073741824;
	@%p157 bra 	$L__BB0_89;
// %bb.85:
	setp.lt.u32 	%p158, %r45, -2147483647;
	@%p158 bra 	$L__BB0_87;
// %bb.86:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p161;
	bra.uni 	$L__BB0_89;
$L__BB0_87:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_89;
// %bb.88:                              // %__nv_fmaf_rn.exit.i.i.i1126
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p160;
$L__BB0_89:                             // %__internal_fmodf_fastpath_quot.exit.i.i1129
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_94:                             // %__internal_fmodf_kernel.exit.i1148
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p167, %f539, 0f7F800000;
	@%p167 bra 	$L__BB0_96;
// %bb.95:
	mov.b32 	%r508, %f85;
	and.b32  	%r509, %r508, -2147483648;
	mov.b32 	%r510, %f757;
	or.b32  	%r511, %r509, %r510;
	mov.b32 	%f757, %r511;
$L__BB0_96:                             // %__nv_fmodf.exit1149
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r512, %f540;
	and.b32  	%r513, %r512, -2147483648;
	or.b32  	%r514, %r513, 1056964608;
	mov.b32 	%f541, %r514;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p168, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p168;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p169, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p169;
	cvt.rzi.s32.f32 	%r515, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r516, %r515, 1;
	setp.eq.b32 	%p170, %r516, 1;
	selp.f32 	%f559, %f557, %f558, %p170;
	selp.f32 	%f560, %f558, %f557, %p170;
	and.b32  	%r517, %r515, 2;
	setp.eq.s32 	%p171, %r517, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p171;
	add.s32 	%r518, %r515, 1;
	and.b32  	%r519, %r518, 2;
	setp.eq.s32 	%p172, %r519, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p172;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p173, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f105, %f567, %f562, %p173;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p174, %f568, 0f4B800000;
	add.f32 	%f569, %f105, 0f3F800000;
	selp.f32 	%f104, %f569, %f565, %p174;
$L__BB0_97:                             // %L815
	mov.f32 	%f125, %f486;
	mov.f32 	%f126, %f486;
	@%p69 bra 	$L__BB0_113;
// %bb.98:                              // %L819
	mul.hi.u32 	%r521, %r3629, -1431655765;
	shr.u32 	%r522, %r521, 5;
	mul.lo.s32 	%r523, %r522, 48;
	sub.s32 	%r524, %r3629, %r523;
	cvt.rn.f32.s32 	%f571, %r524;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p176, %f763, 0f40000000;
	@%p176 bra 	$L__BB0_110;
// %bb.99:
	setp.gtu.f32 	%p177, %f763, 0f4B800000;
	@%p177 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_100;
$L__BB0_106:
	mov.b32 	%r54, %f763;
	and.b32  	%r525, %r54, 8388607;
	or.b32  	%r3642, %r525, 1065353216;
	mov.b32 	%f762, %r3642;
	add.s32 	%r526, %r54, -1073741824;
	and.b32  	%r3643, %r526, -8388608;
	setp.eq.s32 	%p183, %r3643, 0;
	@%p183 bra 	$L__BB0_109;
// %bb.107:                             // %__nv_fmaf_rn.exit4.i.i.i1174.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_108:                            // %__nv_fmaf_rn.exit4.i.i.i1174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r527, %r3643, 192937984;
	add.s32 	%r528, %r3642, %r527;
	mov.b32 	%f583, %r528;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3643, %r3643, %r527;
	mov.b32 	%r3642, %f762;
	setp.ne.s32 	%p184, %r3643, 0;
	setp.ne.s32 	%p185, %r3642, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_108;
$L__BB0_109:                            // %__internal_fmodf_slowpath_mod.exit.i.i1176
	setp.gt.u32 	%p187, %r54, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p187;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_110;
$L__BB0_100:                            // %__nv_fast_fdividef.exit.i.i.i1153
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r53, %f109;
	setp.lt.u32 	%p178, %r53, 1073741824;
	@%p178 bra 	$L__BB0_105;
// %bb.101:
	setp.lt.u32 	%p179, %r53, -2147483647;
	@%p179 bra 	$L__BB0_103;
// %bb.102:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p182, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p182;
	bra.uni 	$L__BB0_105;
$L__BB0_103:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p180, %f109, 0f40800000;
	@%p180 bra 	$L__BB0_105;
// %bb.104:                             // %__nv_fmaf_rn.exit.i.i.i1157
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p181, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p181;
$L__BB0_105:                            // %__internal_fmodf_fastpath_quot.exit.i.i1160
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_110:                            // %__internal_fmodf_kernel.exit.i1179
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p188, %f592, 0f7F800000;
	@%p188 bra 	$L__BB0_112;
// %bb.111:
	mov.b32 	%r529, %f106;
	and.b32  	%r530, %r529, -2147483648;
	mov.b32 	%r531, %f763;
	or.b32  	%r532, %r530, %r531;
	mov.b32 	%f763, %r532;
$L__BB0_112:                            // %__nv_fmodf.exit1180
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r533, %f593;
	and.b32  	%r534, %r533, -2147483648;
	or.b32  	%r535, %r534, 1056964608;
	mov.b32 	%f594, %r535;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p189, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p189;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p190, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p190;
	cvt.rzi.s32.f32 	%r536, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r537, %r536, 1;
	setp.eq.b32 	%p191, %r537, 1;
	selp.f32 	%f612, %f610, %f611, %p191;
	selp.f32 	%f613, %f611, %f610, %p191;
	and.b32  	%r538, %r536, 2;
	setp.eq.s32 	%p192, %r538, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p192;
	add.s32 	%r539, %r536, 1;
	and.b32  	%r540, %r539, 2;
	setp.eq.s32 	%p193, %r540, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p193;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p194, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f126, %f620, %f615, %p194;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p195, %f621, 0f4B800000;
	add.f32 	%f622, %f126, 0f3F800000;
	selp.f32 	%f125, %f622, %f618, %p195;
$L__BB0_113:                            // %L853
	mov.f32 	%f146, %f486;
	mov.f32 	%f147, %f486;
	@%p1 bra 	$L__BB0_129;
// %bb.114:                             // %L891
	cvt.u16.u32 	%rs22, %r3628;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p196, %f769, 0f40000000;
	@%p196 bra 	$L__BB0_126;
// %bb.115:
	setp.gtu.f32 	%p197, %f769, 0f4B800000;
	@%p197 bra 	$L__BB0_122;
	bra.uni 	$L__BB0_116;
$L__BB0_122:
	mov.b32 	%r64, %f769;
	and.b32  	%r548, %r64, 8388607;
	or.b32  	%r3644, %r548, 1065353216;
	mov.b32 	%f768, %r3644;
	add.s32 	%r549, %r64, -1073741824;
	and.b32  	%r3645, %r549, -8388608;
	setp.eq.s32 	%p203, %r3645, 0;
	@%p203 bra 	$L__BB0_125;
// %bb.123:                             // %__nv_fmaf_rn.exit4.i.i.i1205.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_124:                            // %__nv_fmaf_rn.exit4.i.i.i1205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r550, %r3645, 192937984;
	add.s32 	%r551, %r3644, %r550;
	mov.b32 	%f636, %r551;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3645, %r3645, %r550;
	mov.b32 	%r3644, %f768;
	setp.ne.s32 	%p204, %r3645, 0;
	setp.ne.s32 	%p205, %r3644, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_124;
$L__BB0_125:                            // %__internal_fmodf_slowpath_mod.exit.i.i1207
	setp.gt.u32 	%p207, %r64, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_126;
$L__BB0_116:                            // %__nv_fast_fdividef.exit.i.i.i1184
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r63, %f130;
	setp.lt.u32 	%p198, %r63, 1073741824;
	@%p198 bra 	$L__BB0_121;
// %bb.117:
	setp.lt.u32 	%p199, %r63, -2147483647;
	@%p199 bra 	$L__BB0_119;
// %bb.118:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p202, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p202;
	bra.uni 	$L__BB0_121;
$L__BB0_119:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p200, %f130, 0f40800000;
	@%p200 bra 	$L__BB0_121;
// %bb.120:                             // %__nv_fmaf_rn.exit.i.i.i1188
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p201, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p201;
$L__BB0_121:                            // %__internal_fmodf_fastpath_quot.exit.i.i1191
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_126:                            // %__internal_fmodf_kernel.exit.i1210
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p208, %f645, 0f7F800000;
	@%p208 bra 	$L__BB0_128;
// %bb.127:
	mov.b32 	%r552, %f127;
	and.b32  	%r553, %r552, -2147483648;
	mov.b32 	%r554, %f769;
	or.b32  	%r555, %r553, %r554;
	mov.b32 	%f769, %r555;
$L__BB0_128:                            // %__nv_fmodf.exit1211
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r556, %f646;
	and.b32  	%r557, %r556, -2147483648;
	or.b32  	%r558, %r557, 1056964608;
	mov.b32 	%f647, %r558;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p209, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p209;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p210, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p210;
	cvt.rzi.s32.f32 	%r559, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r560, %r559, 1;
	setp.eq.b32 	%p211, %r560, 1;
	selp.f32 	%f665, %f663, %f664, %p211;
	selp.f32 	%f666, %f664, %f663, %p211;
	and.b32  	%r561, %r559, 2;
	setp.eq.s32 	%p212, %r561, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p212;
	add.s32 	%r562, %r559, 1;
	and.b32  	%r563, %r562, 2;
	setp.eq.s32 	%p213, %r563, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p213;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p214, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f147, %f673, %f668, %p214;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p215, %f674, 0f4B800000;
	add.f32 	%f675, %f147, 0f3F800000;
	selp.f32 	%f146, %f675, %f671, %p215;
$L__BB0_129:                            // %L925
	mov.f32 	%f167, %f486;
	mov.f32 	%f168, %f486;
	@%p2 bra 	$L__BB0_145;
// %bb.130:                             // %L933
	mul.hi.u32 	%r565, %r3629, -1431655765;
	shr.u32 	%r566, %r565, 2;
	mul.lo.s32 	%r567, %r566, 6;
	sub.s32 	%r568, %r3629, %r567;
	cvt.rn.f32.s32 	%f677, %r568;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p216, %f775, 0f40000000;
	@%p216 bra 	$L__BB0_142;
// %bb.131:
	setp.gtu.f32 	%p217, %f775, 0f4B800000;
	@%p217 bra 	$L__BB0_138;
	bra.uni 	$L__BB0_132;
$L__BB0_138:
	mov.b32 	%r72, %f775;
	and.b32  	%r569, %r72, 8388607;
	or.b32  	%r3646, %r569, 1065353216;
	mov.b32 	%f774, %r3646;
	add.s32 	%r570, %r72, -1073741824;
	and.b32  	%r3647, %r570, -8388608;
	setp.eq.s32 	%p223, %r3647, 0;
	@%p223 bra 	$L__BB0_141;
// %bb.139:                             // %__nv_fmaf_rn.exit4.i.i.i1236.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_140:                            // %__nv_fmaf_rn.exit4.i.i.i1236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r571, %r3647, 192937984;
	add.s32 	%r572, %r3646, %r571;
	mov.b32 	%f689, %r572;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3647, %r3647, %r571;
	mov.b32 	%r3646, %f774;
	setp.ne.s32 	%p224, %r3647, 0;
	setp.ne.s32 	%p225, %r3646, 0;
	and.pred  	%p226, %p224, %p225;
	@%p226 bra 	$L__BB0_140;
$L__BB0_141:                            // %__internal_fmodf_slowpath_mod.exit.i.i1238
	setp.gt.u32 	%p227, %r72, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p227;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_142;
$L__BB0_132:                            // %__nv_fast_fdividef.exit.i.i.i1215
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r71, %f151;
	setp.lt.u32 	%p218, %r71, 1073741824;
	@%p218 bra 	$L__BB0_137;
// %bb.133:
	setp.lt.u32 	%p219, %r71, -2147483647;
	@%p219 bra 	$L__BB0_135;
// %bb.134:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p222, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p222;
	bra.uni 	$L__BB0_137;
$L__BB0_135:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p220, %f151, 0f40800000;
	@%p220 bra 	$L__BB0_137;
// %bb.136:                             // %__nv_fmaf_rn.exit.i.i.i1219
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p221, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p221;
$L__BB0_137:                            // %__internal_fmodf_fastpath_quot.exit.i.i1222
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_142:                            // %__internal_fmodf_kernel.exit.i1241
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p228, %f698, 0f7F800000;
	@%p228 bra 	$L__BB0_144;
// %bb.143:
	mov.b32 	%r573, %f148;
	and.b32  	%r574, %r573, -2147483648;
	mov.b32 	%r575, %f775;
	or.b32  	%r576, %r574, %r575;
	mov.b32 	%f775, %r576;
$L__BB0_144:                            // %__nv_fmodf.exit1242
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r577, %f699;
	and.b32  	%r578, %r577, -2147483648;
	or.b32  	%r579, %r578, 1056964608;
	mov.b32 	%f700, %r579;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p229, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p229;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p230, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p230;
	cvt.rzi.s32.f32 	%r580, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r581, %r580, 1;
	setp.eq.b32 	%p231, %r581, 1;
	selp.f32 	%f718, %f716, %f717, %p231;
	selp.f32 	%f719, %f717, %f716, %p231;
	and.b32  	%r582, %r580, 2;
	setp.eq.s32 	%p232, %r582, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p232;
	add.s32 	%r583, %r580, 1;
	and.b32  	%r584, %r583, 2;
	setp.eq.s32 	%p233, %r584, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p233;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p234, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f168, %f726, %f721, %p234;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p235, %f727, 0f4B800000;
	add.f32 	%f728, %f168, 0f3F800000;
	selp.f32 	%f167, %f728, %f724, %p235;
$L__BB0_145:                            // %L967
	mov.u32 	%r233, 999999999;
	cvt.u16.u32 	%rs241, %r4;
	@%p91 bra 	$L__BB0_218;
// %bb.146:                             // %L1003
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b16  	%rs30, %rs241, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs241, %rs33;
	cvt.u32.u16 	%r598, %rs34;
	and.b32  	%r599, %r598, 255;
	mad.lo.s32 	%r600, %r599, 24, %r2;
	cvt.u16.u32 	%rs35, %r600;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r601, %rs39;
	mul.wide.u32 	%rd34, %r601, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u32 	%r602, [%rd35];
	shl.b32 	%r603, %r602, 16;
	cvt.s32.s16 	%r83, %r602;
	shr.s32 	%r84, %r602, 16;
	or.b32  	%r604, %r603, 65535;
	setp.lt.u32 	%p237, %r604, 1638399;
	setp.lt.u32 	%p238, %r602, 1572864;
	and.pred  	%p239, %p237, %p238;
	@%p239 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_147;
$L__BB0_217:                            // %L1245
	mul.lo.s32 	%r608, %r84, 801;
	mad.lo.s32 	%r233, %r83, 33, %r608;
$L__BB0_218:                            // %pass503
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r381, %f224;
	add.f32 	%f487, %f785, %f785;
	and.b32  	%r382, %r381, -2147483648;
	mov.b32 	%r495, %f487;
	or.b32  	%r383, %r382, 1056964608;
	and.b32  	%r496, %r495, -2147483648;
	mov.b32 	%f225, %r383;
	or.b32  	%r497, %r496, 1056964608;
	add.f32 	%f226, %f224, %f225;
	abs.f32 	%f228, %f224;
	mov.b32 	%f488, %r497;
	cvt.rzi.f32.f32 	%f227, %f226;
	setp.gt.f32 	%p41, %f228, 0f4B000000;
	add.f32 	%f489, %f487, %f488;
	abs.f32 	%f491, %f487;
	selp.f32 	%f229, %f224, %f227, %p41;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p42, %f228, 0f3F000000;
	cvt.rzi.f32.f32 	%f490, %f489;
	setp.gt.f32 	%p148, %f491, 0f4B000000;
	selp.f32 	%f231, %f230, %f229, %p42;
	selp.f32 	%f492, %f487, %f490, %p148;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p149, %f491, 0f3F000000;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	selp.f32 	%f494, %f493, %f492, %p149;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f496, %f495, %f495;
	cvt.rzi.s32.f32 	%r384, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r385, %r384, 1;
	cvt.rzi.s32.f32 	%r498, %f494;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p43, %r385, 1;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	and.b32  	%r499, %r498, 1;
	selp.f32 	%f243, %f241, %f242, %p43;
	and.b32  	%r386, %r384, 2;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	setp.eq.b32 	%p150, %r499, 1;
	setp.eq.s32 	%p44, %r386, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r387, %r384, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	selp.f32 	%f506, %f504, %f505, %p150;
	and.b32  	%r500, %r498, 2;
	selp.f32 	%f244, %f242, %f241, %p43;
	selp.f32 	%f246, %f243, %f245, %p44;
	and.b32  	%r388, %r387, 2;
	setp.eq.f32 	%p46, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	setp.eq.s32 	%p151, %r500, 0;
	neg.f32 	%f508, %f506;
	add.s32 	%r501, %r498, 1;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.s32 	%p45, %r388, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p46;
	abs.f32 	%f252, %f781;
	selp.f32 	%f507, %f505, %f504, %p150;
	selp.f32 	%f509, %f506, %f508, %p151;
	and.b32  	%r502, %r501, 2;
	setp.eq.f32 	%p153, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	selp.f32 	%f248, %f244, %f247, %p45;
	setp.gt.f32 	%p47, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	setp.eq.s32 	%p152, %r502, 0;
	sub.f32 	%f510, %f486, %f507;
	selp.f32 	%f514, %f513, %f509, %p153;
	abs.f32 	%f515, %f785;
	selp.f32 	%f254, %f253, %f248, %p47;
	selp.f32 	%f511, %f507, %f510, %p152;
	setp.gt.f32 	%p154, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.b32 	%r377, %f254;
	mov.b32 	%r380, %f251;
	selp.f32 	%f517, %f516, %f511, %p154;
	xor.b32  	%r376, %r380, -2147483648;
	mov.b32 	%r472, %f62;
	mov.b32 	%r473, %f83;
	mov.b32 	%r478, %f63;
	mov.b32 	%r479, %f84;
	mov.b32 	%r491, %f517;
	mov.b32 	%r494, %f514;
	mov.b32 	%r428, %f20;
	mov.b32 	%r429, %f41;
	mov.b32 	%r431, %f21;
	mov.b32 	%r432, %f42;
	xor.b32  	%r475, %r478, -2147483648;
	xor.b32  	%r476, %r479, -2147483648;
	xor.b32  	%r490, %r494, -2147483648;
	mov.b32 	%r542, %f104;
	mov.b32 	%r543, %f125;
	mov.b32 	%r545, %f105;
	mov.b32 	%r546, %f126;
	mov.b32 	%r586, %f146;
	mov.b32 	%r587, %f167;
	mov.b32 	%r592, %f147;
	xor.b32  	%r589, %r592, -2147483648;
	mov.b32 	%r593, %f168;
	xor.b32  	%r590, %r593, -2147483648;
	and.b32  	%r609, %r4, 24;
	setp.ne.s32 	%p240, %r609, 24;
	cvt.u16.u32 	%rs40, %r208;
	mul.lo.s16 	%rs41, %rs40, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs40, %rs43;
	cvt.u32.u16 	%r610, %rs44;
	and.b32  	%r234, %r610, 255;
	mul.lo.s32 	%r3648, %r1, 1152;
	@%p240 bra 	$L__BB0_148;
// %bb.219:                             // %pass503.L1505_crit_edge
	mov.u32 	%r87, 0;
	mov.u32 	%r88, %r87;
	bra.uni 	$L__BB0_149;
$L__BB0_148:                            // %pass507
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mul.lo.s32 	%r611, %r234, 24;
	mul.lo.s32 	%r612, %r207, 144;
	or.b32  	%r613, %r3648, %r2;
	add.s32 	%r614, %r613, %r612;
	add.s32 	%r615, %r614, %r611;
	mul.wide.u32 	%rd41, %r615, 4;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.u32 	%r87, [%rd42];
	or.b32  	%r616, %r2, 576;
	add.s32 	%r617, %r616, %r3648;
	add.s32 	%r618, %r617, %r612;
	add.s32 	%r619, %r618, %r611;
	mul.wide.u32 	%rd43, %r619, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.u32 	%r88, [%rd44];
$L__BB0_149:                            // %L1505
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r375, %r377, %r376;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r378, %r380, %r377;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r427, %r429, %r428;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r430, %r432, %r431;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r471, %r473, %r472;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r474, %r476, %r475;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r477, %r479, %r478;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r480, %r473, %r472;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r489, %r491, %r490;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r492, %r494, %r491;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r541, %r543, %r542;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r544, %r546, %r545;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r585, %r587, %r586;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r588, %r590, %r589;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r591, %r593, %r592;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r594, %r587, %r586;
	// end inline asm
	mov.u32 	%r120, 0;
	shl.b32 	%r622, %r344, 16;
	shl.b32 	%r623, %r348, 8;
	add.s32 	%r89, %r623, %r622;
	shl.b32 	%r624, %r4, 2;
	and.b32  	%r625, %r624, 60;
	shl.b32 	%r626, %r1, 8;
	or.b32  	%r627, %r625, %r626;
	shl.b32 	%r628, %r4, 3;
	and.b32  	%r629, %r628, 128;
	or.b32  	%r90, %r627, %r629;
	or.b32  	%r630, %r626, %r624;
	or.b32  	%r631, %r630, %r629;
	or.b32  	%r91, %r631, 64;
	add.s32 	%r92, %r2, 24;
	shr.u32 	%r632, %r4, 4;
	and.b32  	%r633, %r220, 30;
	or.b32  	%r634, %r633, %r632;
	mul.lo.s32 	%r93, %r634, 257;
	or.b32  	%r635, %r220, %r632;
	or.b32  	%r636, %r635, 32;
	mul.lo.s32 	%r94, %r636, 257;
	shr.u32 	%r637, %r2, 3;
	and.b16  	%rs46, %rs241, 255;
	mul.lo.s16 	%rs47, %rs46, 171;
	shr.u16 	%rs48, %rs47, 12;
	mul.lo.s16 	%rs49, %rs48, 24;
	sub.s16 	%rs50, %rs241, %rs49;
	cvt.u32.u16 	%r638, %rs50;
	and.b32  	%r95, %r638, 255;
	and.b32  	%r639, %r3, 224;
	mad.lo.s32 	%r96, %r637, 257, %r639;
	shr.u32 	%r640, %r92, 3;
	mad.lo.s32 	%r97, %r640, 257, %r639;
	add.s32 	%r641, %r2, 48;
	shr.u32 	%r642, %r641, 3;
	mad.lo.s32 	%r98, %r642, 257, %r639;
	add.s32 	%r643, %r2, 72;
	shr.u32 	%r644, %r643, 3;
	mad.lo.s32 	%r99, %r644, 257, %r639;
	or.b32  	%r645, %r637, 12;
	mad.lo.s32 	%r100, %r645, 257, %r639;
	add.s32 	%r646, %r2, 120;
	shr.u32 	%r647, %r646, 3;
	mad.lo.s32 	%r101, %r647, 257, %r639;
	add.s32 	%r648, %r2, 144;
	shr.u32 	%r649, %r648, 3;
	mad.lo.s32 	%r102, %r649, 257, %r639;
	add.s32 	%r650, %r2, 168;
	shr.u32 	%r651, %r650, 3;
	mad.lo.s32 	%r103, %r651, 257, %r639;
	or.b32  	%r652, %r637, 24;
	mad.lo.s32 	%r104, %r652, 257, %r639;
	add.s32 	%r653, %r2, 216;
	shr.u32 	%r654, %r653, 3;
	mad.lo.s32 	%r105, %r654, 257, %r639;
	add.s32 	%r655, %r2, 240;
	shr.u32 	%r656, %r655, 3;
	mad.lo.s32 	%r106, %r656, 257, %r639;
	add.s32 	%r657, %r2, 264;
	shr.u32 	%r658, %r657, 3;
	mad.lo.s32 	%r107, %r658, 257, %r639;
	or.b32  	%r659, %r637, 36;
	mad.lo.s32 	%r108, %r659, 257, %r639;
	add.s32 	%r660, %r2, 312;
	shr.u32 	%r661, %r660, 3;
	mad.lo.s32 	%r109, %r661, 257, %r639;
	add.s32 	%r662, %r2, 336;
	shr.u32 	%r663, %r662, 3;
	mad.lo.s32 	%r110, %r663, 257, %r639;
	add.s32 	%r664, %r2, 360;
	shr.u32 	%r665, %r664, 3;
	mad.lo.s32 	%r111, %r665, 257, %r639;
	or.b32  	%r666, %r637, 48;
	mad.lo.s32 	%r112, %r666, 257, %r639;
	add.s32 	%r667, %r2, 408;
	shr.u32 	%r668, %r667, 3;
	mad.lo.s32 	%r113, %r668, 257, %r639;
	add.s32 	%r669, %r2, 432;
	shr.u32 	%r670, %r669, 3;
	mad.lo.s32 	%r114, %r670, 257, %r639;
	add.s32 	%r671, %r2, 456;
	shr.u32 	%r672, %r671, 3;
	mad.lo.s32 	%r115, %r672, 257, %r639;
	or.b32  	%r673, %r637, 60;
	mad.lo.s32 	%r116, %r673, 257, %r639;
	add.s32 	%r674, %r2, 504;
	bfe.u32 	%r675, %r674, 3, 6;
	mad.lo.s32 	%r117, %r675, 257, %r639;
	mul.lo.s32 	%r676, %r2, 33;
	mad.lo.s32 	%r677, %r207, 4806, %r676;
	mad.lo.s32 	%r678, %r234, 801, %r677;
	bfe.s32 	%r679, %r2, 2, 1;
	and.b32  	%r680, %r679, 2056;
	and.b32  	%r681, %r2, 1;
	neg.s32 	%r682, %r681;
	and.b32  	%r683, %r682, 8256;
	shr.u32 	%r684, %r2, 4;
	mul.lo.s32 	%r685, %r207, 6;
	bfe.s32 	%r686, %r2, 1, 1;
	and.b32  	%r687, %r686, 4112;
	bfe.s32 	%r688, %r2, 3, 1;
	and.b32  	%r689, %r2, 8;
	setp.eq.s32 	%p241, %r689, 0;
	and.b32  	%r690, %r688, 1028;
	mad.lo.s32 	%r691, %r684, 514, %r685;
	add.s32 	%r692, %r691, %r683;
	add.s32 	%r693, %r692, %r680;
	add.s32 	%r694, %r693, %r687;
	add.s32 	%r695, %r694, %r690;
	add.s32 	%r696, %r695, %r234;
	mul.wide.u32 	%rd45, %r696, 4;
	mov.u64 	%rd46, shmem;
	add.s64 	%rd7, %rd46, %rd45;
	bfe.s32 	%r697, %r92, 4, 1;
	and.b32  	%r698, %r697, 514;
	shr.u32 	%r699, %r92, 5;
	mul.lo.s32 	%r700, %r699, 257;
	selp.b32 	%r701, 1028, 0, %p241;
	or.b32  	%r702, %r680, %r683;
	add.s32 	%r703, %r700, %r685;
	add.s32 	%r704, %r703, %r687;
	add.s32 	%r705, %r704, %r701;
	add.s32 	%r706, %r705, %r698;
	add.s32 	%r707, %r706, %r702;
	add.s32 	%r708, %r707, %r234;
	mul.wide.u32 	%rd47, %r708, 4;
	add.s64 	%rd8, %rd46, %rd47;
	add.s32 	%r709, %r696, 32;
	mul.wide.u32 	%rd48, %r709, 4;
	add.s64 	%rd9, %rd46, %rd48;
	or.b32  	%r710, %r685, 32;
	add.s32 	%r711, %r710, %r700;
	add.s32 	%r712, %r711, %r687;
	add.s32 	%r713, %r712, %r701;
	add.s32 	%r714, %r713, %r698;
	add.s32 	%r715, %r714, %r702;
	add.s32 	%r716, %r715, %r234;
	mul.wide.u32 	%rd49, %r716, 4;
	add.s64 	%rd10, %rd46, %rd49;
	or.b32  	%r717, %r683, %r685;
	add.s32 	%r718, %r717, %r680;
	add.s32 	%r719, %r718, %r700;
	add.s32 	%r720, %r719, %r687;
	add.s32 	%r721, %r720, %r701;
	add.s32 	%r722, %r721, %r698;
	add.s32 	%r723, %r722, %r234;
	or.b32  	%r724, %r710, %r683;
	add.s32 	%r725, %r724, %r680;
	add.s32 	%r726, %r725, %r700;
	add.s32 	%r727, %r726, %r687;
	add.s32 	%r728, %r727, %r701;
	add.s32 	%r729, %r728, %r698;
	add.s32 	%r730, %r729, %r234;
	mul.lo.s32 	%r731, %r346, 589824;
	mad.lo.s32 	%r732, %r350, 1152, %r731;
	cvt.s64.s32 	%rd11, %r732;
	cvt.u16.u32 	%rs51, %r92;
	and.b16  	%rs52, %rs51, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 13;
	mul.lo.s16 	%rs55, %rs54, 48;
	sub.s16 	%rs56, %rs51, %rs55;
	cvt.u32.u16 	%r733, %rs56;
	and.b32  	%r734, %r733, 255;
	or.b32  	%r735, %r3648, %r95;
	mul.wide.u32 	%rd50, %r678, 4;
	add.s64 	%rd12, %rd46, %rd50;
	add.s32 	%r736, %r696, 64;
	mul.wide.u32 	%rd51, %r736, 4;
	add.s64 	%rd13, %rd46, %rd51;
	add.s32 	%r737, %r723, 64;
	mul.wide.u32 	%rd52, %r737, 4;
	add.s64 	%rd14, %rd46, %rd52;
	add.s32 	%r738, %r696, 96;
	mul.wide.u32 	%rd53, %r738, 4;
	add.s64 	%rd15, %rd46, %rd53;
	add.s32 	%r739, %r730, 64;
	mul.wide.u32 	%rd54, %r739, 4;
	add.s64 	%rd16, %rd46, %rd54;
	add.s32 	%r740, %r696, 128;
	mul.wide.u32 	%rd55, %r740, 4;
	add.s64 	%rd17, %rd46, %rd55;
	add.s32 	%r741, %r723, 128;
	mul.wide.u32 	%rd56, %r741, 4;
	add.s64 	%rd18, %rd46, %rd56;
	add.s32 	%r742, %r696, 160;
	mul.wide.u32 	%rd57, %r742, 4;
	add.s64 	%rd19, %rd46, %rd57;
	add.s32 	%r743, %r730, 128;
	mul.wide.u32 	%rd58, %r743, 4;
	add.s64 	%rd20, %rd46, %rd58;
	add.s32 	%r744, %r696, 192;
	mul.wide.u32 	%rd59, %r744, 4;
	add.s64 	%rd21, %rd46, %rd59;
	add.s32 	%r745, %r723, 192;
	mul.wide.u32 	%rd60, %r745, 4;
	add.s64 	%rd22, %rd46, %rd60;
	add.s32 	%r746, %r696, 224;
	mul.wide.u32 	%rd61, %r746, 4;
	add.s64 	%rd23, %rd46, %rd61;
	add.s32 	%r747, %r730, 192;
	mul.wide.u32 	%rd62, %r747, 4;
	add.s64 	%rd24, %rd46, %rd62;
	mad.lo.s32 	%r118, %r734, 24, %r735;
	mad.lo.s32 	%r748, %r2, 24, %r3648;
	add.s32 	%r119, %r748, %r95;
	setp.lt.u32 	%p243, %r4, 16;
	setp.gt.u32 	%p272, %r2, 7;
	setp.lt.u32 	%p276, %r4, 24;
	mov.u32 	%r121, %r120;
	bra.uni 	$L__BB0_150;
$L__BB0_190:                            // %L25653
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r206, %r120, 48;
	setp.ne.s32 	%p312, %r120, 432;
	mov.u32 	%r120, %r206;
	@%p312 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_191;
$L__BB0_150:                            // %L1508
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_177 Depth 2
                                        //     Child Loop BB0_184 Depth 2
	add.s32 	%r749, %r120, %r344;
	setp.lt.s32 	%p242, %r749, %r345;
	@%p242 bra 	$L__BB0_151;
	bra.uni 	$L__BB0_191;
$L__BB0_151:                            // %oksrem679
                                        //   in Loop: Header=BB0_150 Depth=1
	mul.hi.u32 	%r942, %r120, -1431655765;
	shr.u32 	%r943, %r942, 5;
	mul.lo.s32 	%r239, %r943, 48;
	add.s32 	%r944, %r239, %r2;
	cvt.u16.u32 	%rs57, %r944;
	shr.s16 	%rs58, %rs57, 15;
	shr.u16 	%rs59, %rs58, 7;
	add.s16 	%rs60, %rs57, %rs59;
	and.b16  	%rs61, %rs60, -512;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r945, %rs62;
	shl.b32 	%r946, %r945, 16;
	or.b32  	%r947, %r90, %r946;
	add.s32 	%r948, %r89, %r947;
	shr.s32 	%r949, %r948, 31;
	shr.u32 	%r950, %r949, 7;
	add.s32 	%r951, %r948, %r950;
	shr.s32 	%r952, %r951, 25;
	setp.lt.s32 	%p244, %r948, 0;
	and.b32  	%r953, %r951, -33554432;
	setp.ne.s32 	%p245, %r953, %r948;
	and.pred  	%p246, %p244, %p245;
	selp.u32 	%r954, 1, 0, %p246;
	sub.s32 	%r955, %r954, %r952;
	shl.b32 	%r956, %r955, 25;
	add.s32 	%r957, %r956, %r948;
	mul.wide.s32 	%rd63, %r957, 4;
	add.s64 	%rd64, %rd3, %rd63;
	ld.global.v4.u32 	{%r958, %r959, %r960, %r961}, [%rd64];
	or.b32  	%r962, %r91, %r946;
	add.s32 	%r963, %r89, %r962;
	shr.s32 	%r964, %r963, 31;
	shr.u32 	%r965, %r964, 7;
	add.s32 	%r966, %r963, %r965;
	shr.u32 	%r967, %r966, 25;
	shr.u32 	%r968, %r963, 31;
	sub.s32 	%r969, %r968, %r967;
	shl.b32 	%r970, %r969, 25;
	or.b32  	%r971, %r963, 1;
	add.s32 	%r972, %r971, %r970;
	mul.wide.s32 	%rd65, %r972, 4;
	add.s64 	%rd66, %rd3, %rd65;
	ld.global.v4.u32 	{%r973, %r974, %r975, %r976}, [%rd66+-4];
	add.s32 	%r977, %r92, %r239;
	cvt.u16.u32 	%rs63, %r977;
	shr.s16 	%rs64, %rs63, 15;
	shr.u16 	%rs65, %rs64, 7;
	add.s16 	%rs66, %rs63, %rs65;
	and.b16  	%rs67, %rs66, -512;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r978, %rs68;
	shl.b32 	%r979, %r978, 16;
	or.b32  	%r980, %r90, %r979;
	add.s32 	%r981, %r89, %r980;
	shr.s32 	%r982, %r981, 31;
	shr.u32 	%r983, %r982, 7;
	add.s32 	%r984, %r981, %r983;
	shr.s32 	%r985, %r984, 25;
	setp.lt.s32 	%p247, %r981, 0;
	and.b32  	%r986, %r984, -33554432;
	setp.ne.s32 	%p248, %r986, %r981;
	and.pred  	%p249, %p247, %p248;
	selp.u32 	%r987, 1, 0, %p249;
	sub.s32 	%r988, %r987, %r985;
	shl.b32 	%r989, %r988, 25;
	add.s32 	%r990, %r989, %r981;
	mul.wide.s32 	%rd67, %r990, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.global.v4.u32 	{%r991, %r992, %r993, %r994}, [%rd68];
	or.b32  	%r995, %r91, %r979;
	add.s32 	%r996, %r89, %r995;
	shr.s32 	%r997, %r996, 31;
	shr.u32 	%r998, %r997, 7;
	add.s32 	%r999, %r996, %r998;
	shr.u32 	%r1000, %r999, 25;
	shr.u32 	%r1001, %r996, 31;
	sub.s32 	%r1002, %r1001, %r1000;
	shl.b32 	%r1003, %r1002, 25;
	or.b32  	%r1004, %r996, 1;
	add.s32 	%r1005, %r1004, %r1003;
	mul.wide.s32 	%rd69, %r1005, 4;
	add.s64 	%rd70, %rd3, %rd69;
	ld.global.v4.u32 	{%r1006, %r1007, %r1008, %r1009}, [%rd70+-4];
	selp.b32 	%r1010, %r960, %r958, %p243;
	shfl.sync.bfly.b32	%r1011, %r1010, 16, 31, -1;
	selp.b32 	%r752, %r958, %r1011, %p243;
	selp.b32 	%r757, %r1011, %r960, %p243;
	selp.b32 	%r1012, %r961, %r959, %p243;
	shfl.sync.bfly.b32	%r1013, %r1012, 16, 31, -1;
	selp.b32 	%r760, %r959, %r1013, %p243;
	selp.b32 	%r765, %r1013, %r961, %p243;
	selp.b32 	%r1014, %r975, %r973, %p243;
	shfl.sync.bfly.b32	%r1015, %r1014, 16, 31, -1;
	selp.b32 	%r768, %r973, %r1015, %p243;
	selp.b32 	%r773, %r1015, %r975, %p243;
	selp.b32 	%r1016, %r976, %r974, %p243;
	shfl.sync.bfly.b32	%r1017, %r1016, 16, 31, -1;
	selp.b32 	%r776, %r974, %r1017, %p243;
	selp.b32 	%r781, %r1017, %r976, %p243;
	selp.b32 	%r1018, %r993, %r991, %p243;
	shfl.sync.bfly.b32	%r1019, %r1018, 16, 31, -1;
	selp.b32 	%r784, %r991, %r1019, %p243;
	selp.b32 	%r789, %r1019, %r993, %p243;
	selp.b32 	%r1020, %r994, %r992, %p243;
	shfl.sync.bfly.b32	%r1021, %r1020, 16, 31, -1;
	selp.b32 	%r792, %r992, %r1021, %p243;
	selp.b32 	%r797, %r1021, %r994, %p243;
	selp.b32 	%r1022, %r1008, %r1006, %p243;
	shfl.sync.bfly.b32	%r1023, %r1022, 16, 31, -1;
	selp.b32 	%r800, %r1006, %r1023, %p243;
	selp.b32 	%r805, %r1023, %r1008, %p243;
	selp.b32 	%r1024, %r1009, %r1007, %p243;
	shfl.sync.bfly.b32	%r1025, %r1024, 16, 31, -1;
	selp.b32 	%r808, %r1007, %r1025, %p243;
	selp.b32 	%r813, %r1025, %r1009, %p243;
	shl.b32 	%r753, %r757, 4;
	mov.u32 	%r751, 252645135;
	// begin inline asm
	lop3.b32 %r815, %r751, %r752, %r753, 202;
	// end inline asm
	shr.u32 	%r756, %r752, 4;
	// begin inline asm
	lop3.b32 %r831, %r751, %r756, %r757, 202;
	// end inline asm
	shl.b32 	%r761, %r765, 4;
	// begin inline asm
	lop3.b32 %r823, %r751, %r760, %r761, 202;
	// end inline asm
	shr.u32 	%r764, %r760, 4;
	// begin inline asm
	lop3.b32 %r839, %r751, %r764, %r765, 202;
	// end inline asm
	shl.b32 	%r769, %r773, 4;
	// begin inline asm
	lop3.b32 %r847, %r751, %r768, %r769, 202;
	// end inline asm
	shr.u32 	%r772, %r768, 4;
	// begin inline asm
	lop3.b32 %r863, %r751, %r772, %r773, 202;
	// end inline asm
	shl.b32 	%r777, %r781, 4;
	// begin inline asm
	lop3.b32 %r855, %r751, %r776, %r777, 202;
	// end inline asm
	shr.u32 	%r780, %r776, 4;
	// begin inline asm
	lop3.b32 %r871, %r751, %r780, %r781, 202;
	// end inline asm
	shl.b32 	%r785, %r789, 4;
	// begin inline asm
	lop3.b32 %r816, %r751, %r784, %r785, 202;
	// end inline asm
	shr.u32 	%r788, %r784, 4;
	// begin inline asm
	lop3.b32 %r832, %r751, %r788, %r789, 202;
	// end inline asm
	shl.b32 	%r793, %r797, 4;
	// begin inline asm
	lop3.b32 %r824, %r751, %r792, %r793, 202;
	// end inline asm
	shr.u32 	%r796, %r792, 4;
	// begin inline asm
	lop3.b32 %r840, %r751, %r796, %r797, 202;
	// end inline asm
	shl.b32 	%r801, %r805, 4;
	// begin inline asm
	lop3.b32 %r848, %r751, %r800, %r801, 202;
	// end inline asm
	shr.u32 	%r804, %r800, 4;
	// begin inline asm
	lop3.b32 %r864, %r751, %r804, %r805, 202;
	// end inline asm
	shl.b32 	%r809, %r813, 4;
	// begin inline asm
	lop3.b32 %r856, %r751, %r808, %r809, 202;
	// end inline asm
	shr.u32 	%r812, %r808, 4;
	// begin inline asm
	lop3.b32 %r872, %r751, %r812, %r813, 202;
	// end inline asm
	mov.u32 	%r817, 25152;
	// begin inline asm
	prmt.b32 %r879, %r815, %r816, %r817;
	// end inline asm
	mov.u32 	%r821, 29521;
	// begin inline asm
	prmt.b32 %r911, %r815, %r816, %r821;
	// end inline asm
	// begin inline asm
	prmt.b32 %r887, %r823, %r824, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r919, %r823, %r824, %r821;
	// end inline asm
	// begin inline asm
	prmt.b32 %r880, %r831, %r832, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r912, %r831, %r832, %r821;
	// end inline asm
	// begin inline asm
	prmt.b32 %r888, %r839, %r840, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r920, %r839, %r840, %r821;
	// end inline asm
	// begin inline asm
	prmt.b32 %r895, %r847, %r848, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r927, %r847, %r848, %r821;
	// end inline asm
	// begin inline asm
	prmt.b32 %r903, %r855, %r856, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r935, %r855, %r856, %r821;
	// end inline asm
	// begin inline asm
	prmt.b32 %r896, %r863, %r864, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r928, %r863, %r864, %r821;
	// end inline asm
	// begin inline asm
	prmt.b32 %r904, %r871, %r872, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r936, %r871, %r872, %r821;
	// end inline asm
	mov.u32 	%r881, 21520;
	// begin inline asm
	prmt.b32 %r878, %r879, %r880, %r881;
	// end inline asm
	mov.u32 	%r885, 30258;
	// begin inline asm
	prmt.b32 %r882, %r879, %r880, %r885;
	// end inline asm
	// begin inline asm
	prmt.b32 %r886, %r887, %r888, %r881;
	// end inline asm
	// begin inline asm
	prmt.b32 %r890, %r887, %r888, %r885;
	// end inline asm
	// begin inline asm
	prmt.b32 %r894, %r895, %r896, %r881;
	// end inline asm
	// begin inline asm
	prmt.b32 %r898, %r895, %r896, %r885;
	// end inline asm
	// begin inline asm
	prmt.b32 %r902, %r903, %r904, %r881;
	// end inline asm
	// begin inline asm
	prmt.b32 %r906, %r903, %r904, %r885;
	// end inline asm
	// begin inline asm
	prmt.b32 %r910, %r911, %r912, %r881;
	// end inline asm
	// begin inline asm
	prmt.b32 %r914, %r911, %r912, %r885;
	// end inline asm
	// begin inline asm
	prmt.b32 %r918, %r919, %r920, %r881;
	// end inline asm
	// begin inline asm
	prmt.b32 %r922, %r919, %r920, %r885;
	// end inline asm
	// begin inline asm
	prmt.b32 %r926, %r927, %r928, %r881;
	// end inline asm
	// begin inline asm
	prmt.b32 %r930, %r927, %r928, %r885;
	// end inline asm
	// begin inline asm
	prmt.b32 %r934, %r935, %r936, %r881;
	// end inline asm
	// begin inline asm
	prmt.b32 %r938, %r935, %r936, %r885;
	// end inline asm
	mul.hi.s16 	%rs69, %rs57, 10923;
	shr.u16 	%rs70, %rs69, 15;
	shr.s16 	%rs71, %rs69, 2;
	add.s16 	%rs72, %rs71, %rs70;
	mul.lo.s16 	%rs73, %rs72, 24;
	sub.s16 	%rs74, %rs57, %rs73;
	cvt.s32.s16 	%r1026, %rs74;
	add.s32 	%r1027, %r93, %r1026;
	mul.wide.s32 	%rd71, %r1027, 4;
	add.s64 	%rd73, %rd46, %rd71;
	st.shared.u32 	[%rd73], %r878;
	add.s32 	%r1028, %r1027, 128;
	mul.wide.u32 	%rd74, %r1028, 4;
	add.s64 	%rd75, %rd46, %rd74;
	st.shared.u32 	[%rd75], %r886;
	add.s32 	%r1029, %r1027, 64;
	mul.wide.u32 	%rd76, %r1029, 4;
	add.s64 	%rd77, %rd46, %rd76;
	st.shared.u32 	[%rd77], %r882;
	add.s32 	%r1030, %r1027, 192;
	mul.wide.u32 	%rd78, %r1030, 4;
	add.s64 	%rd79, %rd46, %rd78;
	st.shared.u32 	[%rd79], %r890;
	add.s32 	%r1031, %r94, %r1026;
	mul.wide.u32 	%rd80, %r1031, 4;
	add.s64 	%rd81, %rd46, %rd80;
	st.shared.u32 	[%rd81], %r894;
	add.s32 	%r1032, %r1031, 128;
	mul.wide.u32 	%rd82, %r1032, 4;
	add.s64 	%rd83, %rd46, %rd82;
	st.shared.u32 	[%rd83], %r902;
	add.s32 	%r1033, %r1031, 64;
	mul.wide.u32 	%rd84, %r1033, 4;
	add.s64 	%rd85, %rd46, %rd84;
	st.shared.u32 	[%rd85], %r898;
	add.s32 	%r1034, %r1031, 192;
	mul.wide.u32 	%rd86, %r1034, 4;
	add.s64 	%rd87, %rd46, %rd86;
	st.shared.u32 	[%rd87], %r906;
	add.s32 	%r1035, %r1027, 32;
	mul.wide.u32 	%rd88, %r1035, 4;
	add.s64 	%rd89, %rd46, %rd88;
	st.shared.u32 	[%rd89], %r910;
	add.s32 	%r1036, %r1027, 160;
	mul.wide.u32 	%rd90, %r1036, 4;
	add.s64 	%rd91, %rd46, %rd90;
	st.shared.u32 	[%rd91], %r918;
	add.s32 	%r1037, %r1027, 96;
	mul.wide.u32 	%rd92, %r1037, 4;
	add.s64 	%rd93, %rd46, %rd92;
	st.shared.u32 	[%rd93], %r914;
	add.s32 	%r1038, %r1027, 224;
	mul.wide.u32 	%rd94, %r1038, 4;
	add.s64 	%rd95, %rd46, %rd94;
	st.shared.u32 	[%rd95], %r922;
	add.s32 	%r1039, %r1031, 32;
	mul.wide.u32 	%rd96, %r1039, 4;
	add.s64 	%rd97, %rd46, %rd96;
	st.shared.u32 	[%rd97], %r926;
	add.s32 	%r1040, %r1031, 160;
	mul.wide.u32 	%rd98, %r1040, 4;
	add.s64 	%rd99, %rd46, %rd98;
	st.shared.u32 	[%rd99], %r934;
	add.s32 	%r1041, %r1031, 96;
	mul.wide.u32 	%rd100, %r1041, 4;
	add.s64 	%rd101, %rd46, %rd100;
	st.shared.u32 	[%rd101], %r930;
	add.s32 	%r1042, %r1031, 224;
	mul.wide.u32 	%rd102, %r1042, 4;
	add.s64 	%rd103, %rd46, %rd102;
	st.shared.u32 	[%rd103], %r938;
	bar.sync 	0;
	add.s32 	%r1043, %r239, %r95;
	cvt.u16.u32 	%rs75, %r1043;
	mul.hi.s16 	%rs76, %rs75, 10923;
	shr.u16 	%rs77, %rs76, 15;
	shr.s16 	%rs78, %rs76, 2;
	add.s16 	%rs79, %rs78, %rs77;
	mul.lo.s16 	%rs80, %rs79, 24;
	sub.s16 	%rs81, %rs75, %rs80;
	cvt.s32.s16 	%r240, %rs81;
	add.s32 	%r1044, %r96, %r240;
	mul.wide.s32 	%rd104, %r1044, 4;
	add.s64 	%rd105, %rd46, %rd104;
	ld.shared.u32 	%r241, [%rd105];
	add.s32 	%r1045, %r97, %r240;
	mul.wide.u32 	%rd106, %r1045, 4;
	add.s64 	%rd107, %rd46, %rd106;
	ld.shared.u32 	%r242, [%rd107];
	add.s32 	%r1046, %r98, %r240;
	mul.wide.u32 	%rd108, %r1046, 4;
	add.s64 	%rd109, %rd46, %rd108;
	ld.shared.u32 	%r243, [%rd109];
	add.s32 	%r1047, %r99, %r240;
	mul.wide.u32 	%rd110, %r1047, 4;
	add.s64 	%rd111, %rd46, %rd110;
	ld.shared.u32 	%r244, [%rd111];
	add.s32 	%r1048, %r100, %r240;
	mul.wide.u32 	%rd112, %r1048, 4;
	add.s64 	%rd113, %rd46, %rd112;
	ld.shared.u32 	%r245, [%rd113];
	add.s32 	%r1049, %r101, %r240;
	mul.wide.u32 	%rd114, %r1049, 4;
	add.s64 	%rd115, %rd46, %rd114;
	ld.shared.u32 	%r246, [%rd115];
	add.s32 	%r1050, %r102, %r240;
	mul.wide.u32 	%rd116, %r1050, 4;
	add.s64 	%rd117, %rd46, %rd116;
	ld.shared.u32 	%r247, [%rd117];
	add.s32 	%r1051, %r103, %r240;
	mul.wide.u32 	%rd118, %r1051, 4;
	add.s64 	%rd119, %rd46, %rd118;
	ld.shared.u32 	%r248, [%rd119];
	add.s32 	%r1052, %r104, %r240;
	mul.wide.u32 	%rd120, %r1052, 4;
	add.s64 	%rd121, %rd46, %rd120;
	ld.shared.u32 	%r249, [%rd121];
	add.s32 	%r1053, %r105, %r240;
	mul.wide.u32 	%rd122, %r1053, 4;
	add.s64 	%rd123, %rd46, %rd122;
	ld.shared.u32 	%r250, [%rd123];
	add.s32 	%r1054, %r106, %r240;
	mul.wide.u32 	%rd124, %r1054, 4;
	add.s64 	%rd125, %rd46, %rd124;
	ld.shared.u32 	%r251, [%rd125];
	add.s32 	%r1055, %r107, %r240;
	mul.wide.u32 	%rd126, %r1055, 4;
	add.s64 	%rd127, %rd46, %rd126;
	ld.shared.u32 	%r252, [%rd127];
	add.s32 	%r1056, %r108, %r240;
	mul.wide.u32 	%rd128, %r1056, 4;
	add.s64 	%rd129, %rd46, %rd128;
	ld.shared.u32 	%r253, [%rd129];
	add.s32 	%r1057, %r109, %r240;
	mul.wide.u32 	%rd130, %r1057, 4;
	add.s64 	%rd131, %rd46, %rd130;
	ld.shared.u32 	%r254, [%rd131];
	add.s32 	%r1058, %r110, %r240;
	mul.wide.u32 	%rd132, %r1058, 4;
	add.s64 	%rd133, %rd46, %rd132;
	ld.shared.u32 	%r255, [%rd133];
	add.s32 	%r1059, %r111, %r240;
	mul.wide.u32 	%rd134, %r1059, 4;
	add.s64 	%rd135, %rd46, %rd134;
	ld.shared.u32 	%r256, [%rd135];
	add.s32 	%r1060, %r112, %r240;
	mul.wide.u32 	%rd136, %r1060, 4;
	add.s64 	%rd137, %rd46, %rd136;
	ld.shared.u32 	%r257, [%rd137];
	add.s32 	%r1061, %r113, %r240;
	mul.wide.u32 	%rd138, %r1061, 4;
	add.s64 	%rd139, %rd46, %rd138;
	ld.shared.u32 	%r258, [%rd139];
	add.s32 	%r1062, %r114, %r240;
	mul.wide.u32 	%rd140, %r1062, 4;
	add.s64 	%rd141, %rd46, %rd140;
	ld.shared.u32 	%r259, [%rd141];
	add.s32 	%r1063, %r115, %r240;
	mul.wide.u32 	%rd142, %r1063, 4;
	add.s64 	%rd143, %rd46, %rd142;
	ld.shared.u32 	%r260, [%rd143];
	add.s32 	%r1064, %r116, %r240;
	mul.wide.u32 	%rd144, %r1064, 4;
	add.s64 	%rd145, %rd46, %rd144;
	ld.shared.u32 	%r261, [%rd145];
	add.s32 	%r1065, %r117, %r240;
	mul.wide.s32 	%rd146, %r1065, 4;
	add.s64 	%rd147, %rd46, %rd146;
	ld.shared.u32 	%r262, [%rd147];
	bar.sync 	0;
	shfl.sync.idx.b32	%r263, %r233, 0, 31, -1;
	shfl.sync.idx.b32	%r264, %r233, 1, 31, -1;
	shfl.sync.idx.b32	%r265, %r233, 2, 31, -1;
	shfl.sync.idx.b32	%r266, %r233, 3, 31, -1;
	shfl.sync.idx.b32	%r267, %r233, 4, 31, -1;
	shfl.sync.idx.b32	%r268, %r233, 5, 31, -1;
	shfl.sync.idx.b32	%r269, %r233, 6, 31, -1;
	shfl.sync.idx.b32	%r270, %r233, 7, 31, -1;
	shfl.sync.idx.b32	%r271, %r233, 8, 31, -1;
	shfl.sync.idx.b32	%r272, %r233, 9, 31, -1;
	shfl.sync.idx.b32	%r273, %r233, 10, 31, -1;
	shfl.sync.idx.b32	%r274, %r233, 11, 31, -1;
	shfl.sync.idx.b32	%r275, %r233, 12, 31, -1;
	shfl.sync.idx.b32	%r276, %r233, 13, 31, -1;
	shfl.sync.idx.b32	%r277, %r233, 14, 31, -1;
	shfl.sync.idx.b32	%r278, %r233, 15, 31, -1;
	shfl.sync.idx.b32	%r279, %r233, 16, 31, -1;
	shfl.sync.idx.b32	%r280, %r233, 17, 31, -1;
	shfl.sync.idx.b32	%r281, %r233, 18, 31, -1;
	shfl.sync.idx.b32	%r282, %r233, 19, 31, -1;
	shfl.sync.idx.b32	%r283, %r233, 20, 31, -1;
	shfl.sync.idx.b32	%r284, %r233, 21, 31, -1;
	shfl.sync.idx.b32	%r285, %r233, 22, 31, -1;
	shfl.sync.idx.b32	%r286, %r233, 23, 31, -1;
	setp.eq.s32 	%p250, %r263, 999999999;
	@%p250 bra 	$L__BB0_152;
// %bb.220:                             // %oksrem3321
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1066, %r263, %r240;
	mul.wide.s32 	%rd148, %r1066, 4;
	add.s64 	%rd150, %rd46, %rd148;
	st.shared.u32 	[%rd150], %r241;
	setp.eq.s32 	%p251, %r264, 999999999;
	@%p251 bra 	$L__BB0_153;
// %bb.221:                             // %oksrem3389
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1067, %r264, %r240;
	mul.wide.s32 	%rd151, %r1067, 4;
	add.s64 	%rd153, %rd46, %rd151;
	st.shared.u32 	[%rd153], %r242;
	setp.eq.s32 	%p252, %r265, 999999999;
	@%p252 bra 	$L__BB0_154;
// %bb.222:                             // %oksrem3457
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1068, %r265, %r240;
	mul.wide.s32 	%rd154, %r1068, 4;
	add.s64 	%rd156, %rd46, %rd154;
	st.shared.u32 	[%rd156], %r243;
	setp.eq.s32 	%p253, %r266, 999999999;
	@%p253 bra 	$L__BB0_155;
// %bb.223:                             // %oksrem3525
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1069, %r266, %r240;
	mul.wide.s32 	%rd157, %r1069, 4;
	add.s64 	%rd159, %rd46, %rd157;
	st.shared.u32 	[%rd159], %r244;
	setp.eq.s32 	%p254, %r267, 999999999;
	@%p254 bra 	$L__BB0_156;
// %bb.224:                             // %oksrem3593
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1070, %r267, %r240;
	mul.wide.s32 	%rd160, %r1070, 4;
	add.s64 	%rd162, %rd46, %rd160;
	st.shared.u32 	[%rd162], %r245;
	setp.eq.s32 	%p255, %r268, 999999999;
	@%p255 bra 	$L__BB0_157;
// %bb.225:                             // %oksrem3661
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1071, %r268, %r240;
	mul.wide.s32 	%rd163, %r1071, 4;
	add.s64 	%rd165, %rd46, %rd163;
	st.shared.u32 	[%rd165], %r246;
	setp.eq.s32 	%p256, %r269, 999999999;
	@%p256 bra 	$L__BB0_158;
// %bb.226:                             // %oksrem3729
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1072, %r269, %r240;
	mul.wide.s32 	%rd166, %r1072, 4;
	add.s64 	%rd168, %rd46, %rd166;
	st.shared.u32 	[%rd168], %r247;
	setp.eq.s32 	%p257, %r270, 999999999;
	@%p257 bra 	$L__BB0_159;
// %bb.227:                             // %oksrem3797
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1073, %r270, %r240;
	mul.wide.s32 	%rd169, %r1073, 4;
	add.s64 	%rd171, %rd46, %rd169;
	st.shared.u32 	[%rd171], %r248;
	setp.eq.s32 	%p258, %r271, 999999999;
	@%p258 bra 	$L__BB0_160;
// %bb.228:                             // %oksrem3865
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1074, %r271, %r240;
	mul.wide.s32 	%rd172, %r1074, 4;
	add.s64 	%rd174, %rd46, %rd172;
	st.shared.u32 	[%rd174], %r249;
	setp.eq.s32 	%p259, %r272, 999999999;
	@%p259 bra 	$L__BB0_161;
// %bb.229:                             // %oksrem3933
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1075, %r272, %r240;
	mul.wide.s32 	%rd175, %r1075, 4;
	add.s64 	%rd177, %rd46, %rd175;
	st.shared.u32 	[%rd177], %r250;
	setp.eq.s32 	%p260, %r273, 999999999;
	@%p260 bra 	$L__BB0_162;
// %bb.230:                             // %oksrem4001
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1076, %r273, %r240;
	mul.wide.s32 	%rd178, %r1076, 4;
	add.s64 	%rd180, %rd46, %rd178;
	st.shared.u32 	[%rd180], %r251;
	setp.eq.s32 	%p261, %r274, 999999999;
	@%p261 bra 	$L__BB0_163;
// %bb.231:                             // %oksrem4069
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1077, %r274, %r240;
	mul.wide.s32 	%rd181, %r1077, 4;
	add.s64 	%rd183, %rd46, %rd181;
	st.shared.u32 	[%rd183], %r252;
	setp.eq.s32 	%p262, %r275, 999999999;
	@%p262 bra 	$L__BB0_164;
// %bb.232:                             // %oksrem4137
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1078, %r275, %r240;
	mul.wide.s32 	%rd184, %r1078, 4;
	add.s64 	%rd186, %rd46, %rd184;
	st.shared.u32 	[%rd186], %r253;
	setp.eq.s32 	%p263, %r276, 999999999;
	@%p263 bra 	$L__BB0_165;
// %bb.233:                             // %oksrem4205
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1079, %r276, %r240;
	mul.wide.s32 	%rd187, %r1079, 4;
	add.s64 	%rd189, %rd46, %rd187;
	st.shared.u32 	[%rd189], %r254;
	setp.eq.s32 	%p264, %r277, 999999999;
	@%p264 bra 	$L__BB0_166;
// %bb.234:                             // %oksrem4273
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1080, %r277, %r240;
	mul.wide.s32 	%rd190, %r1080, 4;
	add.s64 	%rd192, %rd46, %rd190;
	st.shared.u32 	[%rd192], %r255;
	setp.eq.s32 	%p265, %r278, 999999999;
	@%p265 bra 	$L__BB0_167;
// %bb.235:                             // %oksrem4341
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1081, %r278, %r240;
	mul.wide.s32 	%rd193, %r1081, 4;
	add.s64 	%rd195, %rd46, %rd193;
	st.shared.u32 	[%rd195], %r256;
	setp.eq.s32 	%p266, %r279, 999999999;
	@%p266 bra 	$L__BB0_168;
// %bb.236:                             // %oksrem4409
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1082, %r279, %r240;
	mul.wide.s32 	%rd196, %r1082, 4;
	add.s64 	%rd198, %rd46, %rd196;
	st.shared.u32 	[%rd198], %r257;
	setp.eq.s32 	%p267, %r280, 999999999;
	@%p267 bra 	$L__BB0_169;
// %bb.237:                             // %oksrem4477
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1083, %r280, %r240;
	mul.wide.s32 	%rd199, %r1083, 4;
	add.s64 	%rd201, %rd46, %rd199;
	st.shared.u32 	[%rd201], %r258;
	setp.eq.s32 	%p268, %r281, 999999999;
	@%p268 bra 	$L__BB0_170;
// %bb.238:                             // %oksrem4545
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1084, %r281, %r240;
	mul.wide.s32 	%rd202, %r1084, 4;
	add.s64 	%rd204, %rd46, %rd202;
	st.shared.u32 	[%rd204], %r259;
	setp.eq.s32 	%p269, %r282, 999999999;
	@%p269 bra 	$L__BB0_171;
// %bb.239:                             // %oksrem4613
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1085, %r282, %r240;
	mul.wide.s32 	%rd205, %r1085, 4;
	add.s64 	%rd207, %rd46, %rd205;
	st.shared.u32 	[%rd207], %r260;
	setp.eq.s32 	%p270, %r283, 999999999;
	@%p270 bra 	$L__BB0_172;
// %bb.240:                             // %oksrem4681
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1086, %r283, %r240;
	mul.wide.s32 	%rd208, %r1086, 4;
	add.s64 	%rd210, %rd46, %rd208;
	st.shared.u32 	[%rd210], %r261;
	setp.eq.s32 	%p271, %r284, 999999999;
	@%p271 bra 	$L__BB0_173;
// %bb.241:                             // %oksrem4750
                                        //   in Loop: Header=BB0_150 Depth=1
	selp.b32 	%r1087, 0, %r262, %p272;
	add.s32 	%r1088, %r284, %r240;
	mul.wide.s32 	%rd211, %r1088, 4;
	add.s64 	%rd213, %rd46, %rd211;
	st.shared.u32 	[%rd213], %r1087;
	setp.eq.s32 	%p273, %r285, 999999999;
	@%p273 bra 	$L__BB0_174;
// %bb.242:                             // %oksrem4818
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1089, %r285, %r240;
	mul.wide.s32 	%rd214, %r1089, 4;
	add.s64 	%rd216, %rd46, %rd214;
	mov.u32 	%r1090, 0;
	st.shared.u32 	[%rd216], %r1090;
	setp.eq.s32 	%p274, %r286, 999999999;
	@%p274 bra 	$L__BB0_175;
// %bb.243:                             // %oksrem4885
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1092, %r286, %r240;
	mul.wide.s32 	%rd217, %r1092, 4;
	add.s64 	%rd219, %rd46, %rd217;
	st.shared.u32 	[%rd219], %r1090;
	bar.sync 	0;
	mov.u32 	%r3653, %r1090;
	mov.u32 	%r3654, %r1090;
	mov.u32 	%r3655, %r1090;
	mov.u32 	%r3656, %r1090;
	mov.u32 	%r3657, %r1090;
	mov.u32 	%r3658, %r1090;
	mov.u32 	%r3659, %r1090;
	mov.u32 	%r3660, %r1090;
	mov.u32 	%r3661, %r1090;
	mov.u32 	%r3662, %r1090;
	mov.u32 	%r3663, %r1090;
	mov.u32 	%r3664, %r1090;
	mov.u32 	%r3665, %r1090;
	mov.u32 	%r3666, %r1090;
	mov.u32 	%r3667, %r1090;
	mov.u32 	%r3668, %r1090;
	mov.u32 	%r3669, %r1090;
	mov.u32 	%r3670, %r1090;
	mov.u32 	%r3671, %r1090;
	mov.u32 	%r3672, %r1090;
	mov.u32 	%r3673, %r1090;
	mov.u32 	%r3674, %r1090;
	mov.u32 	%r3675, %r1090;
	mov.u32 	%r3676, %r1090;
	@%p91 bra 	$L__BB0_176;
// %bb.244:                             // %oksrem4965
                                        //   in Loop: Header=BB0_150 Depth=1
	cvt.u16.u32 	%rs82, %r239;
	mul.hi.s16 	%rs83, %rs82, 10923;
	shr.u16 	%rs84, %rs83, 15;
	shr.s16 	%rs85, %rs83, 2;
	add.s16 	%rs86, %rs85, %rs84;
	mul.lo.s16 	%rs87, %rs86, 24;
	sub.s16 	%rs88, %rs82, %rs87;
	cvt.s32.s16 	%r1093, %rs88;
	mul.wide.s32 	%rd220, %r1093, 4;
	add.s64 	%rd221, %rd12, %rd220;
	ld.shared.u32 	%r3653, [%rd221];
	ld.shared.u32 	%r3654, [%rd12+4];
	ld.shared.u32 	%r3655, [%rd12+8];
	ld.shared.u32 	%r3656, [%rd12+12];
	ld.shared.u32 	%r3657, [%rd12+16];
	ld.shared.u32 	%r3658, [%rd12+20];
	ld.shared.u32 	%r3659, [%rd12+24];
	ld.shared.u32 	%r3660, [%rd12+28];
	ld.shared.u32 	%r3661, [%rd12+32];
	ld.shared.u32 	%r3662, [%rd12+36];
	ld.shared.u32 	%r3663, [%rd12+40];
	ld.shared.u32 	%r3664, [%rd12+44];
	ld.shared.u32 	%r3665, [%rd12+48];
	ld.shared.u32 	%r3666, [%rd12+52];
	ld.shared.u32 	%r3667, [%rd12+56];
	ld.shared.u32 	%r3668, [%rd12+60];
	add.s16 	%rs89, %rs82, 16;
	mul.hi.s16 	%rs90, %rs89, 10923;
	shr.u16 	%rs91, %rs90, 15;
	shr.s16 	%rs92, %rs90, 2;
	add.s16 	%rs93, %rs92, %rs91;
	mul.lo.s16 	%rs94, %rs93, 24;
	sub.s16 	%rs95, %rs89, %rs94;
	cvt.s32.s16 	%r1094, %rs95;
	mul.wide.s32 	%rd222, %r1094, 4;
	add.s64 	%rd223, %rd12, %rd222;
	ld.shared.u32 	%r3669, [%rd223];
	add.s16 	%rs96, %rs82, 17;
	mul.hi.s16 	%rs97, %rs96, 10923;
	shr.u16 	%rs98, %rs97, 15;
	shr.s16 	%rs99, %rs97, 2;
	add.s16 	%rs100, %rs99, %rs98;
	mul.lo.s16 	%rs101, %rs100, 24;
	sub.s16 	%rs102, %rs96, %rs101;
	cvt.s32.s16 	%r1095, %rs102;
	mul.wide.s32 	%rd224, %r1095, 4;
	add.s64 	%rd225, %rd12, %rd224;
	ld.shared.u32 	%r3670, [%rd225];
	add.s16 	%rs103, %rs82, 18;
	mul.hi.s16 	%rs104, %rs103, 10923;
	shr.u16 	%rs105, %rs104, 15;
	shr.s16 	%rs106, %rs104, 2;
	add.s16 	%rs107, %rs106, %rs105;
	mul.lo.s16 	%rs108, %rs107, 24;
	sub.s16 	%rs109, %rs103, %rs108;
	cvt.s32.s16 	%r1096, %rs109;
	mul.wide.s32 	%rd226, %r1096, 4;
	add.s64 	%rd227, %rd12, %rd226;
	ld.shared.u32 	%r3671, [%rd227];
	add.s16 	%rs110, %rs82, 19;
	mul.hi.s16 	%rs111, %rs110, 10923;
	shr.u16 	%rs112, %rs111, 15;
	shr.s16 	%rs113, %rs111, 2;
	add.s16 	%rs114, %rs113, %rs112;
	mul.lo.s16 	%rs115, %rs114, 24;
	sub.s16 	%rs116, %rs110, %rs115;
	cvt.s32.s16 	%r1097, %rs116;
	mul.wide.s32 	%rd228, %r1097, 4;
	add.s64 	%rd229, %rd12, %rd228;
	ld.shared.u32 	%r3672, [%rd229];
	add.s16 	%rs117, %rs82, 20;
	mul.hi.s16 	%rs118, %rs117, 10923;
	shr.u16 	%rs119, %rs118, 15;
	shr.s16 	%rs120, %rs118, 2;
	add.s16 	%rs121, %rs120, %rs119;
	mul.lo.s16 	%rs122, %rs121, 24;
	sub.s16 	%rs123, %rs117, %rs122;
	cvt.s32.s16 	%r1098, %rs123;
	mul.wide.s32 	%rd230, %r1098, 4;
	add.s64 	%rd231, %rd12, %rd230;
	ld.shared.u32 	%r3673, [%rd231];
	add.s16 	%rs124, %rs82, 21;
	mul.hi.s16 	%rs125, %rs124, 10923;
	shr.u16 	%rs126, %rs125, 15;
	shr.s16 	%rs127, %rs125, 2;
	add.s16 	%rs128, %rs127, %rs126;
	mul.lo.s16 	%rs129, %rs128, 24;
	sub.s16 	%rs130, %rs124, %rs129;
	cvt.s32.s16 	%r1099, %rs130;
	mul.wide.s32 	%rd232, %r1099, 4;
	add.s64 	%rd233, %rd12, %rd232;
	ld.shared.u32 	%r3674, [%rd233];
	add.s16 	%rs131, %rs82, 22;
	mul.hi.s16 	%rs132, %rs131, 10923;
	shr.u16 	%rs133, %rs132, 15;
	shr.s16 	%rs134, %rs132, 2;
	add.s16 	%rs135, %rs134, %rs133;
	mul.lo.s16 	%rs136, %rs135, 24;
	sub.s16 	%rs137, %rs131, %rs136;
	cvt.s32.s16 	%r1100, %rs137;
	mul.wide.s32 	%rd234, %r1100, 4;
	add.s64 	%rd235, %rd12, %rd234;
	ld.shared.u32 	%r3675, [%rd235];
	add.s16 	%rs138, %rs82, 23;
	mul.hi.s16 	%rs139, %rs138, 10923;
	shr.u16 	%rs140, %rs139, 15;
	shr.s16 	%rs141, %rs139, 2;
	add.s16 	%rs142, %rs141, %rs140;
	mul.lo.s16 	%rs143, %rs142, 24;
	sub.s16 	%rs144, %rs138, %rs143;
	cvt.s32.s16 	%r1101, %rs144;
	mul.wide.s32 	%rd236, %r1101, 4;
	add.s64 	%rd237, %rd12, %rd236;
	ld.shared.u32 	%r3676, [%rd237];
$L__BB0_176:                            // %L13969
                                        //   in Loop: Header=BB0_150 Depth=1
	bar.sync 	0;
	mul.lo.s32 	%r1103, %r121, 589824;
	add.s32 	%r146, %r118, %r1103;
	add.s32 	%r147, %r119, %r1103;
	mov.u32 	%r3677, %r1090;
	bra.uni 	$L__BB0_177;
$L__BB0_182:                            // %L19809
                                        //   in Loop: Header=BB0_177 Depth=2
	add.s32 	%r121, %r121, 1;
	bar.sync 	0;
	add.s32 	%r3677, %r3677, 589824;
	setp.ne.s32 	%p293, %r3677, 3538944;
	@%p293 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_183;
$L__BB0_177:                            // %L13995
                                        //   Parent Loop BB0_150 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p277, %r3677, 0;
	selp.b32 	%r1641, %r3653, 0, %p277;
	setp.eq.s32 	%p278, %r3677, 589824;
	selp.b32 	%r1642, %r3657, %r1641, %p278;
	setp.eq.s32 	%p279, %r3677, 1179648;
	selp.b32 	%r1643, %r3661, %r1642, %p279;
	setp.eq.s32 	%p280, %r3677, 1769472;
	selp.b32 	%r1644, %r3665, %r1643, %p280;
	setp.eq.s32 	%p281, %r3677, 2359296;
	selp.b32 	%r1645, %r3669, %r1644, %p281;
	setp.eq.s32 	%p282, %r3677, 2949120;
	selp.b32 	%r1646, %r3673, %r1645, %p282;
	selp.b32 	%r1647, %r3654, 0, %p277;
	selp.b32 	%r1648, %r3658, %r1647, %p278;
	selp.b32 	%r1649, %r3662, %r1648, %p279;
	selp.b32 	%r1650, %r3666, %r1649, %p280;
	selp.b32 	%r1651, %r3670, %r1650, %p281;
	selp.b32 	%r1652, %r3674, %r1651, %p282;
	selp.b32 	%r1653, %r3655, 0, %p277;
	selp.b32 	%r1654, %r3659, %r1653, %p278;
	selp.b32 	%r1655, %r3663, %r1654, %p279;
	selp.b32 	%r1656, %r3667, %r1655, %p280;
	selp.b32 	%r1657, %r3671, %r1656, %p281;
	selp.b32 	%r1658, %r3675, %r1657, %p282;
	selp.b32 	%r1659, %r3656, 0, %p277;
	selp.b32 	%r1660, %r3660, %r1659, %p278;
	selp.b32 	%r1661, %r3664, %r1660, %p279;
	selp.b32 	%r1662, %r3668, %r1661, %p280;
	selp.b32 	%r1663, %r3672, %r1662, %p281;
	selp.b32 	%r1664, %r3676, %r1663, %p282;
	mov.u16 	%rs182, 25600;
	// begin inline asm
	mov.b32 %r1109, {%rs182, %rs182};
	// end inline asm
	mov.u16 	%rs184, 21504;
	// begin inline asm
	mov.b32 %r1120, {%rs184, %rs184};
	// end inline asm
	xor.b32  	%r1108, %r1646, -2004318072;
	mov.u32 	%r1245, 983055;
	// begin inline asm
	lop3.b32 %r1106, %r1245, %r1108, %r1109, 202;
	// end inline asm
	mov.u16 	%rs188, 18432;
	// begin inline asm
	mov.b32 %r1110, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1111, %r1109, %r1110;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1114, %r1106, %r1111;
	// end inline asm
	mov.u32 	%r1256, 15728880;
	// begin inline asm
	lop3.b32 %r1117, %r1256, %r1108, %r1120, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1121, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1122, %r1120, %r1121;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1125, %r1117, %r1122;
	// end inline asm
	// begin inline asm
	mov.b32 %r1155, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r1166, {%rs184, %rs184};
	// end inline asm
	xor.b32  	%r1154, %r1652, -2004318072;
	// begin inline asm
	lop3.b32 %r1152, %r1245, %r1154, %r1155, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1156, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1157, %r1155, %r1156;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1160, %r1152, %r1157;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1163, %r1256, %r1154, %r1166, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1167, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1168, %r1166, %r1167;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1171, %r1163, %r1168;
	// end inline asm
	// begin inline asm
	mov.b32 %r1201, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r1212, {%rs184, %rs184};
	// end inline asm
	xor.b32  	%r1200, %r1658, -2004318072;
	// begin inline asm
	lop3.b32 %r1198, %r1245, %r1200, %r1201, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1202, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1203, %r1201, %r1202;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1206, %r1198, %r1203;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1209, %r1256, %r1200, %r1212, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1213, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1214, %r1212, %r1213;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1217, %r1209, %r1214;
	// end inline asm
	// begin inline asm
	mov.b32 %r1247, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r1258, {%rs184, %rs184};
	// end inline asm
	xor.b32  	%r1246, %r1664, -2004318072;
	// begin inline asm
	lop3.b32 %r1244, %r1245, %r1246, %r1247, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1248, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1249, %r1247, %r1248;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1252, %r1244, %r1249;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1255, %r1256, %r1246, %r1258, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1259, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1260, %r1258, %r1259;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1263, %r1255, %r1260;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1114;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1288, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1125;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1291, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1160;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1294, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1171;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1297, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1206;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1300, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1217;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1303, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1252;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1306, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1263;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1309, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1375, %r1372}, {%r375, %r378}, {%r1288}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1384, %r1381}, {%r375, %r378}, {%r1291}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1393, %r1390}, {%r375, %r378}, {%r1294}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1402, %r1399}, {%r375, %r378}, {%r1297}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1411, %r1408}, {%r375, %r378}, {%r1300}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1420, %r1417}, {%r375, %r378}, {%r1303}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1429, %r1426}, {%r375, %r378}, {%r1306}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1438, %r1435}, {%r375, %r378}, {%r1309}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1368, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1370, %r1368, %r1372;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1373, %r427, %r1375, %r1370;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1377, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1379, %r1377, %r1381;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1382, %r427, %r1384, %r1379;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1386, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1388, %r1386, %r1390;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1391, %r427, %r1393, %r1388;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1395, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1397, %r1395, %r1399;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1400, %r427, %r1402, %r1397;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1404, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1406, %r1404, %r1408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1409, %r427, %r1411, %r1406;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1413, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1415, %r1413, %r1417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1418, %r427, %r1420, %r1415;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1422, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1424, %r1422, %r1426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1427, %r427, %r1429, %r1424;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1431, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1433, %r1431, %r1435;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1436, %r427, %r1438, %r1433;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1440, %r430, %r1375;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1443, %r427, %r1372, %r1440;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1447, %r430, %r1384;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1450, %r427, %r1381, %r1447;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1454, %r430, %r1393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1457, %r427, %r1390, %r1454;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1461, %r430, %r1402;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1464, %r427, %r1399, %r1461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1468, %r430, %r1411;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1471, %r427, %r1408, %r1468;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1475, %r430, %r1420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1478, %r427, %r1417, %r1475;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1482, %r430, %r1429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1485, %r427, %r1426, %r1482;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1489, %r430, %r1438;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1492, %r427, %r1435, %r1489;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1496, %r1497}, {%r471, %r477, %r474, %r480}, {%r1373, %r1443}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1506, %r1507}, {%r471, %r477, %r474, %r480}, {%r1382, %r1450}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1516, %r1517}, {%r471, %r477, %r474, %r480}, {%r1391, %r1457}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1526, %r1527}, {%r471, %r477, %r474, %r480}, {%r1400, %r1464}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1536, %r1537}, {%r471, %r477, %r474, %r480}, {%r1409, %r1471}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1546, %r1547}, {%r471, %r477, %r474, %r480}, {%r1418, %r1478}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1556, %r1557}, {%r471, %r477, %r474, %r480}, {%r1427, %r1485}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1566, %r1567}, {%r471, %r477, %r474, %r480}, {%r1436, %r1492}, {%r1090, %r1090};
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r3679, %r1090;
	mov.u32 	%r3680, %r1090;
	mov.u32 	%r3681, %r1090;
	mov.u32 	%r3682, %r1090;
	@%p276 bra 	$L__BB0_245;
	bra.uni 	$L__BB0_178;
$L__BB0_245:                            // %oksrem6386
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3679, [%rd7];
	ld.shared.u32 	%r3680, [%rd8];
	ld.shared.u32 	%r3681, [%rd9];
	ld.shared.u32 	%r3682, [%rd10];
$L__BB0_178:                            // %L15625
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1700, %r1697}, {%r489, %r492}, {%r3679}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1709, %r1706}, {%r489, %r492}, {%r3680}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1718, %r1715}, {%r489, %r492}, {%r3681}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1727, %r1724}, {%r489, %r492}, {%r3682}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1693, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1695, %r1693, %r1697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1698, %r541, %r1700, %r1695;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1702, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1704, %r1702, %r1706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1707, %r541, %r1709, %r1704;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1711, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1713, %r1711, %r1715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1716, %r541, %r1718, %r1713;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1720, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1722, %r1720, %r1724;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1725, %r541, %r1727, %r1722;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1729, %r544, %r1700;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1732, %r541, %r1697, %r1729;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1736, %r544, %r1709;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1739, %r541, %r1706, %r1736;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1743, %r544, %r1718;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1746, %r541, %r1715, %r1743;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1750, %r544, %r1727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1753, %r541, %r1724, %r1750;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1757, %r1758}, {%r585, %r591, %r588, %r594}, {%r1698, %r1732}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1767, %r1768}, {%r585, %r591, %r588, %r594}, {%r1707, %r1739}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1777, %r1778}, {%r585, %r591, %r588, %r594}, {%r1716, %r1746}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1787, %r1788}, {%r585, %r591, %r588, %r594}, {%r1725, %r1753}, {%r1090, %r1090};
	// end inline asm
	mov.u32 	%r3683, %r1090;
	mov.u32 	%r3684, %r1090;
	mov.u32 	%r3685, %r1090;
	mov.u32 	%r3686, %r1090;
	@%p276 bra 	$L__BB0_246;
	bra.uni 	$L__BB0_179;
$L__BB0_246:                            // %oksrem6991
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3683, [%rd13];
	ld.shared.u32 	%r3684, [%rd14];
	ld.shared.u32 	%r3685, [%rd15];
	ld.shared.u32 	%r3686, [%rd16];
$L__BB0_179:                            // %L16843
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1871, %r1868}, {%r489, %r492}, {%r3683}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1880, %r1877}, {%r489, %r492}, {%r3684}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1889, %r1886}, {%r489, %r492}, {%r3685}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1898, %r1895}, {%r489, %r492}, {%r3686}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1864, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1866, %r1864, %r1868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1869, %r541, %r1871, %r1866;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1873, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1875, %r1873, %r1877;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1878, %r541, %r1880, %r1875;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1882, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1884, %r1882, %r1886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r541, %r1889, %r1884;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1891, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1893, %r1891, %r1895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1896, %r541, %r1898, %r1893;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1900, %r544, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1903, %r541, %r1868, %r1900;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1907, %r544, %r1880;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1910, %r541, %r1877, %r1907;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1914, %r544, %r1889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1917, %r541, %r1886, %r1914;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1921, %r544, %r1898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r541, %r1895, %r1921;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1928, %r1929}, {%r585, %r591, %r588, %r594}, {%r1869, %r1903}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1938, %r1939}, {%r585, %r591, %r588, %r594}, {%r1878, %r1910}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1948, %r1949}, {%r585, %r591, %r588, %r594}, {%r1887, %r1917}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1958, %r1959}, {%r585, %r591, %r588, %r594}, {%r1896, %r1924}, {%r1090, %r1090};
	// end inline asm
	mov.u32 	%r3687, %r1090;
	mov.u32 	%r3688, %r1090;
	mov.u32 	%r3689, %r1090;
	mov.u32 	%r3690, %r1090;
	@%p276 bra 	$L__BB0_247;
	bra.uni 	$L__BB0_180;
$L__BB0_247:                            // %oksrem7596
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3687, [%rd17];
	ld.shared.u32 	%r3688, [%rd18];
	ld.shared.u32 	%r3689, [%rd19];
	ld.shared.u32 	%r3690, [%rd20];
$L__BB0_180:                            // %L18061
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2042, %r2039}, {%r489, %r492}, {%r3687}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2051, %r2048}, {%r489, %r492}, {%r3688}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2060, %r2057}, {%r489, %r492}, {%r3689}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2069, %r2066}, {%r489, %r492}, {%r3690}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2035, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2037, %r2035, %r2039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2040, %r541, %r2042, %r2037;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2044, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2046, %r2044, %r2048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2049, %r541, %r2051, %r2046;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2053, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2055, %r2053, %r2057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2058, %r541, %r2060, %r2055;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2062, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2064, %r2062, %r2066;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2067, %r541, %r2069, %r2064;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2071, %r544, %r2042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2074, %r541, %r2039, %r2071;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2078, %r544, %r2051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2081, %r541, %r2048, %r2078;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2085, %r544, %r2060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2088, %r541, %r2057, %r2085;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2092, %r544, %r2069;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2095, %r541, %r2066, %r2092;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2099, %r2100}, {%r585, %r591, %r588, %r594}, {%r2040, %r2074}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2109, %r2110}, {%r585, %r591, %r588, %r594}, {%r2049, %r2081}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2119, %r2120}, {%r585, %r591, %r588, %r594}, {%r2058, %r2088}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2129, %r2130}, {%r585, %r591, %r588, %r594}, {%r2067, %r2095}, {%r1090, %r1090};
	// end inline asm
	mov.u32 	%r3691, %r1090;
	mov.u32 	%r3692, %r1090;
	mov.u32 	%r3693, %r1090;
	mov.u32 	%r3694, %r1090;
	@%p276 bra 	$L__BB0_248;
	bra.uni 	$L__BB0_181;
$L__BB0_248:                            // %oksrem8201
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3691, [%rd21];
	ld.shared.u32 	%r3692, [%rd22];
	ld.shared.u32 	%r3693, [%rd23];
	ld.shared.u32 	%r3694, [%rd24];
$L__BB0_181:                            // %L19279
                                        //   in Loop: Header=BB0_177 Depth=2
	mov.u32 	%r1832, 671098880;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2213, %r2210}, {%r489, %r492}, {%r3691}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2222, %r2219}, {%r489, %r492}, {%r3692}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2231, %r2228}, {%r489, %r492}, {%r3693}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2240, %r2237}, {%r489, %r492}, {%r3694}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2206, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2208, %r2206, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2211, %r541, %r2213, %r2208;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2215, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2217, %r2215, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2220, %r541, %r2222, %r2217;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2224, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2226, %r2224, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2229, %r541, %r2231, %r2226;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2233, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2235, %r2233, %r2237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2238, %r541, %r2240, %r2235;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2242, %r544, %r2213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2245, %r541, %r2210, %r2242;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2249, %r544, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2252, %r541, %r2219, %r2249;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2256, %r544, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2259, %r541, %r2228, %r2256;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2263, %r544, %r2240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2266, %r541, %r2237, %r2263;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2270, %r2271}, {%r585, %r591, %r588, %r594}, {%r2211, %r2245}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2280, %r2281}, {%r585, %r591, %r588, %r594}, {%r2220, %r2252}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2290, %r2291}, {%r585, %r591, %r588, %r594}, {%r2229, %r2259}, {%r1090, %r1090};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2300, %r2301}, {%r585, %r591, %r588, %r594}, {%r2238, %r2266}, {%r1090, %r1090};
	// end inline asm
	@%p276 bra 	$L__BB0_249;
	bra.uni 	$L__BB0_182;
$L__BB0_249:                            // %pass8775
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r1797, %r1757, %r1757;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1816, %r1767, %r1767;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1800, %r1758, %r1758, %r1797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1819, %r1768, %r1768, %r1816;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1968, %r1928, %r1928;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1987, %r1938, %r1938;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1804, %r1777, %r1777, %r1800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r1787, %r1787, %r1819;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1971, %r1929, %r1929, %r1968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1990, %r1939, %r1939, %r1987;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2139, %r2099, %r2099;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2158, %r2109, %r2109;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1808, %r1778, %r1778, %r1804;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1827, %r1788, %r1788, %r1823;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1975, %r1948, %r1948, %r1971;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1994, %r1958, %r1958, %r1990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2142, %r2100, %r2100, %r2139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2161, %r2110, %r2110, %r2158;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1812, %r1832, %r1808, %r1090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1831, %r1832, %r1827, %r1090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1979, %r1949, %r1949, %r1975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1998, %r1959, %r1959, %r1994;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2146, %r2119, %r2119, %r2142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2165, %r2129, %r2129, %r2161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1983, %r1832, %r1979, %r1812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2002, %r1832, %r1998, %r1831;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2150, %r2120, %r2120, %r2146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2169, %r2130, %r2130, %r2165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2154, %r1832, %r2150, %r1983;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2173, %r1832, %r2169, %r2002;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2310, %r2270, %r2270;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2313, %r2271, %r2271, %r2310;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2317, %r2290, %r2290, %r2313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2321, %r2291, %r2291, %r2317;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2325, %r1832, %r2321, %r2154;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2329, %r2280, %r2280;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2332, %r2281, %r2281, %r2329;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2336, %r2300, %r2300, %r2332;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2340, %r2301, %r2301, %r2336;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2344, %r1832, %r2340, %r2173;
	// end inline asm
	add.s32 	%r2348, %r147, %r3677;
	cvt.s64.s32 	%rd238, %r2348;
	add.s64 	%rd239, %rd238, %rd11;
	mul.hi.s64 	%rd240, %rd239, 1024819115206086201;
	shr.u64 	%rd241, %rd240, 63;
	shr.s64 	%rd242, %rd240, 24;
	add.s64 	%rd243, %rd242, %rd241;
	setp.lt.s64 	%p287, %rd239, 0;
	mul.lo.s64 	%rd244, %rd243, 301989888;
	setp.ne.s64 	%p288, %rd244, %rd239;
	and.pred  	%p289, %p287, %p288;
	selp.s64 	%rd245, -1, 0, %p289;
	add.s64 	%rd246, %rd243, %rd245;
	mul.lo.s64 	%rd247, %rd246, -301989888;
	add.s64 	%rd248, %rd247, %rd239;
	shl.b64 	%rd249, %rd248, 2;
	add.s64 	%rd250, %rd4, %rd249;
	st.global.u32 	[%rd250], %r2325;
	add.s32 	%r2349, %r146, %r3677;
	cvt.s64.s32 	%rd251, %r2349;
	add.s64 	%rd252, %rd251, %rd11;
	mul.hi.s64 	%rd253, %rd252, 1024819115206086201;
	shr.u64 	%rd254, %rd253, 63;
	shr.s64 	%rd255, %rd253, 24;
	add.s64 	%rd256, %rd255, %rd254;
	setp.lt.s64 	%p290, %rd252, 0;
	mul.lo.s64 	%rd257, %rd256, 301989888;
	setp.ne.s64 	%p291, %rd257, %rd252;
	and.pred  	%p292, %p290, %p291;
	selp.s64 	%rd258, -1, 0, %p292;
	add.s64 	%rd259, %rd256, %rd258;
	mul.lo.s64 	%rd260, %rd259, -301989888;
	add.s64 	%rd261, %rd260, %rd252;
	shl.b64 	%rd262, %rd261, 2;
	add.s64 	%rd263, %rd4, %rd262;
	st.global.u32 	[%rd263], %r2344;
	bra.uni 	$L__BB0_182;
$L__BB0_183:                            // %L19825.preheader
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r176, %r146, %r3677;
	add.s32 	%r177, %r147, %r3677;
	mov.u32 	%r2350, 0;
	mov.u32 	%r3695, %r2350;
	bra.uni 	$L__BB0_184;
$L__BB0_189:                            // %L25639
                                        //   in Loop: Header=BB0_184 Depth=2
	add.s32 	%r121, %r121, 1;
	bar.sync 	0;
	add.s32 	%r3695, %r3695, 589824;
	setp.ne.s32 	%p311, %r3695, 3538944;
	@%p311 bra 	$L__BB0_184;
	bra.uni 	$L__BB0_190;
$L__BB0_184:                            // %L19825
                                        //   Parent Loop BB0_150 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p295, %r3695, 0;
	selp.b32 	%r2888, %r3653, 0, %p295;
	setp.eq.s32 	%p296, %r3695, 589824;
	selp.b32 	%r2889, %r3657, %r2888, %p296;
	setp.eq.s32 	%p297, %r3695, 1179648;
	selp.b32 	%r2890, %r3661, %r2889, %p297;
	setp.eq.s32 	%p298, %r3695, 1769472;
	selp.b32 	%r2891, %r3665, %r2890, %p298;
	setp.eq.s32 	%p299, %r3695, 2359296;
	selp.b32 	%r2892, %r3669, %r2891, %p299;
	setp.eq.s32 	%p300, %r3695, 2949120;
	selp.b32 	%r2893, %r3673, %r2892, %p300;
	selp.b32 	%r2894, %r3654, 0, %p295;
	selp.b32 	%r2895, %r3658, %r2894, %p296;
	selp.b32 	%r2896, %r3662, %r2895, %p297;
	selp.b32 	%r2897, %r3666, %r2896, %p298;
	selp.b32 	%r2898, %r3670, %r2897, %p299;
	selp.b32 	%r2899, %r3674, %r2898, %p300;
	selp.b32 	%r2900, %r3655, 0, %p295;
	selp.b32 	%r2901, %r3659, %r2900, %p296;
	selp.b32 	%r2902, %r3663, %r2901, %p297;
	selp.b32 	%r2903, %r3667, %r2902, %p298;
	selp.b32 	%r2904, %r3671, %r2903, %p299;
	selp.b32 	%r2905, %r3675, %r2904, %p300;
	selp.b32 	%r2906, %r3656, 0, %p295;
	selp.b32 	%r2907, %r3660, %r2906, %p296;
	selp.b32 	%r2908, %r3664, %r2907, %p297;
	selp.b32 	%r2909, %r3668, %r2908, %p298;
	selp.b32 	%r2910, %r3672, %r2909, %p299;
	selp.b32 	%r2911, %r3676, %r2910, %p300;
	// begin inline asm
	mov.b32 %r2378, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r2389, {%rs184, %rs184};
	// end inline asm
	shr.u32 	%r2912, %r2893, 8;
	xor.b32  	%r2388, %r2912, 8947848;
	// begin inline asm
	lop3.b32 %r2375, %r1245, %r2388, %r2378, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2379, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2380, %r2378, %r2379;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2383, %r2375, %r2380;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2386, %r1256, %r2388, %r2389, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2390, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2391, %r2389, %r2390;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2394, %r2386, %r2391;
	// end inline asm
	// begin inline asm
	mov.b32 %r2424, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r2435, {%rs184, %rs184};
	// end inline asm
	shr.u32 	%r2913, %r2899, 8;
	xor.b32  	%r2434, %r2913, 8947848;
	// begin inline asm
	lop3.b32 %r2421, %r1245, %r2434, %r2424, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2425, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2426, %r2424, %r2425;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2429, %r2421, %r2426;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2432, %r1256, %r2434, %r2435, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2436, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2437, %r2435, %r2436;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2440, %r2432, %r2437;
	// end inline asm
	// begin inline asm
	mov.b32 %r2470, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r2481, {%rs184, %rs184};
	// end inline asm
	shr.u32 	%r2914, %r2905, 8;
	xor.b32  	%r2480, %r2914, 8947848;
	// begin inline asm
	lop3.b32 %r2467, %r1245, %r2480, %r2470, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2471, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2472, %r2470, %r2471;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2475, %r2467, %r2472;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2478, %r1256, %r2480, %r2481, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2482, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2483, %r2481, %r2482;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2486, %r2478, %r2483;
	// end inline asm
	// begin inline asm
	mov.b32 %r2516, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r2527, {%rs184, %rs184};
	// end inline asm
	shr.u32 	%r2915, %r2911, 8;
	xor.b32  	%r2526, %r2915, 8947848;
	// begin inline asm
	lop3.b32 %r2513, %r1245, %r2526, %r2516, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2517, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2518, %r2516, %r2517;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2521, %r2513, %r2518;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2524, %r1256, %r2526, %r2527, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2528, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2529, %r2527, %r2528;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2532, %r2524, %r2529;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2383;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2535, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2394;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2538, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2429;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2541, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2440;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2544, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2475;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2547, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2486;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2550, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2521;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2553, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2532;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2556, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2622, %r2619}, {%r375, %r378}, {%r2535}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2631, %r2628}, {%r375, %r378}, {%r2538}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2640, %r2637}, {%r375, %r378}, {%r2541}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2649, %r2646}, {%r375, %r378}, {%r2544}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2658, %r2655}, {%r375, %r378}, {%r2547}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2667, %r2664}, {%r375, %r378}, {%r2550}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2676, %r2673}, {%r375, %r378}, {%r2553}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2685, %r2682}, {%r375, %r378}, {%r2556}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2615, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2617, %r2615, %r2619;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2620, %r427, %r2622, %r2617;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2624, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2626, %r2624, %r2628;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2629, %r427, %r2631, %r2626;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2633, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2635, %r2633, %r2637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2638, %r427, %r2640, %r2635;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2642, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2644, %r2642, %r2646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2647, %r427, %r2649, %r2644;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2651, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2653, %r2651, %r2655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2656, %r427, %r2658, %r2653;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2660, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2662, %r2660, %r2664;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2665, %r427, %r2667, %r2662;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2669, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2671, %r2669, %r2673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2674, %r427, %r2676, %r2671;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2678, %r430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2680, %r2678, %r2682;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2683, %r427, %r2685, %r2680;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2687, %r430, %r2622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2690, %r427, %r2619, %r2687;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2694, %r430, %r2631;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2697, %r427, %r2628, %r2694;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2701, %r430, %r2640;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2704, %r427, %r2637, %r2701;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2708, %r430, %r2649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2711, %r427, %r2646, %r2708;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2715, %r430, %r2658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2718, %r427, %r2655, %r2715;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2722, %r430, %r2667;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2725, %r427, %r2664, %r2722;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2729, %r430, %r2676;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2732, %r427, %r2673, %r2729;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2736, %r430, %r2685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2739, %r427, %r2682, %r2736;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2743, %r2744}, {%r471, %r477, %r474, %r480}, {%r2620, %r2690}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2753, %r2754}, {%r471, %r477, %r474, %r480}, {%r2629, %r2697}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2763, %r2764}, {%r471, %r477, %r474, %r480}, {%r2638, %r2704}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2773, %r2774}, {%r471, %r477, %r474, %r480}, {%r2647, %r2711}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2783, %r2784}, {%r471, %r477, %r474, %r480}, {%r2656, %r2718}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2793, %r2794}, {%r471, %r477, %r474, %r480}, {%r2665, %r2725}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2803, %r2804}, {%r471, %r477, %r474, %r480}, {%r2674, %r2732}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2813, %r2814}, {%r471, %r477, %r474, %r480}, {%r2683, %r2739}, {%r2350, %r2350};
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r3697, %r2350;
	mov.u32 	%r3698, %r2350;
	mov.u32 	%r3699, %r2350;
	mov.u32 	%r3700, %r2350;
	@%p276 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_185;
$L__BB0_250:                            // %oksrem9024
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3700, [%rd7];
	ld.shared.u32 	%r3699, [%rd8];
	ld.shared.u32 	%r3698, [%rd9];
	ld.shared.u32 	%r3697, [%rd10];
$L__BB0_185:                            // %L21455
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2951, %r2948}, {%r489, %r492}, {%r3700}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2960, %r2957}, {%r489, %r492}, {%r3699}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2969, %r2966}, {%r489, %r492}, {%r3698}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2978, %r2975}, {%r489, %r492}, {%r3697}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2944, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2946, %r2944, %r2948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2949, %r541, %r2951, %r2946;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2953, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2955, %r2953, %r2957;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2958, %r541, %r2960, %r2955;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2962, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2964, %r2962, %r2966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2967, %r541, %r2969, %r2964;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2971, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2973, %r2971, %r2975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2976, %r541, %r2978, %r2973;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2980, %r544, %r2951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2983, %r541, %r2948, %r2980;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2987, %r544, %r2960;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2990, %r541, %r2957, %r2987;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2994, %r544, %r2969;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2997, %r541, %r2966, %r2994;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3001, %r544, %r2978;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3004, %r541, %r2975, %r3001;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3008, %r3009}, {%r585, %r591, %r588, %r594}, {%r2949, %r2983}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3018, %r3019}, {%r585, %r591, %r588, %r594}, {%r2958, %r2990}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3028, %r3029}, {%r585, %r591, %r588, %r594}, {%r2967, %r2997}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3038, %r3039}, {%r585, %r591, %r588, %r594}, {%r2976, %r3004}, {%r2350, %r2350};
	// end inline asm
	mov.u32 	%r3701, %r2350;
	mov.u32 	%r3702, %r2350;
	mov.u32 	%r3703, %r2350;
	mov.u32 	%r3704, %r2350;
	@%p276 bra 	$L__BB0_251;
	bra.uni 	$L__BB0_186;
$L__BB0_251:                            // %oksrem9629
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3704, [%rd13];
	ld.shared.u32 	%r3703, [%rd14];
	ld.shared.u32 	%r3702, [%rd15];
	ld.shared.u32 	%r3701, [%rd16];
$L__BB0_186:                            // %L22673
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3122, %r3119}, {%r489, %r492}, {%r3704}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3131, %r3128}, {%r489, %r492}, {%r3703}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3140, %r3137}, {%r489, %r492}, {%r3702}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3149, %r3146}, {%r489, %r492}, {%r3701}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3115, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3117, %r3115, %r3119;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3120, %r541, %r3122, %r3117;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3124, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3126, %r3124, %r3128;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3129, %r541, %r3131, %r3126;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3133, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3135, %r3133, %r3137;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3138, %r541, %r3140, %r3135;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3142, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3144, %r3142, %r3146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3147, %r541, %r3149, %r3144;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3151, %r544, %r3122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3154, %r541, %r3119, %r3151;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3158, %r544, %r3131;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3161, %r541, %r3128, %r3158;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3165, %r544, %r3140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3168, %r541, %r3137, %r3165;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3172, %r544, %r3149;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3175, %r541, %r3146, %r3172;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3179, %r3180}, {%r585, %r591, %r588, %r594}, {%r3120, %r3154}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3189, %r3190}, {%r585, %r591, %r588, %r594}, {%r3129, %r3161}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3199, %r3200}, {%r585, %r591, %r588, %r594}, {%r3138, %r3168}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3209, %r3210}, {%r585, %r591, %r588, %r594}, {%r3147, %r3175}, {%r2350, %r2350};
	// end inline asm
	mov.u32 	%r3705, %r2350;
	mov.u32 	%r3706, %r2350;
	mov.u32 	%r3707, %r2350;
	mov.u32 	%r3708, %r2350;
	@%p276 bra 	$L__BB0_252;
	bra.uni 	$L__BB0_187;
$L__BB0_252:                            // %oksrem10234
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3708, [%rd17];
	ld.shared.u32 	%r3707, [%rd18];
	ld.shared.u32 	%r3706, [%rd19];
	ld.shared.u32 	%r3705, [%rd20];
$L__BB0_187:                            // %L23891
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3293, %r3290}, {%r489, %r492}, {%r3708}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3302, %r3299}, {%r489, %r492}, {%r3707}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3311, %r3308}, {%r489, %r492}, {%r3706}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3320, %r3317}, {%r489, %r492}, {%r3705}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3286, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3288, %r3286, %r3290;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3291, %r541, %r3293, %r3288;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3295, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3297, %r3295, %r3299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3300, %r541, %r3302, %r3297;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3304, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3306, %r3304, %r3308;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3309, %r541, %r3311, %r3306;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3313, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3315, %r3313, %r3317;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3318, %r541, %r3320, %r3315;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3322, %r544, %r3293;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3325, %r541, %r3290, %r3322;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3329, %r544, %r3302;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3332, %r541, %r3299, %r3329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3336, %r544, %r3311;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3339, %r541, %r3308, %r3336;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3343, %r544, %r3320;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3346, %r541, %r3317, %r3343;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3350, %r3351}, {%r585, %r591, %r588, %r594}, {%r3291, %r3325}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3360, %r3361}, {%r585, %r591, %r588, %r594}, {%r3300, %r3332}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3370, %r3371}, {%r585, %r591, %r588, %r594}, {%r3309, %r3339}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3380, %r3381}, {%r585, %r591, %r588, %r594}, {%r3318, %r3346}, {%r2350, %r2350};
	// end inline asm
	mov.u32 	%r3709, %r2350;
	mov.u32 	%r3710, %r2350;
	mov.u32 	%r3711, %r2350;
	mov.u32 	%r3712, %r2350;
	@%p276 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_188;
$L__BB0_253:                            // %oksrem10839
                                        //   in Loop: Header=BB0_184 Depth=2
	ld.shared.u32 	%r3712, [%rd21];
	ld.shared.u32 	%r3711, [%rd22];
	ld.shared.u32 	%r3710, [%rd23];
	ld.shared.u32 	%r3709, [%rd24];
$L__BB0_188:                            // %L25109
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3464, %r3461}, {%r489, %r492}, {%r3712}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3473, %r3470}, {%r489, %r492}, {%r3711}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3482, %r3479}, {%r489, %r492}, {%r3710}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3491, %r3488}, {%r489, %r492}, {%r3709}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3457, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3459, %r3457, %r3461;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3462, %r541, %r3464, %r3459;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3466, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3468, %r3466, %r3470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3471, %r541, %r3473, %r3468;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3475, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3477, %r3475, %r3479;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3480, %r541, %r3482, %r3477;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3484, %r544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3486, %r3484, %r3488;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3489, %r541, %r3491, %r3486;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3493, %r544, %r3464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3496, %r541, %r3461, %r3493;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3500, %r544, %r3473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3503, %r541, %r3470, %r3500;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3507, %r544, %r3482;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3510, %r541, %r3479, %r3507;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3514, %r544, %r3491;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3517, %r541, %r3488, %r3514;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3521, %r3522}, {%r585, %r591, %r588, %r594}, {%r3462, %r3496}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3531, %r3532}, {%r585, %r591, %r588, %r594}, {%r3471, %r3503}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3541, %r3542}, {%r585, %r591, %r588, %r594}, {%r3480, %r3510}, {%r2350, %r2350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3551, %r3552}, {%r585, %r591, %r588, %r594}, {%r3489, %r3517}, {%r2350, %r2350};
	// end inline asm
	@%p276 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_189;
$L__BB0_254:                            // %pass11413
                                        //   in Loop: Header=BB0_184 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r3048, %r3008, %r3008;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3067, %r3018, %r3018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3051, %r3009, %r3009, %r3048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3070, %r3019, %r3019, %r3067;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3219, %r3179, %r3179;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3238, %r3189, %r3189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3055, %r3028, %r3028, %r3051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3074, %r3038, %r3038, %r3070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3222, %r3180, %r3180, %r3219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3241, %r3190, %r3190, %r3238;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3390, %r3350, %r3350;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3409, %r3360, %r3360;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3059, %r3029, %r3029, %r3055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3078, %r3039, %r3039, %r3074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3226, %r3199, %r3199, %r3222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3245, %r3209, %r3209, %r3241;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3393, %r3351, %r3351, %r3390;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3412, %r3361, %r3361, %r3409;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3063, %r1832, %r3059, %r2350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3082, %r1832, %r3078, %r2350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3230, %r3200, %r3200, %r3226;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3249, %r3210, %r3210, %r3245;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3397, %r3370, %r3370, %r3393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3416, %r3380, %r3380, %r3412;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3234, %r1832, %r3230, %r3063;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3253, %r1832, %r3249, %r3082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3401, %r3371, %r3371, %r3397;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3420, %r3381, %r3381, %r3416;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3405, %r1832, %r3401, %r3234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3424, %r1832, %r3420, %r3253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3561, %r3521, %r3521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3564, %r3522, %r3522, %r3561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3568, %r3541, %r3541, %r3564;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3572, %r3542, %r3542, %r3568;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3576, %r1832, %r3572, %r3405;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3580, %r3531, %r3531;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3583, %r3532, %r3532, %r3580;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3587, %r3551, %r3551, %r3583;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3591, %r3552, %r3552, %r3587;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3595, %r1832, %r3591, %r3424;
	// end inline asm
	add.s32 	%r3599, %r177, %r3695;
	cvt.s64.s32 	%rd264, %r3599;
	add.s64 	%rd265, %rd264, %rd11;
	mul.hi.s64 	%rd266, %rd265, 1024819115206086201;
	shr.u64 	%rd267, %rd266, 63;
	shr.s64 	%rd268, %rd266, 24;
	add.s64 	%rd269, %rd268, %rd267;
	setp.lt.s64 	%p305, %rd265, 0;
	mul.lo.s64 	%rd270, %rd269, 301989888;
	setp.ne.s64 	%p306, %rd270, %rd265;
	and.pred  	%p307, %p305, %p306;
	selp.s64 	%rd271, -1, 0, %p307;
	add.s64 	%rd272, %rd269, %rd271;
	mul.lo.s64 	%rd273, %rd272, -301989888;
	add.s64 	%rd274, %rd273, %rd265;
	shl.b64 	%rd275, %rd274, 2;
	add.s64 	%rd276, %rd4, %rd275;
	st.global.u32 	[%rd276], %r3576;
	add.s32 	%r3600, %r176, %r3695;
	cvt.s64.s32 	%rd277, %r3600;
	add.s64 	%rd278, %rd277, %rd11;
	mul.hi.s64 	%rd279, %rd278, 1024819115206086201;
	shr.u64 	%rd280, %rd279, 63;
	shr.s64 	%rd281, %rd279, 24;
	add.s64 	%rd282, %rd281, %rd280;
	setp.lt.s64 	%p308, %rd278, 0;
	mul.lo.s64 	%rd283, %rd282, 301989888;
	setp.ne.s64 	%p309, %rd283, %rd278;
	and.pred  	%p310, %p308, %p309;
	selp.s64 	%rd284, -1, 0, %p310;
	add.s64 	%rd285, %rd282, %rd284;
	mul.lo.s64 	%rd286, %rd285, -301989888;
	add.s64 	%rd287, %rd286, %rd278;
	shl.b64 	%rd288, %rd287, 2;
	add.s64 	%rd289, %rd4, %rd288;
	st.global.u32 	[%rd289], %r3595;
	bra.uni 	$L__BB0_189;
$L__BB0_191:                            // %L25665
	mov.u32 	%r3601, 0;
	st.global.u32 	[%rd6], %r3601;
	ret;
$L__BB0_152:                            // %L7411
	mov.u32 	%r3625, 5;
	st.global.u32 	[%rd6], %r3625;
	mov.u64 	%rd336, exception2191;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 110
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 111
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L7571
	mov.u32 	%r3624, 5;
	st.global.u32 	[%rd6], %r3624;
	mov.u64 	%rd334, exception2191;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 108
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 109
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L7731
	mov.u32 	%r3623, 5;
	st.global.u32 	[%rd6], %r3623;
	mov.u64 	%rd332, exception2191;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 106
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 107
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L7891
	mov.u32 	%r3622, 5;
	st.global.u32 	[%rd6], %r3622;
	mov.u64 	%rd330, exception2191;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 104
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 105
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L8051
	mov.u32 	%r3621, 5;
	st.global.u32 	[%rd6], %r3621;
	mov.u64 	%rd328, exception2191;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 102
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 103
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L8211
	mov.u32 	%r3620, 5;
	st.global.u32 	[%rd6], %r3620;
	mov.u64 	%rd326, exception2191;
	cvta.global.u64 	%rd327, %rd326;
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd327;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 100
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 101
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L8371
	mov.u32 	%r3619, 5;
	st.global.u32 	[%rd6], %r3619;
	mov.u64 	%rd324, exception2191;
	cvta.global.u64 	%rd325, %rd324;
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 98
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 99
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L8531
	mov.u32 	%r3618, 5;
	st.global.u32 	[%rd6], %r3618;
	mov.u64 	%rd322, exception2191;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 96
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 97
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L8691
	mov.u32 	%r3617, 5;
	st.global.u32 	[%rd6], %r3617;
	mov.u64 	%rd320, exception2191;
	cvta.global.u64 	%rd321, %rd320;
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd321;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 94
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 95
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L8851
	mov.u32 	%r3616, 5;
	st.global.u32 	[%rd6], %r3616;
	mov.u64 	%rd318, exception2191;
	cvta.global.u64 	%rd319, %rd318;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 92
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 93
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_162:                            // %L9011
	mov.u32 	%r3615, 5;
	st.global.u32 	[%rd6], %r3615;
	mov.u64 	%rd316, exception2191;
	cvta.global.u64 	%rd317, %rd316;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd317;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_163:                            // %L9171
	mov.u32 	%r3614, 5;
	st.global.u32 	[%rd6], %r3614;
	mov.u64 	%rd314, exception2191;
	cvta.global.u64 	%rd315, %rd314;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd315;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_164:                            // %L9331
	mov.u32 	%r3613, 5;
	st.global.u32 	[%rd6], %r3613;
	mov.u64 	%rd312, exception2191;
	cvta.global.u64 	%rd313, %rd312;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd313;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_165:                            // %L9491
	mov.u32 	%r3612, 5;
	st.global.u32 	[%rd6], %r3612;
	mov.u64 	%rd310, exception2191;
	cvta.global.u64 	%rd311, %rd310;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd311;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_166:                            // %L9651
	mov.u32 	%r3611, 5;
	st.global.u32 	[%rd6], %r3611;
	mov.u64 	%rd308, exception2191;
	cvta.global.u64 	%rd309, %rd308;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd309;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_167:                            // %L9811
	mov.u32 	%r3610, 5;
	st.global.u32 	[%rd6], %r3610;
	mov.u64 	%rd306, exception2191;
	cvta.global.u64 	%rd307, %rd306;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd307;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_168:                            // %L9971
	mov.u32 	%r3609, 5;
	st.global.u32 	[%rd6], %r3609;
	mov.u64 	%rd304, exception2191;
	cvta.global.u64 	%rd305, %rd304;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd305;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_169:                            // %L10131
	mov.u32 	%r3608, 5;
	st.global.u32 	[%rd6], %r3608;
	mov.u64 	%rd302, exception2191;
	cvta.global.u64 	%rd303, %rd302;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd303;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_170:                            // %L10291
	mov.u32 	%r3607, 5;
	st.global.u32 	[%rd6], %r3607;
	mov.u64 	%rd300, exception2191;
	cvta.global.u64 	%rd301, %rd300;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd301;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_171:                            // %L10451
	mov.u32 	%r3606, 5;
	st.global.u32 	[%rd6], %r3606;
	mov.u64 	%rd298, exception2191;
	cvta.global.u64 	%rd299, %rd298;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd299;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_172:                            // %L10611
	mov.u32 	%r3605, 5;
	st.global.u32 	[%rd6], %r3605;
	mov.u64 	%rd296, exception2191;
	cvta.global.u64 	%rd297, %rd296;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd297;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_173:                            // %L10797
	mov.u32 	%r3604, 5;
	st.global.u32 	[%rd6], %r3604;
	mov.u64 	%rd294, exception2191;
	cvta.global.u64 	%rd295, %rd294;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd295;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_174:                            // %L10957
	mov.u32 	%r3603, 5;
	st.global.u32 	[%rd6], %r3603;
	mov.u64 	%rd292, exception2191;
	cvta.global.u64 	%rd293, %rd292;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd293;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_175:                            // %L11117
	mov.u32 	%r3602, 5;
	st.global.u32 	[%rd6], %r3602;
	mov.u64 	%rd290, exception2191;
	cvta.global.u64 	%rd291, %rd290;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd291;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3627, 2;
	st.global.u32 	[%rd6], %r3627;
	mov.u64 	%rd340, exception2191;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd341;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 114
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 115
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r3626, 3;
	st.global.u32 	[%rd6], %r3626;
	mov.u64 	%rd338, exception2191;
	cvta.global.u64 	%rd339, %rd338;
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd339;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 112
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 113
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd31, exception1;
	cvta.global.u64 	%rd32, %rd31;
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd32;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 59
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 60
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L1149
	add.u64 	%rd30, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r4, %r2};
	st.local.v2.u32 	[%rd5+8], {%r1, %r83};
	st.local.u32 	[%rd5+16], %r84;
	mov.u64 	%rd36, __unnamed_1;
	cvta.global.u64 	%rd37, %rd36;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd30;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r605, [retval0+0];
	} // callseq 61
	mov.u32 	%r607, 4;
	st.global.u32 	[%rd6], %r607;
	mov.u64 	%rd39, exception2191;
	cvta.global.u64 	%rd40, %rd39;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r343;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
