<div align="center">
  <h1>ğŸš€ Day 1 - Introduction to Verilog RTL Design and Synthesis</h1></div>
  <div align="justify">
  <p>ğŸ¯ Welcome to <strong>Day 1</strong> of the RISC-V Reference SoC Tapeout Program! Today, you'll learn <strong>Verilog RTL design</strong> and <strong>synthesis</strong> using open-source tools including <strong>Icarus Verilog (iverilog)</strong>, <strong>GTKWave</strong>, and <strong>Yosys</strong>. âš¡ Through hands-on labs and practical exercises, you'll master simulation workflows, waveform analysis, and logic synthesis with the industry-standard <strong>Sky130 PDK</strong>. ğŸ’¡ Get ready to build a strong foundation in digital design using cutting-edge open-source tools!</p>
</div>
---

## Table of Content
1. Simulator, Design and Testbench

---

## ğŸ”§1. What is Simulator, Design and Testbench
### ğŸ–¥ï¸ Simulator
A **Simulator** is software that runs the <b>design</b> along with the <b>testbench</b>, allowing designers to check and debug the circuitâ€™s functionality before building the actual hardware.ğŸš€

### ğŸ“‹ Design
A **Design** is the HDL code that describes the behavior or structure of a digital circuit. It acts as the blueprint for the hardware.ğŸ—ï¸

### ğŸ§ª Testbench
A **Testbench** is used to apply inputs to the design, monitor outputs, and verify that the circuit works correctly under different conditions.âœ…

---
## âš™ï¸ How Simulator Works

- ğŸ‘€The simulator continuously looks for changes in the input signals 
- âš¡Upon changes to the input, the output is evaluated 
- ğŸ“ŠIf there's no change in input â†’ no change in output 
- ğŸ”„The simulator is always looking for change in the value of input to trigger evaluation
<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/blob/main/Day1/Images/Stimulator_Workflow.png?raw=true" width="600"/>
</p>

<div align="center">
   <b>Simulator WorkFlow</b>
</div>

---

## ğŸ“Ÿ Introduction to Iverilog

- ğŸš€ Icarus Verilog (iverilog) is a powerful open-source Verilog simulation and synthesis tool
- ğŸ’» It's a free and lightweight simulator that compiles Verilog HDL code for digital circuit simulation
- ğŸ”§ Iverilog supports IEEE 1364 Verilog standards and provides comprehensive simulation capabilities
- âš¡ The tool generates executable simulation files from your Verilog design and testbench code
- ğŸ“Š Works seamlessly with GTKWave to generate and view waveforms through VCD files
- ğŸ¯ Perfect for educational purposes and professional RTL design verification workflows
- ğŸŒŸ Cross-platform support for Windows, Linux, and macOS making it accessible to all developers

  <p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/blob/main/Day1/Images/Iverilog_Simulation_Flow.png?raw=true" width="600"/>
</p>

<div align="center">
   <b>IVerilog Simulation WorkFlow</b>
</div>

  ---
