# verilog-state-machine

<img width="1356" height="673" alt="image" src="https://github.com/user-attachments/assets/d8d69d06-15b4-4e33-87f5-99de77aa8a98" />

A state machine using Verilog
