

================================================================
== Vitis HLS Report for 'wedgePatch_init'
================================================================
* Date:           Mon Aug  5 17:49:09 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      221|      222|  0.663 us|  0.666 us|  221|  222|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getParallelogramsAndAcceptanceCorners_fu_200  |getParallelogramsAndAcceptanceCorners  |       54|       55|  0.162 us|  0.165 us|   54|   55|     none|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                       Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter  |      163|      163|         5|          1|          1|   160|       yes|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      151|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|     4507|     3292|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      273|    -|
|Register             |        -|     -|      167|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4674|     3748|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_getParallelogramsAndAcceptanceCorners_fu_200  |getParallelogramsAndAcceptanceCorners  |        0|   0|  4507|  3292|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                       |        0|   0|  4507|  3292|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln170_1_fu_210_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln170_fu_222_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln174_1_fu_302_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln174_fu_268_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln177_fu_296_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln179_1_fu_345_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln179_fu_330_p2       |         +|   0|  0|  15|           8|           8|
    |and_ln170_fu_262_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln170_fu_216_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln174_fu_228_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln177_fu_256_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln174_fu_274_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln170_1_fu_242_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln170_fu_234_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln174_1_fu_288_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln174_2_fu_308_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln174_fu_280_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln170_fu_250_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 151|          69|          56|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |a_reg_178                   |   9|          2|    5|         10|
    |ap_NS_fsm                   |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_phi_mux_a_phi_fu_182_p4  |   9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_160_p4  |   9|          2|    3|          6|
    |b_reg_189                   |   9|          2|    2|          4|
    |i_reg_156                   |   9|          2|    3|          6|
    |indvar_flatten13_reg_145    |   9|          2|    8|         16|
    |indvar_flatten_reg_167      |   9|          2|    7|         14|
    |wp_parameters_address0      |  20|          4|    5|         20|
    |wp_parameters_address1      |  20|          4|    5|         20|
    |wp_parameters_ce0           |  14|          3|    1|          3|
    |wp_parameters_ce1           |  14|          3|    1|          3|
    |wp_parameters_d0            |  14|          3|   32|         96|
    |wp_parameters_d1            |  14|          3|   32|         96|
    |wp_parameters_we0           |  14|          3|    1|          3|
    |wp_parameters_we1           |  14|          3|    1|          3|
    |wp_superpoints_address0     |  14|          3|    8|         24|
    |wp_superpoints_ce0          |  14|          3|    1|          3|
    |wp_superpoints_ce1          |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 273|         58|  124|        349|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |a_reg_178                                                      |   5|   0|    5|          0|
    |add_ln179_1_reg_391                                            |   8|   0|    8|          0|
    |ap_CS_fsm                                                      |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                        |   1|   0|    1|          0|
    |b_reg_189                                                      |   2|   0|    2|          0|
    |grp_getParallelogramsAndAcceptanceCorners_fu_200_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_156                                                      |   3|   0|    3|          0|
    |icmp_ln170_reg_360                                             |   1|   0|    1|          0|
    |indvar_flatten13_reg_145                                       |   8|   0|    8|          0|
    |indvar_flatten_reg_167                                         |   7|   0|    7|          0|
    |select_ln170_1_reg_364                                         |   3|   0|    3|          0|
    |select_ln174_1_reg_375                                         |   5|   0|    5|          0|
    |select_ln174_reg_370                                           |   2|   0|    2|          0|
    |superpointsI_load_reg_406                                      |  32|   0|   32|          0|
    |zext_ln179_2_reg_396                                           |   8|   0|   64|         56|
    |zext_ln179_2_reg_396_pp0_iter3_reg                             |   8|   0|   64|         56|
    |icmp_ln170_reg_360                                             |  64|  32|    1|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 167|  32|  216|        112|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|wp_superpoints_address0  |  out|    8|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_ce0       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_we0       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_d0        |  out|   32|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_q0        |   in|   32|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_address1  |  out|    8|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_ce1       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_q1        |   in|   32|   ap_memory|   wp_superpoints|         array|
|wp_parameters_address0   |  out|    5|   ap_memory|    wp_parameters|         array|
|wp_parameters_ce0        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_we0        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_d0         |  out|   32|   ap_memory|    wp_parameters|         array|
|wp_parameters_address1   |  out|    5|   ap_memory|    wp_parameters|         array|
|wp_parameters_ce1        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_we1        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_d1         |  out|   32|   ap_memory|    wp_parameters|         array|
|superpointsI_address0    |  out|    8|   ap_memory|     superpointsI|         array|
|superpointsI_ce0         |  out|    1|   ap_memory|     superpointsI|         array|
|superpointsI_q0          |   in|   32|   ap_memory|     superpointsI|         array|
+-------------------------+-----+-----+------------+-----------------+--------------+

