m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/intelFPGA_lite/ADS_project/test
Pfilter_types
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z4 w1635159528
R0
Z5 8F:/intelFPGA_lite/ADS_project/src/filter_types.vhd
Z6 FF:/intelFPGA_lite/ADS_project/src/filter_types.vhd
l0
L5 1
VUl=i`Baz<f<L2XJCXUGFR3
!s100 Olo8@A:eNCSUeH`gS=;aV3
Z7 OV;C;2020.1;71
33
b1
Z8 !s110 1635162721
!i10b 1
Z9 !s108 1635162720.000000
Z10 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/filter_types.vhd|
Z11 !s107 F:/intelFPGA_lite/ADS_project/src/filter_types.vhd|
!i113 1
Z12 o-2008 -work work
Z13 tExplicit 1 CvgOpt 0
Bbody
Z14 DPx4 work 12 filter_types 0 22 Ul=i`Baz<f<L2XJCXUGFR3
R1
R2
R3
!i122 0
l0
L48 1
V>WWQd]R`lYnFMoQY@HHSM1
!s100 IIfdMmSbo7VacI^BNWcDf2
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Pfilterdef
R14
DBx4 ieee 11 numeric_std 4 body 22 g_7F]fA0eD^jGFXGLS>z40
R2
R3
!i122 1
w1635159519
R0
8F:/intelFPGA_lite/ADS_project/src/filterDef.vhd
FF:/intelFPGA_lite/ADS_project/src/filterDef.vhd
l0
L6 1
V0>F`0Nh<N4Khm_B6S[m_71
!s100 OdI27X2S6eA@n0::3C6cF0
R7
33
R8
!i10b 1
Z15 !s108 1635162721.000000
!s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/filterDef.vhd|
!s107 F:/intelFPGA_lite/ADS_project/src/filterDef.vhd|
!i113 1
R12
R13
Epfb3
Z16 w1635155762
Z17 DPx4 work 9 filterdef 0 22 0>F`0Nh<N4Khm_B6S[m_71
R14
R1
R2
R3
!i122 3
R0
Z18 8F:/intelFPGA_lite/ADS_project/src/PFB3.vhd
Z19 FF:/intelFPGA_lite/ADS_project/src/PFB3.vhd
l0
L14 1
VUN3<4:lC:<4cC7B2>5n7c3
!s100 [3fSaH7[9F02[k1Z8>Z:@3
R7
33
R8
!i10b 1
R15
Z20 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/PFB3.vhd|
Z21 !s107 F:/intelFPGA_lite/ADS_project/src/PFB3.vhd|
!i113 1
R12
R13
Apolyphase_filter_bank
R17
R14
R1
R2
R3
DEx4 work 4 pfb3 0 22 UN3<4:lC:<4cC7B2>5n7c3
!i122 3
l49
L29 128
V7E2?9ZTA4JDTzi@:h_<WN0
!s100 _mOfCL3Vdc4[?n>mzFmNj0
R7
33
R8
!i10b 1
R15
R20
R21
!i113 1
R12
R13
Epfb3_tb
Z22 w1635162718
Z23 DPx4 work 10 test_types 0 22 32C@gQm3_MFBJ<F=?O2Od1
R17
R14
Z24 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R1
R2
R3
Z25 DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
!i122 4
R0
Z26 8F:/intelFPGA_lite/ADS_project/test/PFB3_tb.vhd
Z27 FF:/intelFPGA_lite/ADS_project/test/PFB3_tb.vhd
l0
L33 1
VPbO9NkI`c1Y72`3H?A<LP3
!s100 XWnPF8RaKJlEJ;_E0g9oo0
R7
33
Z28 !s110 1635162722
!i10b 1
Z29 !s108 1635162722.000000
Z30 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/test/PFB3_tb.vhd|
!s107 F:/intelFPGA_lite/ADS_project/test/PFB3_tb.vhd|
!i113 1
R12
R13
Apfb3_test
R23
R17
R14
R24
R1
R2
R3
R25
DEx4 work 7 pfb3_tb 0 22 PbO9NkI`c1Y72`3H?A<LP3
!i122 4
l84
L36 151
VIXRSgGYFU8N]S:Fz>HNzk1
!s100 ZInk24fgI1dT=Pnf4I3=m0
R7
33
R28
!i10b 1
R29
R30
Z31 !s107 F:/intelFPGA_lite/ADS_project/test/PFB3_tb.vhd|
!i113 1
R12
R13
Esumarr
Z32 w1630898888
R14
R1
R2
R3
!i122 2
R0
Z33 8F:/intelFPGA_lite/ADS_project/src/sumArr.vhd
Z34 FF:/intelFPGA_lite/ADS_project/src/sumArr.vhd
l0
L7 1
V@9V`I1noN6eQ2FfDGH<<;1
!s100 jXK<_Om^`hTB0]IoVL2fg3
R7
33
R8
!i10b 1
R15
Z35 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/sumArr.vhd|
Z36 !s107 F:/intelFPGA_lite/ADS_project/src/sumArr.vhd|
!i113 1
R12
R13
Asum_array
R14
R1
R2
R3
DEx4 work 6 sumarr 0 22 @9V`I1noN6eQ2FfDGH<<;1
!i122 2
l35
L20 42
VESF:MS[0S76h;EeU>?<GD3
!s100 YZao?0j0DGkH=TzaHeY]J3
R7
33
R8
!i10b 1
R15
R35
R36
!i113 1
R12
R13
Ptest_types
R17
R14
R1
R2
R3
R25
!i122 4
R22
R0
R26
R27
l0
L12 1
V32C@gQm3_MFBJ<F=?O2Od1
!s100 J8Y]<5>lb1dHclnKFjF2H0
R7
33
R28
!i10b 1
R29
R30
R31
!i113 1
R12
R13
