

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Aug  8 18:49:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv2_fp3_u2_ap_d3_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.451|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5793|  5793|  5793|  5793|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  5792|  5792|       362|          -|          -|    16|    no    |
        | + Row_Loop             |   360|   360|        72|          -|          -|     5|    no    |
        |  ++ Col_Loop           |    70|    70|        14|          -|          -|     5|    no    |
        |   +++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln10 = icmp eq i5 %f_0, -16" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 12 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [cnn_ap_lp/max_pool_2.cpp:11]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [cnn_ap_lp/max_pool_2.cpp:11]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %f_0 to i12" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 16 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %f_0 to i10" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 17 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 18 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_2.cpp:40]   --->   Operation 19 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %r_0, -3" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 21 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 22 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 23 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 26 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %r_0 to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 28 'zext' 'zext_ln203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 29 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %tmp_4 to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 30 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln203 = add i6 %zext_ln203, %zext_ln203_1" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 31 'add' 'add_ln203' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 32 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [cnn_ap_lp/max_pool_2.cpp:39]   --->   Operation 33 'specregionend' 'empty_43' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 34 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.13ns)   --->   "%icmp_ln16 = icmp eq i3 %c_0, -3" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 36 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 37 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 38 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [cnn_ap_lp/max_pool_2.cpp:17]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [cnn_ap_lp/max_pool_2.cpp:17]   --->   Operation 41 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c_0, i1 false)" [cnn_ap_lp/max_pool_2.cpp:27]   --->   Operation 42 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 43 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1)" [cnn_ap_lp/max_pool_2.cpp:38]   --->   Operation 44 'specregionend' 'empty_42' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 45 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.81>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%max_0 = phi i14 [ 0, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 46 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 47 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i4" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 48 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 50 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 51 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [cnn_ap_lp/max_pool_2.cpp:21]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3)" [cnn_ap_lp/max_pool_2.cpp:21]   --->   Operation 54 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.73ns)   --->   "%i = add i4 %zext_ln20, %shl_ln" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 55 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i4 %i to i8" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 56 'zext' 'zext_ln1494' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.49ns)   --->   "%mul_ln1494 = mul i8 %zext_ln1494, 11" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 57 'mul' 'mul_ln1494' <Predicate = (!icmp_ln20)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 58 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i3 %c_0 to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 59 'zext' 'zext_ln203_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln203_1 = add i6 %zext_ln203_2, %add_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 60 'add' 'add_ln203_1' <Predicate = (icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_1, i4 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 61 'bitconcatenate' 'tmp_6_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln203_2 = add i10 %zext_ln13_1, %tmp_6_cast" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 62 'add' 'add_ln203_2' <Predicate = (icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i10 %add_ln203_2 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 63 'zext' 'zext_ln203_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_3" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 64 'getelementptr' 'max_pool_out_V_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 65 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2)" [cnn_ap_lp/max_pool_2.cpp:37]   --->   Operation 66 'specregionend' 'empty_41' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 67 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.45>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%max_1 = phi i14 [ %max_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge ]" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 68 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]"   --->   Operation 69 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i4" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 70 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 71 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 72 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 73 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%j = add i4 %shl_ln1, %zext_ln23" [cnn_ap_lp/max_pool_2.cpp:27]   --->   Operation 75 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i4 %j to i8" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 76 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.91ns)   --->   "%add_ln1494 = add i8 %zext_ln1494_1, %mul_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 77 'add' 'add_ln1494' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494, i4 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 78 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.54ns)   --->   "%add_ln1494_1 = add i12 %zext_ln13, %tmp_8_cast" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 79 'add' 'add_ln1494_1' <Predicate = (!icmp_ln23)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i12 %add_ln1494_1 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 80 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 81 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (3.25ns)   --->   "%max_V = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 82 'load' 'max_V' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_3)" [cnn_ap_lp/max_pool_2.cpp:34]   --->   Operation 83 'specregionend' 'empty_40' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 84 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.16>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [cnn_ap_lp/max_pool_2.cpp:24]   --->   Operation 85 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%max_V = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 86 'load' 'max_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_7 : Operation 87 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %max_V, %max_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 87 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i14 %max_V, i14 %max_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 88 'select' 'select_ln29' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', cnn_ap_lp/max_pool_2.cpp:10) [5]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn_ap_lp/max_pool_2.cpp:10) [5]  (0 ns)
	'add' operation ('f', cnn_ap_lp/max_pool_2.cpp:10) [8]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn_ap_lp/max_pool_2.cpp:13) [17]  (0 ns)
	'add' operation ('add_ln203', cnn_ap_lp/max_pool_2.cpp:36) [29]  (1.78 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0', cnn_ap_lp/max_pool_2.cpp:29) with incoming values : ('select_ln29', cnn_ap_lp/max_pool_2.cpp:29) [43]  (1.77 ns)

 <State 5>: 6.81ns
The critical path consists of the following:
	'add' operation ('add_ln203_1', cnn_ap_lp/max_pool_2.cpp:36) [83]  (1.83 ns)
	'add' operation ('add_ln203_2', cnn_ap_lp/max_pool_2.cpp:36) [85]  (1.73 ns)
	'getelementptr' operation ('max_pool_out_V_addr', cnn_ap_lp/max_pool_2.cpp:36) [87]  (0 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'max_0', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' [88]  (3.25 ns)

 <State 6>: 8.45ns
The critical path consists of the following:
	'phi' operation ('mpc') with incoming values : ('mpc', cnn_ap_lp/max_pool_2.cpp:23) [59]  (0 ns)
	'add' operation ('j', cnn_ap_lp/max_pool_2.cpp:27) [67]  (1.74 ns)
	'add' operation ('add_ln1494', cnn_ap_lp/max_pool_2.cpp:29) [69]  (1.92 ns)
	'add' operation ('add_ln1494_1', cnn_ap_lp/max_pool_2.cpp:29) [71]  (1.55 ns)
	'getelementptr' operation ('conv_out_V_addr', cnn_ap_lp/max_pool_2.cpp:29) [73]  (0 ns)
	'load' operation ('max.V', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [74]  (3.25 ns)

 <State 7>: 6.17ns
The critical path consists of the following:
	'load' operation ('max.V', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [74]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', cnn_ap_lp/max_pool_2.cpp:29) [75]  (2.21 ns)
	'select' operation ('select_ln29', cnn_ap_lp/max_pool_2.cpp:29) [76]  (0.702 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
