
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of   uart_transmitter
---

## âœ… Day 26 - uart_transmitter

 

![ uart_transmitter](./images/uart_schematic.png)

**Description:**  
  the scematic of  uart_transmitter


![uart_transmitter display message](./images/timing.png)

**Description:**  
 here we can see that for buad rate of 9600.
 for 50MHz frequency 
 we get 104.66 us for one tick(for one bit to send).
 


 
### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/encoder_sim.png)

**Description:**  
simulation results.
simualtion results of decoder.




##  4:16 decoder using 2:4 decoder

![dedocder](./images/4_16schematic.png)

**Description:**  
  the scematic of  4:16 decoder  


![decoder elabration](./images/4_16schematic_elab.png)

**Description:**  
  the scematic of 4:16 decoder with 2:4 decoder
 
### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/4_16_sim.png)

**Description:**  
simulation results.
simualtion results  4:16 decoder using 2:4 decoder
