statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     240.4960
gpu_ipc_2 =          inf
gpu_ipc_3 =       7.4220
gpu_tot_sim_cycle_stream_1 = 814075
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 814075
gpu_sim_insn_1 = 195781760
gpu_sim_insn_2 = 2967936
gpu_sim_insn_3 = 6042054
gpu_sim_cycle = 814076
gpu_sim_insn = 204791750
gpu_ipc =     251.5634
gpu_tot_sim_cycle = 814076
gpu_tot_sim_insn = 204791750
gpu_tot_ipc =     251.5634
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2703611
gpu_stall_icnt2sh    = 122494
gpu_total_sim_rate=115897

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3531645
	L1I_total_cache_misses = 7635
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 58101
L1D_cache:
	L1D_cache_core[0]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747136
	L1D_cache_core[1]: Access = 15620, Miss = 15620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736083
	L1D_cache_core[2]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 713518
	L1D_cache_core[3]: Access = 15640, Miss = 15640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736853
	L1D_cache_core[4]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725990
	L1D_cache_core[5]: Access = 16880, Miss = 16880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 705932
	L1D_cache_core[6]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701037
	L1D_cache_core[7]: Access = 16920, Miss = 16920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 705973
	L1D_cache_core[8]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722333
	L1D_cache_core[9]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 714834
	L1D_cache_core[10]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697079
	L1D_cache_core[11]: Access = 14340, Miss = 14340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 714311
	L1D_cache_core[12]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 729522
	L1D_cache_core[13]: Access = 15640, Miss = 15640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 733678
	L1D_cache_core[14]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725429
	L1D_cache_core[15]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 708485
	L1D_cache_core[16]: Access = 15640, Miss = 15640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697015
	L1D_cache_core[17]: Access = 15600, Miss = 15600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725955
	L1D_cache_core[18]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 717852
	L1D_cache_core[19]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 692538
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 18753, Miss = 13298, Miss_rate = 0.709, Pending_hits = 1182, Reservation_fails = 675198
	L1D_cache_core[41]: Access = 16382, Miss = 11738, Miss_rate = 0.717, Pending_hits = 1146, Reservation_fails = 589646
	L1D_cache_core[42]: Access = 18975, Miss = 13495, Miss_rate = 0.711, Pending_hits = 1198, Reservation_fails = 650362
	L1D_cache_core[43]: Access = 16622, Miss = 11789, Miss_rate = 0.709, Pending_hits = 990, Reservation_fails = 598718
	L1D_cache_core[44]: Access = 17945, Miss = 12789, Miss_rate = 0.713, Pending_hits = 1157, Reservation_fails = 664017
	L1D_cache_core[45]: Access = 17569, Miss = 12554, Miss_rate = 0.715, Pending_hits = 1135, Reservation_fails = 631030
	L1D_cache_core[46]: Access = 17243, Miss = 12278, Miss_rate = 0.712, Pending_hits = 1197, Reservation_fails = 630717
	L1D_cache_core[47]: Access = 18513, Miss = 13189, Miss_rate = 0.712, Pending_hits = 1231, Reservation_fails = 663774
	L1D_cache_core[48]: Access = 17583, Miss = 12487, Miss_rate = 0.710, Pending_hits = 1121, Reservation_fails = 662111
	L1D_cache_core[49]: Access = 16587, Miss = 11846, Miss_rate = 0.714, Pending_hits = 1137, Reservation_fails = 634162
	L1D_cache_core[50]: Access = 16600, Miss = 11913, Miss_rate = 0.718, Pending_hits = 1066, Reservation_fails = 622705
	L1D_cache_core[51]: Access = 17410, Miss = 12123, Miss_rate = 0.696, Pending_hits = 1090, Reservation_fails = 618082
	L1D_cache_core[52]: Access = 17482, Miss = 12491, Miss_rate = 0.715, Pending_hits = 1111, Reservation_fails = 677275
	L1D_cache_core[53]: Access = 19337, Miss = 13529, Miss_rate = 0.700, Pending_hits = 1155, Reservation_fails = 657287
	L1D_cache_core[54]: Access = 17144, Miss = 12385, Miss_rate = 0.722, Pending_hits = 1108, Reservation_fails = 618138
	L1D_cache_core[55]: Access = 16569, Miss = 11624, Miss_rate = 0.702, Pending_hits = 1050, Reservation_fails = 588898
	L1D_cache_core[56]: Access = 17564, Miss = 12393, Miss_rate = 0.706, Pending_hits = 1105, Reservation_fails = 630120
	L1D_cache_core[57]: Access = 19012, Miss = 13364, Miss_rate = 0.703, Pending_hits = 1233, Reservation_fails = 633738
	L1D_cache_core[58]: Access = 17001, Miss = 12047, Miss_rate = 0.709, Pending_hits = 1057, Reservation_fails = 668144
	L1D_cache_core[59]: Access = 16985, Miss = 12377, Miss_rate = 0.729, Pending_hits = 1106, Reservation_fails = 573219
	L1D_total_cache_accesses = 665056
	L1D_total_cache_misses = 563489
	L1D_total_cache_miss_rate = 0.8473
	L1D_total_cache_pending_hits = 22575
	L1D_total_cache_reservation_fails = 27052041
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 86331
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0185
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 320192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19318531
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84731
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 243297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7733510
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3524010
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 58101
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 15966, 15966, 15966, 15966, 
gpgpu_n_tot_thrd_icount = 221686720
gpgpu_n_tot_w_icount = 6927710
gpgpu_n_stall_shd_mem = 43486218
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 579360
gpgpu_n_mem_write_global = 245443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6904527
gpgpu_n_store_insn = 4236362
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1348286
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43478921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75540641	W0_Idle:7955538	W0_Scoreboard:7264923	W1:154868	W2:109405	W3:105195	W4:80653	W5:57865	W6:26788	W7:14434	W8:4093	W9:1249	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50	W17:229	W18:381	W19:1209	W20:1404	W21:2472	W22:3335	W23:3130	W24:3348	W25:3410	W26:2532	W27:1667	W28:635	W29:252	W30:63	W31:0	W32:6349351
Warp Occupancy Distribution:
Stall:37270444	W0_Idle:876345	W0_Scoreboard:4531335	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6166436
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.070919
warp_utilization1: 0.126246
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560824 {8:320103,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21821176 {40:120399,72:12,136:125032,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10544072 {40:256658,72:1183,136:1416,}
traffic_breakdown_coretomem[INST_ACC_R] = 3200 {8:400,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43473760 {136:319660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1962632 {8:245329,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10527872 {40:256272,72:1180,136:1412,}
traffic_breakdown_memtocore[INST_ACC_R] = 54400 {136:400,}
maxmrqlatency = 987 
maxdqlatency = 0 
maxmflatency = 6961 
averagemflatency = 1187 
averagemflatency_1 = 1159 
averagemflatency_3 = 1219 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 61 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6042 
max_icnt2sh_latency = 814075 
mrq_lat_table:295980 	9667 	16062 	33169 	95112 	157087 	199198 	147760 	40659 	1481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16865 	72090 	284458 	376935 	72607 	957 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7858 	14151 	49103 	56965 	57324 	137865 	274085 	199719 	27380 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	459128 	112842 	6439 	174 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	89118 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7 	163 	1457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        12         9        12        12        32        12         6         6        10        22        32        32        24        32 
dram[1]:        14        14         8        10        16        12        30        15         8         8        22        20        32        32        21        18 
dram[2]:        24        32         9        10        12        16        28        20         6         6        30        10        32        32        20        24 
dram[3]:        24        21         8        11        10        12        28        14        10        10        32        14        32        32        17        20 
dram[4]:        22        30         9        10        18        20        16        28         6         6        16        22        32        32        18        26 
dram[5]:        20        26         9        10        16        16        22        28         4        10        12        24        32        30        17        26 
maximum service time to same row:
dram[0]:      1063      1601       909      1235      2307      1863      1686      1803      2310      2272      1149      1601      1113      1182      1116       984 
dram[1]:       976      1335      1425      1173      1933      1688      1682      1679      2522      2110      1044      1184      1469      1175      1246       990 
dram[2]:       960      1451      1299      1565      1771      1929      1785      1916      1990      2250      1076      1098       996      1029      1090      1063 
dram[3]:      1215      1369      1006      1470      1766      1747      1768      1738      1895      2051      1270      1268       932      1018      1201      1171 
dram[4]:      1085      1020      1450      1554      1644      1993      1690      1985      2093      2204       963      1111      1478      1155      1241       997 
dram[5]:      1217       995      1447      1601      1686      1701      1691      1663      2236      1785      1198      1140      1326      1239      1234      1267 
average row accesses per activate:
dram[0]:  1.337673  1.347567  1.324103  1.323323  1.379893  1.375208  1.378576  1.357949  1.255198  1.221496  1.249135  1.239329  1.261866  1.248411  1.310182  1.282434 
dram[1]:  1.353292  1.326885  1.344810  1.330194  1.388763  1.387925  1.394789  1.368067  1.244722  1.262372  1.256956  1.258435  1.278956  1.266237  1.288586  1.300233 
dram[2]:  1.340150  1.333679  1.319082  1.345673  1.370047  1.389691  1.390084  1.369730  1.235887  1.259883  1.239808  1.245481  1.250522  1.261532  1.275858  1.317223 
dram[3]:  1.352466  1.346976  1.342588  1.331676  1.387277  1.387105  1.379595  1.380762  1.246433  1.252704  1.261479  1.263158  1.263081  1.262670  1.298701  1.303796 
dram[4]:  1.338322  1.339553  1.329233  1.331707  1.394944  1.382756  1.372171  1.364387  1.251629  1.228115  1.251928  1.240297  1.264912  1.255486  1.306200  1.286247 
dram[5]:  1.334231  1.348336  1.310677  1.337295  1.386317  1.390814  1.397584  1.388106  1.240081  1.243407  1.258779  1.254609  1.270518  1.262147  1.310236  1.299840 
average row locality = 996175/757769 = 1.314616
average row locality_1 = 749445/577661 = 1.297379
average row locality_2 = 246730/180108 = 1.369900
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6861      8557      6869      7575      6942      7420      6951      7305      5962      6696      5775      6374      5518      6047      5522      5971 
dram[1]:      6596      6965      6682      6987      6687      6917      6763      6779      5983      5665      5875      5871      5294      5491      5686      5671 
dram[2]:      7267      7016      7804      6891      7528      6896      8229      6998      6407      5641      6329      5945      6095      5566      6441      5485 
dram[3]:      6620      6689      6676      7034      7144      6856      6821      6541      6230      5992      5648      5616      5584      5629      5792      5539 
dram[4]:      6730      7257      7131      7848      6623      7509      6935      7550      5983      6364      5789      6989      5824      5702      5542      6254 
dram[5]:      6641      6877      7146      6831      6919      6979      6617      6570      5938      5976      5777      5949      5277      5692      5322      5623 
total reads: 619370
bank skew: 8557/5277 = 1.62
chip skew: 106538/99912 = 1.07
number of total write accesses:
dram[0]:      4545      6149      4130      4676      4656      4994      4571      4855      3334      3953      3250      3821      3069      3577      3099      3469 
dram[1]:      4298      4490      3907      4317      4387      4439      4485      4421      3274      2957      3160      3342      2845      2951      3289      3259 
dram[2]:      4856      4567      4785      4200      5023      4455      5793      4570      3532      2964      3737      3429      3490      3050      3934      3073 
dram[3]:      4266      4336      4011      4216      4763      4418      4362      4156      3466      3274      3089      3144      3010      3093      3308      3186 
dram[4]:      4449      4806      4328      4979      4358      5018      4530      5016      3239      3639      3300      4356      3210      3281      3075      3744 
dram[5]:      4257      4387      4405      4196      4489      4619      4259      4167      3282      3265      3149      3374      2773      3114      2998      3290 
total reads: 376877
bank skew: 6149/2773 = 2.22
chip skew: 66148/59821 = 1.11
average mf latency per bank:
dram[0]:       1444      2187      1065      1317       853      1075       880      1494       745       962       742       945       739       935       792      1021
dram[1]:       1394      1410      1045       985       808       829       817       822       704       730       716       698       698       700       735       759
dram[2]:       1721      1443      1303      1092      1097       902      1256       882       967       783       951       765       940       775       993       824
dram[3]:       1412      1387      1017      1012       830       839       844       823       725       711       722       715       706       727       755       756
dram[4]:       1457      1566      1098      1173       886       994       894       987       803       891       770       945       791       838       831       918
dram[5]:       1394      1452      1015      1009       859       857       846       853       706       743       718       747       710       733       760       765
maximum mf latency per bank:
dram[0]:       5502      6961      5363      5296      4937      4834      5092      6403      4524      5235      4749      4826      3965      4028      4452      6674
dram[1]:       5668      5716      5176      4194      4974      4980      4415      4773      4331      4860      4424      3620      4471      4551      5495      5275
dram[2]:       5500      4995      5795      6272      5854      4905      5812      4415      5149      4448      6088      3876      4351      3678      5383      4538
dram[3]:       5200      4664      4562      4694      4972      4609      4459      4304      4361      4679      3868      4683      3797      3969      4791      4529
dram[4]:       4610      4663      5269      6078      4390      5253      4035      5338      5205      4678      4419      4833      3729      4278      4785      4965
dram[5]:       4697      5454      4915      4942      4897      4716      4258      4781      3759      4544      3561      4804      3777      3978      4980      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=472318 n_act=131764 n_pre=131751 n_req=133368 n_req_1=72916 n_req_2=36359 n_req_3=24093 n_rd=212660 n_write=126086 bw_util=0.4849 bw_util_1=0.2714 bw_util_2=0.1353 bw_util_3=0.07814 blp=9.821740 blp_1= 4.272957 blp_2= 2.504298 blp_3= 1.942005
 n_activity=1071751 dram_eff=0.4862 dram_eff_1=0.2721 dram_eff_2=0.1357 dram_eff_3=0.07834
bk0: 13720a 428958i bk1: 17114a 222300i bk2: 13734a 412104i bk3: 15146a 328746i bk4: 13882a 350049i bk5: 14838a 289310i bk6: 13900a 328149i bk7: 14602a 285666i bk8: 11924a 549393i bk9: 13392a 454929i bk10: 11550a 542270i bk11: 12742a 456508i bk12: 11036a 550555i bk13: 12094a 475067i bk14: 11044a 531398i bk15: 11942a 468788i 
bw_dist = 0.271	0.135	0.078	0.512	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4268
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=519102 n_act=121087 n_pre=121074 n_req=126849 n_req_1=72916 n_req_2=30170 n_req_3=23763 n_rd=199796 n_write=113520 bw_util=0.4608 bw_util_1=0.2714 bw_util_2=0.1123 bw_util_3=0.07706 blp=9.031104 blp_1= 4.409192 blp_2= 2.366958 blp_3= 1.982221
 n_activity=1047534 dram_eff=0.4727 dram_eff_1=0.2784 dram_eff_2=0.1152 dram_eff_3=0.07904
bk0: 13192a 476691i bk1: 13930a 427284i bk2: 13359a 465690i bk3: 13970a 413073i bk4: 13372a 416387i bk5: 13834a 394353i bk6: 13516a 384516i bk7: 13554a 372672i bk8: 11966a 561519i bk9: 11329a 592375i bk10: 11750a 553458i bk11: 11742a 536984i bk12: 10588a 590314i bk13: 10980a 562652i bk14: 11372a 530452i bk15: 11342a 522956i 
bw_dist = 0.271	0.112	0.077	0.514	0.025
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5302
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=474918 n_act=131000 n_pre=130986 n_req=133640 n_req_1=72920 n_req_2=35673 n_req_3=25047 n_rd=213046 n_write=124629 bw_util=0.4857 bw_util_1=0.2714 bw_util_2=0.1328 bw_util_3=0.08154 blp=9.700682 blp_1= 4.256854 blp_2= 2.484991 blp_3= 1.979684
 n_activity=1071528 dram_eff=0.4871 dram_eff_1=0.2722 dram_eff_2=0.1331 dram_eff_3=0.08178
bk0: 14534a 391561i bk1: 14032a 406104i bk2: 15604a 333070i bk3: 13774a 405718i bk4: 15056a 301679i bk5: 13792a 366512i bk6: 16456a 197638i bk7: 13992a 326328i bk8: 12814a 517689i bk9: 11282a 582876i bk10: 12658a 481508i bk11: 11886a 514557i bk12: 12188a 490020i bk13: 11128a 537962i bk14: 12880a 424407i bk15: 10970a 529076i 
bw_dist = 0.271	0.133	0.082	0.511	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3398
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=516320 n_act=121647 n_pre=121632 n_req=127258 n_req_1=72920 n_req_2=30583 n_req_3=23755 n_rd=200809 n_write=114171 bw_util=0.4625 bw_util_1=0.2714 bw_util_2=0.1138 bw_util_3=0.07722 blp=9.057517 blp_1= 4.397427 blp_2= 2.359355 blp_3= 1.974764
 n_activity=1050286 dram_eff=0.4732 dram_eff_1=0.2777 dram_eff_2=0.1165 dram_eff_3=0.079
bk0: 13240a 477552i bk1: 13378a 457735i bk2: 13352a 462770i bk3: 14068a 418490i bk4: 14288a 368266i bk5: 13710a 392574i bk6: 13642a 389934i bk7: 13077a 404681i bk8: 12460a 539431i bk9: 11982a 548594i bk10: 11296a 570566i bk11: 11232a 555227i bk12: 11168a 562899i bk13: 11254a 546269i bk14: 11584a 521785i bk15: 11078a 533785i 
bw_dist = 0.271	0.114	0.077	0.515	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6786
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=476883 n_act=130683 n_pre=130667 n_req=133192 n_req_1=72918 n_req_2=35424 n_req_3=24850 n_rd=212035 n_write=124311 bw_util=0.484 bw_util_1=0.2714 bw_util_2=0.1318 bw_util_3=0.0807 blp=9.710895 blp_1= 4.287648 blp_2= 2.489356 blp_3= 1.987284
 n_activity=1069907 dram_eff=0.4861 dram_eff_1=0.2726 dram_eff_2=0.1324 dram_eff_3=0.08105
bk0: 13460a 441987i bk1: 14512a 378209i bk2: 14250a 394915i bk3: 15694a 303875i bk4: 13246a 397483i bk5: 15015a 293195i bk6: 13864a 343798i bk7: 15100a 265666i bk8: 11966a 553493i bk9: 12728a 496808i bk10: 11578a 536693i bk11: 13978a 395956i bk12: 11648a 525570i bk13: 11404a 517597i bk14: 11084a 535453i bk15: 12508a 436864i 
bw_dist = 0.271	0.132	0.081	0.512	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9309
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=517167 n_act=121574 n_pre=121558 n_req=126998 n_req_1=72919 n_req_2=30452 n_req_3=23627 n_rd=200264 n_write=114016 bw_util=0.4615 bw_util_1=0.2714 bw_util_2=0.1134 bw_util_3=0.07672 blp=9.068459 blp_1= 4.378466 blp_2= 2.370521 blp_3= 1.979095
 n_activity=1047330 dram_eff=0.4735 dram_eff_1=0.2785 dram_eff_2=0.1163 dram_eff_3=0.07872
bk0: 13282a 471289i bk1: 13754a 438068i bk2: 14292a 406356i bk3: 13658a 430525i bk4: 13838a 390429i bk5: 13958a 377944i bk6: 13234a 405716i bk7: 13140a 404504i bk8: 11876a 562584i bk9: 11952a 554405i bk10: 11554a 564310i bk11: 11898a 531424i bk12: 10554a 593956i bk13: 11384a 538704i bk14: 10644a 569069i bk15: 11246a 524961i 
bw_dist = 0.271	0.113	0.077	0.513	0.025
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66377, Miss = 50423, Miss_rate = 0.760, Pending_hits = 557, Reservation_fails = 17325
L2_cache_bank[1]: Access = 82157, Miss = 55967, Miss_rate = 0.681, Pending_hits = 930, Reservation_fails = 79045
L2_cache_bank[2]: Access = 65335, Miss = 49575, Miss_rate = 0.759, Pending_hits = 530, Reservation_fails = 22099
L2_cache_bank[3]: Access = 66751, Miss = 50361, Miss_rate = 0.754, Pending_hits = 514, Reservation_fails = 28282
L2_cache_bank[4]: Access = 73794, Miss = 56114, Miss_rate = 0.760, Pending_hits = 788, Reservation_fails = 75791
L2_cache_bank[5]: Access = 66834, Miss = 50451, Miss_rate = 0.755, Pending_hits = 606, Reservation_fails = 28082
L2_cache_bank[6]: Access = 66512, Miss = 50530, Miss_rate = 0.760, Pending_hits = 525, Reservation_fails = 24170
L2_cache_bank[7]: Access = 66071, Miss = 49906, Miss_rate = 0.755, Pending_hits = 536, Reservation_fails = 24761
L2_cache_bank[8]: Access = 66165, Miss = 50574, Miss_rate = 0.764, Pending_hits = 524, Reservation_fails = 27620
L2_cache_bank[9]: Access = 72876, Miss = 55491, Miss_rate = 0.761, Pending_hits = 902, Reservation_fails = 78582
L2_cache_bank[10]: Access = 65229, Miss = 49652, Miss_rate = 0.761, Pending_hits = 482, Reservation_fails = 21006
L2_cache_bank[11]: Access = 66482, Miss = 50502, Miss_rate = 0.760, Pending_hits = 461, Reservation_fails = 23503
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66377, Miss = 50423 (0.76), PendingHit = 557 (0.00839)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82157, Miss = 55967 (0.681), PendingHit = 930 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65335, Miss = 49575 (0.759), PendingHit = 530 (0.00811)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66751, Miss = 50361 (0.754), PendingHit = 514 (0.0077)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73794, Miss = 56114 (0.76), PendingHit = 788 (0.0107)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66834, Miss = 50451 (0.755), PendingHit = 606 (0.00907)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66512, Miss = 50530 (0.76), PendingHit = 525 (0.00789)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66071, Miss = 49906 (0.755), PendingHit = 536 (0.00811)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66165, Miss = 50574 (0.764), PendingHit = 524 (0.00792)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72876, Miss = 55491 (0.761), PendingHit = 902 (0.0124)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65229, Miss = 49652 (0.761), PendingHit = 482 (0.00739)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66482, Miss = 50502 (0.76), PendingHit = 461 (0.00693)
L2 Cache Total Miss Rate = 0.751
Stream 1: L2 Cache Miss Rate = 0.925
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.751
Stream 1: Accesses  = 434565
Stream 1: Misses  = 402139
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 824583
Stream 3: Misses  = 619546
Stream 1+2: Accesses  = 434565
Stream 1+2: Misses  = 402139
Stream 1+2+3: Accesses  = 1259148
Stream 1+2+3: Misses  = 1021685
Total Accesses  = 824583
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	63.197
CORE_L2MPKI_21	66.085
CORE_L2MPKI_22	46.491
CORE_L2MPKI_23	60.508
CORE_L2MPKI_24	57.457
CORE_L2MPKI_25	52.557
CORE_L2MPKI_26	71.975
CORE_L2MPKI_27	71.601
CORE_L2MPKI_28	60.127
CORE_L2MPKI_29	74.169
CORE_L2MPKI_30	74.217
CORE_L2MPKI_31	61.798
CORE_L2MPKI_32	70.030
CORE_L2MPKI_33	75.805
CORE_L2MPKI_34	65.144
CORE_L2MPKI_35	76.570
CORE_L2MPKI_36	73.781
CORE_L2MPKI_37	69.611
CORE_L2MPKI_38	65.620
CORE_L2MPKI_39	64.045
CORE_L2MPKI_40	18.978
CORE_L2MPKI_41	17.335
CORE_L2MPKI_42	19.892
CORE_L2MPKI_43	17.112
CORE_L2MPKI_44	18.281
CORE_L2MPKI_45	17.100
CORE_L2MPKI_46	17.534
CORE_L2MPKI_47	18.798
CORE_L2MPKI_48	18.195
CORE_L2MPKI_49	16.516
CORE_L2MPKI_50	18.273
CORE_L2MPKI_51	17.741
CORE_L2MPKI_52	18.762
CORE_L2MPKI_53	18.708
CORE_L2MPKI_54	17.099
CORE_L2MPKI_55	15.852
CORE_L2MPKI_56	18.648
CORE_L2MPKI_57	17.587
CORE_L2MPKI_58	17.707
CORE_L2MPKI_59	18.327
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 66.039
Avg_MPKI_Stream3= 17.922
MISSES-CORES
CORE_MISSES_0	14963
CORE_MISSES_1	15620
CORE_MISSES_2	16282
CORE_MISSES_3	15641
CORE_MISSES_4	14981
CORE_MISSES_5	16880
CORE_MISSES_6	16280
CORE_MISSES_7	16920
CORE_MISSES_8	14980
CORE_MISSES_9	14980
CORE_MISSES_10	16280
CORE_MISSES_11	14341
CORE_MISSES_12	14980
CORE_MISSES_13	15641
CORE_MISSES_14	16280
CORE_MISSES_15	14960
CORE_MISSES_16	15640
CORE_MISSES_17	15600
CORE_MISSES_18	14980
CORE_MISSES_19	16280
CORE_MISSES_20	9337
CORE_MISSES_21	9051
CORE_MISSES_22	5323
CORE_MISSES_23	7867
CORE_MISSES_24	7189
CORE_MISSES_25	6512
CORE_MISSES_26	10445
CORE_MISSES_27	13264
CORE_MISSES_28	7752
CORE_MISSES_29	12890
CORE_MISSES_30	12516
CORE_MISSES_31	8187
CORE_MISSES_32	12249
CORE_MISSES_33	12939
CORE_MISSES_34	9093
CORE_MISSES_35	12462
CORE_MISSES_36	12570
CORE_MISSES_37	10895
CORE_MISSES_38	10010
CORE_MISSES_39	8206
CORE_MISSES_40	5826
CORE_MISSES_41	5087
CORE_MISSES_42	5946
CORE_MISSES_43	4935
CORE_MISSES_44	5661
CORE_MISSES_45	5429
CORE_MISSES_46	5326
CORE_MISSES_47	5872
CORE_MISSES_48	5494
CORE_MISSES_49	5111
CORE_MISSES_50	5283
CORE_MISSES_51	5290
CORE_MISSES_52	5651
CORE_MISSES_53	5797
CORE_MISSES_54	5231
CORE_MISSES_55	4747
CORE_MISSES_56	5452
CORE_MISSES_57	5618
CORE_MISSES_58	5161
CORE_MISSES_59	5363
L2_MISSES = 619546
L2_total_cache_accesses = 824583
L2_total_cache_misses = 619546
L2_total_cache_miss_rate = 0.7513
L2_total_cache_pending_hits = 7355
L2_total_cache_reservation_fails = 450266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 460411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 342110
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83399
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 159110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105380
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 316
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 24
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2676
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2368953
icnt_total_pkts_simt_to_mem=1710502
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     240.4960
gpu_ipc_2 =          inf
gpu_ipc_3 =       7.4220
gpu_tot_sim_cycle_stream_1 = 814075
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 814075
gpu_sim_insn_1 = 195781760
gpu_sim_insn_2 = 2967936
gpu_sim_insn_3 = 6042054
gpu_sim_cycle = 814076
gpu_sim_insn = 204791750
gpu_ipc =     251.5634
gpu_tot_sim_cycle = 814076
gpu_tot_sim_insn = 204791750
gpu_tot_ipc =     251.5634
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2703611
gpu_stall_icnt2sh    = 122494
gpu_total_sim_rate=115897

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3531645
	L1I_total_cache_misses = 7635
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 58101
L1D_cache:
	L1D_cache_core[0]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747136
	L1D_cache_core[1]: Access = 15620, Miss = 15620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736083
	L1D_cache_core[2]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 713518
	L1D_cache_core[3]: Access = 15640, Miss = 15640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736853
	L1D_cache_core[4]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725990
	L1D_cache_core[5]: Access = 16880, Miss = 16880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 705932
	L1D_cache_core[6]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701037
	L1D_cache_core[7]: Access = 16920, Miss = 16920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 705973
	L1D_cache_core[8]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722333
	L1D_cache_core[9]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 714834
	L1D_cache_core[10]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697079
	L1D_cache_core[11]: Access = 14340, Miss = 14340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 714311
	L1D_cache_core[12]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 729522
	L1D_cache_core[13]: Access = 15640, Miss = 15640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 733678
	L1D_cache_core[14]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725429
	L1D_cache_core[15]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 708485
	L1D_cache_core[16]: Access = 15640, Miss = 15640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697015
	L1D_cache_core[17]: Access = 15600, Miss = 15600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725955
	L1D_cache_core[18]: Access = 14980, Miss = 14980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 717852
	L1D_cache_core[19]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 692538
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 18753, Miss = 13298, Miss_rate = 0.709, Pending_hits = 1182, Reservation_fails = 675198
	L1D_cache_core[41]: Access = 16382, Miss = 11738, Miss_rate = 0.717, Pending_hits = 1146, Reservation_fails = 589646
	L1D_cache_core[42]: Access = 18975, Miss = 13495, Miss_rate = 0.711, Pending_hits = 1198, Reservation_fails = 650362
	L1D_cache_core[43]: Access = 16622, Miss = 11789, Miss_rate = 0.709, Pending_hits = 990, Reservation_fails = 598718
	L1D_cache_core[44]: Access = 17945, Miss = 12789, Miss_rate = 0.713, Pending_hits = 1157, Reservation_fails = 664017
	L1D_cache_core[45]: Access = 17569, Miss = 12554, Miss_rate = 0.715, Pending_hits = 1135, Reservation_fails = 631030
	L1D_cache_core[46]: Access = 17243, Miss = 12278, Miss_rate = 0.712, Pending_hits = 1197, Reservation_fails = 630717
	L1D_cache_core[47]: Access = 18513, Miss = 13189, Miss_rate = 0.712, Pending_hits = 1231, Reservation_fails = 663774
	L1D_cache_core[48]: Access = 17583, Miss = 12487, Miss_rate = 0.710, Pending_hits = 1121, Reservation_fails = 662111
	L1D_cache_core[49]: Access = 16587, Miss = 11846, Miss_rate = 0.714, Pending_hits = 1137, Reservation_fails = 634162
	L1D_cache_core[50]: Access = 16600, Miss = 11913, Miss_rate = 0.718, Pending_hits = 1066, Reservation_fails = 622705
	L1D_cache_core[51]: Access = 17410, Miss = 12123, Miss_rate = 0.696, Pending_hits = 1090, Reservation_fails = 618082
	L1D_cache_core[52]: Access = 17482, Miss = 12491, Miss_rate = 0.715, Pending_hits = 1111, Reservation_fails = 677275
	L1D_cache_core[53]: Access = 19337, Miss = 13529, Miss_rate = 0.700, Pending_hits = 1155, Reservation_fails = 657287
	L1D_cache_core[54]: Access = 17144, Miss = 12385, Miss_rate = 0.722, Pending_hits = 1108, Reservation_fails = 618138
	L1D_cache_core[55]: Access = 16569, Miss = 11624, Miss_rate = 0.702, Pending_hits = 1050, Reservation_fails = 588898
	L1D_cache_core[56]: Access = 17564, Miss = 12393, Miss_rate = 0.706, Pending_hits = 1105, Reservation_fails = 630120
	L1D_cache_core[57]: Access = 19012, Miss = 13364, Miss_rate = 0.703, Pending_hits = 1233, Reservation_fails = 633738
	L1D_cache_core[58]: Access = 17001, Miss = 12047, Miss_rate = 0.709, Pending_hits = 1057, Reservation_fails = 668144
	L1D_cache_core[59]: Access = 16985, Miss = 12377, Miss_rate = 0.729, Pending_hits = 1106, Reservation_fails = 573219
	L1D_total_cache_accesses = 665056
	L1D_total_cache_misses = 563489
	L1D_total_cache_miss_rate = 0.8473
	L1D_total_cache_pending_hits = 22575
	L1D_total_cache_reservation_fails = 27052041
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 86331
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0185
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 320192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19318531
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84731
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 243297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7733510
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3524010
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 58101
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 19101, 15966, 15966, 15966, 15966, 
gpgpu_n_tot_thrd_icount = 221686720
gpgpu_n_tot_w_icount = 6927710
gpgpu_n_stall_shd_mem = 43486218
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 579360
gpgpu_n_mem_write_global = 245443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6904527
gpgpu_n_store_insn = 4236362
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1348286
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43478921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75540641	W0_Idle:7955538	W0_Scoreboard:7264923	W1:154868	W2:109405	W3:105195	W4:80653	W5:57865	W6:26788	W7:14434	W8:4093	W9:1249	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50	W17:229	W18:381	W19:1209	W20:1404	W21:2472	W22:3335	W23:3130	W24:3348	W25:3410	W26:2532	W27:1667	W28:635	W29:252	W30:63	W31:0	W32:6349351
Warp Occupancy Distribution:
Stall:37270444	W0_Idle:876345	W0_Scoreboard:4531335	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6166436
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.070919
warp_utilization1: 0.126246
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560824 {8:320103,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21821176 {40:120399,72:12,136:125032,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10544072 {40:256658,72:1183,136:1416,}
traffic_breakdown_coretomem[INST_ACC_R] = 3200 {8:400,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43473760 {136:319660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1962632 {8:245329,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10527872 {40:256272,72:1180,136:1412,}
traffic_breakdown_memtocore[INST_ACC_R] = 54400 {136:400,}
maxmrqlatency = 987 
maxdqlatency = 0 
maxmflatency = 6961 
averagemflatency = 1187 
averagemflatency_1 = 1159 
averagemflatency_3 = 1219 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 61 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6042 
max_icnt2sh_latency = 814075 
mrq_lat_table:295980 	9667 	16062 	33169 	95112 	157087 	199198 	147760 	40659 	1481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16865 	72090 	284458 	376935 	72607 	957 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7858 	14151 	49103 	56965 	57324 	137865 	274085 	199719 	27380 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	459128 	112842 	6439 	174 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	89118 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7 	163 	1457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        12         9        12        12        32        12         6         6        10        22        32        32        24        32 
dram[1]:        14        14         8        10        16        12        30        15         8         8        22        20        32        32        21        18 
dram[2]:        24        32         9        10        12        16        28        20         6         6        30        10        32        32        20        24 
dram[3]:        24        21         8        11        10        12        28        14        10        10        32        14        32        32        17        20 
dram[4]:        22        30         9        10        18        20        16        28         6         6        16        22        32        32        18        26 
dram[5]:        20        26         9        10        16        16        22        28         4        10        12        24        32        30        17        26 
maximum service time to same row:
dram[0]:      1063      1601       909      1235      2307      1863      1686      1803      2310      2272      1149      1601      1113      1182      1116       984 
dram[1]:       976      1335      1425      1173      1933      1688      1682      1679      2522      2110      1044      1184      1469      1175      1246       990 
dram[2]:       960      1451      1299      1565      1771      1929      1785      1916      1990      2250      1076      1098       996      1029      1090      1063 
dram[3]:      1215      1369      1006      1470      1766      1747      1768      1738      1895      2051      1270      1268       932      1018      1201      1171 
dram[4]:      1085      1020      1450      1554      1644      1993      1690      1985      2093      2204       963      1111      1478      1155      1241       997 
dram[5]:      1217       995      1447      1601      1686      1701      1691      1663      2236      1785      1198      1140      1326      1239      1234      1267 
average row accesses per activate:
dram[0]:  1.337673  1.347567  1.324103  1.323323  1.379893  1.375208  1.378576  1.357949  1.255198  1.221496  1.249135  1.239329  1.261866  1.248411  1.310182  1.282434 
dram[1]:  1.353292  1.326885  1.344810  1.330194  1.388763  1.387925  1.394789  1.368067  1.244722  1.262372  1.256956  1.258435  1.278956  1.266237  1.288586  1.300233 
dram[2]:  1.340150  1.333679  1.319082  1.345673  1.370047  1.389691  1.390084  1.369730  1.235887  1.259883  1.239808  1.245481  1.250522  1.261532  1.275858  1.317223 
dram[3]:  1.352466  1.346976  1.342588  1.331676  1.387277  1.387105  1.379595  1.380762  1.246433  1.252704  1.261479  1.263158  1.263081  1.262670  1.298701  1.303796 
dram[4]:  1.338322  1.339553  1.329233  1.331707  1.394944  1.382756  1.372171  1.364387  1.251629  1.228115  1.251928  1.240297  1.264912  1.255486  1.306200  1.286247 
dram[5]:  1.334231  1.348336  1.310677  1.337295  1.386317  1.390814  1.397584  1.388106  1.240081  1.243407  1.258779  1.254609  1.270518  1.262147  1.310236  1.299840 
average row locality = 996175/757769 = 1.314616
average row locality_1 = 749445/577661 = 1.297379
average row locality_2 = 246730/180108 = 1.369900
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6861      8557      6869      7575      6942      7420      6951      7305      5962      6696      5775      6374      5518      6047      5522      5971 
dram[1]:      6596      6965      6682      6987      6687      6917      6763      6779      5983      5665      5875      5871      5294      5491      5686      5671 
dram[2]:      7267      7016      7804      6891      7528      6896      8229      6998      6407      5641      6329      5945      6095      5566      6441      5485 
dram[3]:      6620      6689      6676      7034      7144      6856      6821      6541      6230      5992      5648      5616      5584      5629      5792      5539 
dram[4]:      6730      7257      7131      7848      6623      7509      6935      7550      5983      6364      5789      6989      5824      5702      5542      6254 
dram[5]:      6641      6877      7146      6831      6919      6979      6617      6570      5938      5976      5777      5949      5277      5692      5322      5623 
total reads: 619370
bank skew: 8557/5277 = 1.62
chip skew: 106538/99912 = 1.07
number of total write accesses:
dram[0]:      4545      6149      4130      4676      4656      4994      4571      4855      3334      3953      3250      3821      3069      3577      3099      3469 
dram[1]:      4298      4490      3907      4317      4387      4439      4485      4421      3274      2957      3160      3342      2845      2951      3289      3259 
dram[2]:      4856      4567      4785      4200      5023      4455      5793      4570      3532      2964      3737      3429      3490      3050      3934      3073 
dram[3]:      4266      4336      4011      4216      4763      4418      4362      4156      3466      3274      3089      3144      3010      3093      3308      3186 
dram[4]:      4449      4806      4328      4979      4358      5018      4530      5016      3239      3639      3300      4356      3210      3281      3075      3744 
dram[5]:      4257      4387      4405      4196      4489      4619      4259      4167      3282      3265      3149      3374      2773      3114      2998      3290 
total reads: 376877
bank skew: 6149/2773 = 2.22
chip skew: 66148/59821 = 1.11
average mf latency per bank:
dram[0]:       1444      2187      1065      1317       853      1075       880      1494       745       962       742       945       739       935       792      1021
dram[1]:       1394      1410      1045       985       808       829       817       822       704       730       716       698       698       700       735       759
dram[2]:       1721      1443      1303      1092      1097       902      1256       882       967       783       951       765       940       775       993       824
dram[3]:       1412      1387      1017      1012       830       839       844       823       725       711       722       715       706       727       755       756
dram[4]:       1457      1566      1098      1173       886       994       894       987       803       891       770       945       791       838       831       918
dram[5]:       1394      1452      1015      1009       859       857       846       853       706       743       718       747       710       733       760       765
maximum mf latency per bank:
dram[0]:       5502      6961      5363      5296      4937      4834      5092      6403      4524      5235      4749      4826      3965      4028      4452      6674
dram[1]:       5668      5716      5176      4194      4974      4980      4415      4773      4331      4860      4424      3620      4471      4551      5495      5275
dram[2]:       5500      4995      5795      6272      5854      4905      5812      4415      5149      4448      6088      3876      4351      3678      5383      4538
dram[3]:       5200      4664      4562      4694      4972      4609      4459      4304      4361      4679      3868      4683      3797      3969      4791      4529
dram[4]:       4610      4663      5269      6078      4390      5253      4035      5338      5205      4678      4419      4833      3729      4278      4785      4965
dram[5]:       4697      5454      4915      4942      4897      4716      4258      4781      3759      4544      3561      4804      3777      3978      4980      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=472318 n_act=131764 n_pre=131751 n_req=133368 n_req_1=72916 n_req_2=36359 n_req_3=24093 n_rd=212660 n_write=126086 bw_util=0.4849 bw_util_1=0.2714 bw_util_2=0.1353 bw_util_3=0.07814 blp=9.821740 blp_1= 4.272957 blp_2= 2.504298 blp_3= 1.942005
 n_activity=1071751 dram_eff=0.4862 dram_eff_1=0.2721 dram_eff_2=0.1357 dram_eff_3=0.07834
bk0: 13720a 428958i bk1: 17114a 222300i bk2: 13734a 412104i bk3: 15146a 328746i bk4: 13882a 350049i bk5: 14838a 289310i bk6: 13900a 328149i bk7: 14602a 285666i bk8: 11924a 549393i bk9: 13392a 454929i bk10: 11550a 542270i bk11: 12742a 456508i bk12: 11036a 550555i bk13: 12094a 475067i bk14: 11044a 531398i bk15: 11942a 468788i 
bw_dist = 0.271	0.135	0.078	0.512	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4268
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=519102 n_act=121087 n_pre=121074 n_req=126849 n_req_1=72916 n_req_2=30170 n_req_3=23763 n_rd=199796 n_write=113520 bw_util=0.4608 bw_util_1=0.2714 bw_util_2=0.1123 bw_util_3=0.07706 blp=9.031104 blp_1= 4.409192 blp_2= 2.366958 blp_3= 1.982221
 n_activity=1047534 dram_eff=0.4727 dram_eff_1=0.2784 dram_eff_2=0.1152 dram_eff_3=0.07904
bk0: 13192a 476691i bk1: 13930a 427284i bk2: 13359a 465690i bk3: 13970a 413073i bk4: 13372a 416387i bk5: 13834a 394353i bk6: 13516a 384516i bk7: 13554a 372672i bk8: 11966a 561519i bk9: 11329a 592375i bk10: 11750a 553458i bk11: 11742a 536984i bk12: 10588a 590314i bk13: 10980a 562652i bk14: 11372a 530452i bk15: 11342a 522956i 
bw_dist = 0.271	0.112	0.077	0.514	0.025
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5302
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=474918 n_act=131000 n_pre=130986 n_req=133640 n_req_1=72920 n_req_2=35673 n_req_3=25047 n_rd=213046 n_write=124629 bw_util=0.4857 bw_util_1=0.2714 bw_util_2=0.1328 bw_util_3=0.08154 blp=9.700682 blp_1= 4.256854 blp_2= 2.484991 blp_3= 1.979684
 n_activity=1071528 dram_eff=0.4871 dram_eff_1=0.2722 dram_eff_2=0.1331 dram_eff_3=0.08178
bk0: 14534a 391561i bk1: 14032a 406104i bk2: 15604a 333070i bk3: 13774a 405718i bk4: 15056a 301679i bk5: 13792a 366512i bk6: 16456a 197638i bk7: 13992a 326328i bk8: 12814a 517689i bk9: 11282a 582876i bk10: 12658a 481508i bk11: 11886a 514557i bk12: 12188a 490020i bk13: 11128a 537962i bk14: 12880a 424407i bk15: 10970a 529076i 
bw_dist = 0.271	0.133	0.082	0.511	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3398
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=516320 n_act=121647 n_pre=121632 n_req=127258 n_req_1=72920 n_req_2=30583 n_req_3=23755 n_rd=200809 n_write=114171 bw_util=0.4625 bw_util_1=0.2714 bw_util_2=0.1138 bw_util_3=0.07722 blp=9.057517 blp_1= 4.397427 blp_2= 2.359355 blp_3= 1.974764
 n_activity=1050286 dram_eff=0.4732 dram_eff_1=0.2777 dram_eff_2=0.1165 dram_eff_3=0.079
bk0: 13240a 477552i bk1: 13378a 457735i bk2: 13352a 462770i bk3: 14068a 418490i bk4: 14288a 368266i bk5: 13710a 392574i bk6: 13642a 389934i bk7: 13077a 404681i bk8: 12460a 539431i bk9: 11982a 548594i bk10: 11296a 570566i bk11: 11232a 555227i bk12: 11168a 562899i bk13: 11254a 546269i bk14: 11584a 521785i bk15: 11078a 533785i 
bw_dist = 0.271	0.114	0.077	0.515	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6786
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=476883 n_act=130683 n_pre=130667 n_req=133192 n_req_1=72918 n_req_2=35424 n_req_3=24850 n_rd=212035 n_write=124311 bw_util=0.484 bw_util_1=0.2714 bw_util_2=0.1318 bw_util_3=0.0807 blp=9.710895 blp_1= 4.287648 blp_2= 2.489356 blp_3= 1.987284
 n_activity=1069907 dram_eff=0.4861 dram_eff_1=0.2726 dram_eff_2=0.1324 dram_eff_3=0.08105
bk0: 13460a 441987i bk1: 14512a 378209i bk2: 14250a 394915i bk3: 15694a 303875i bk4: 13246a 397483i bk5: 15015a 293195i bk6: 13864a 343798i bk7: 15100a 265666i bk8: 11966a 553493i bk9: 12728a 496808i bk10: 11578a 536693i bk11: 13978a 395956i bk12: 11648a 525570i bk13: 11404a 517597i bk14: 11084a 535453i bk15: 12508a 436864i 
bw_dist = 0.271	0.132	0.081	0.512	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9309
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1074579 n_nop=517167 n_act=121574 n_pre=121558 n_req=126998 n_req_1=72919 n_req_2=30452 n_req_3=23627 n_rd=200264 n_write=114016 bw_util=0.4615 bw_util_1=0.2714 bw_util_2=0.1134 bw_util_3=0.07672 blp=9.068459 blp_1= 4.378466 blp_2= 2.370521 blp_3= 1.979095
 n_activity=1047330 dram_eff=0.4735 dram_eff_1=0.2785 dram_eff_2=0.1163 dram_eff_3=0.07872
bk0: 13282a 471289i bk1: 13754a 438068i bk2: 14292a 406356i bk3: 13658a 430525i bk4: 13838a 390429i bk5: 13958a 377944i bk6: 13234a 405716i bk7: 13140a 404504i bk8: 11876a 562584i bk9: 11952a 554405i bk10: 11554a 564310i bk11: 11898a 531424i bk12: 10554a 593956i bk13: 11384a 538704i bk14: 10644a 569069i bk15: 11246a 524961i 
bw_dist = 0.271	0.113	0.077	0.513	0.025
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66377, Miss = 50423, Miss_rate = 0.760, Pending_hits = 557, Reservation_fails = 17325
L2_cache_bank[1]: Access = 82157, Miss = 55967, Miss_rate = 0.681, Pending_hits = 930, Reservation_fails = 79045
L2_cache_bank[2]: Access = 65335, Miss = 49575, Miss_rate = 0.759, Pending_hits = 530, Reservation_fails = 22099
L2_cache_bank[3]: Access = 66751, Miss = 50361, Miss_rate = 0.754, Pending_hits = 514, Reservation_fails = 28282
L2_cache_bank[4]: Access = 73794, Miss = 56114, Miss_rate = 0.760, Pending_hits = 788, Reservation_fails = 75791
L2_cache_bank[5]: Access = 66834, Miss = 50451, Miss_rate = 0.755, Pending_hits = 606, Reservation_fails = 28082
L2_cache_bank[6]: Access = 66512, Miss = 50530, Miss_rate = 0.760, Pending_hits = 525, Reservation_fails = 24170
L2_cache_bank[7]: Access = 66071, Miss = 49906, Miss_rate = 0.755, Pending_hits = 536, Reservation_fails = 24761
L2_cache_bank[8]: Access = 66165, Miss = 50574, Miss_rate = 0.764, Pending_hits = 524, Reservation_fails = 27620
L2_cache_bank[9]: Access = 72876, Miss = 55491, Miss_rate = 0.761, Pending_hits = 902, Reservation_fails = 78582
L2_cache_bank[10]: Access = 65229, Miss = 49652, Miss_rate = 0.761, Pending_hits = 482, Reservation_fails = 21006
L2_cache_bank[11]: Access = 66482, Miss = 50502, Miss_rate = 0.760, Pending_hits = 461, Reservation_fails = 23503
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66377, Miss = 50423 (0.76), PendingHit = 557 (0.00839)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82157, Miss = 55967 (0.681), PendingHit = 930 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65335, Miss = 49575 (0.759), PendingHit = 530 (0.00811)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66751, Miss = 50361 (0.754), PendingHit = 514 (0.0077)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73794, Miss = 56114 (0.76), PendingHit = 788 (0.0107)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66834, Miss = 50451 (0.755), PendingHit = 606 (0.00907)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66512, Miss = 50530 (0.76), PendingHit = 525 (0.00789)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66071, Miss = 49906 (0.755), PendingHit = 536 (0.00811)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66165, Miss = 50574 (0.764), PendingHit = 524 (0.00792)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72876, Miss = 55491 (0.761), PendingHit = 902 (0.0124)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65229, Miss = 49652 (0.761), PendingHit = 482 (0.00739)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66482, Miss = 50502 (0.76), PendingHit = 461 (0.00693)
L2 Cache Total Miss Rate = 0.751
Stream 1: L2 Cache Miss Rate = 0.925
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.751
Stream 1: Accesses  = 434565
Stream 1: Misses  = 402139
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 824583
Stream 3: Misses  = 619546
Stream 1+2: Accesses  = 434565
Stream 1+2: Misses  = 402139
Stream 1+2+3: Accesses  = 1259148
Stream 1+2+3: Misses  = 1021685
Total Accesses  = 824583
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	63.197
CORE_L2MPKI_21	66.085
CORE_L2MPKI_22	46.491
CORE_L2MPKI_23	60.508
CORE_L2MPKI_24	57.457
CORE_L2MPKI_25	52.557
CORE_L2MPKI_26	71.975
CORE_L2MPKI_27	71.601
CORE_L2MPKI_28	60.127
CORE_L2MPKI_29	74.169
CORE_L2MPKI_30	74.217
CORE_L2MPKI_31	61.798
CORE_L2MPKI_32	70.030
CORE_L2MPKI_33	75.805
CORE_L2MPKI_34	65.144
CORE_L2MPKI_35	76.570
CORE_L2MPKI_36	73.781
CORE_L2MPKI_37	69.611
CORE_L2MPKI_38	65.620
CORE_L2MPKI_39	64.045
CORE_L2MPKI_40	18.978
CORE_L2MPKI_41	17.335
CORE_L2MPKI_42	19.892
CORE_L2MPKI_43	17.112
CORE_L2MPKI_44	18.281
CORE_L2MPKI_45	17.100
CORE_L2MPKI_46	17.534
CORE_L2MPKI_47	18.798
CORE_L2MPKI_48	18.195
CORE_L2MPKI_49	16.516
CORE_L2MPKI_50	18.273
CORE_L2MPKI_51	17.741
CORE_L2MPKI_52	18.762
CORE_L2MPKI_53	18.708
CORE_L2MPKI_54	17.099
CORE_L2MPKI_55	15.852
CORE_L2MPKI_56	18.648
CORE_L2MPKI_57	17.587
CORE_L2MPKI_58	17.707
CORE_L2MPKI_59	18.327
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 66.039
Avg_MPKI_Stream3= 17.922
MISSES-CORES
CORE_MISSES_0	14963
CORE_MISSES_1	15620
CORE_MISSES_2	16282
CORE_MISSES_3	15641
CORE_MISSES_4	14981
CORE_MISSES_5	16880
CORE_MISSES_6	16280
CORE_MISSES_7	16920
CORE_MISSES_8	14980
CORE_MISSES_9	14980
CORE_MISSES_10	16280
CORE_MISSES_11	14341
CORE_MISSES_12	14980
CORE_MISSES_13	15641
CORE_MISSES_14	16280
CORE_MISSES_15	14960
CORE_MISSES_16	15640
CORE_MISSES_17	15600
CORE_MISSES_18	14980
CORE_MISSES_19	16280
CORE_MISSES_20	9337
CORE_MISSES_21	9051
CORE_MISSES_22	5323
CORE_MISSES_23	7867
CORE_MISSES_24	7189
CORE_MISSES_25	6512
CORE_MISSES_26	10445
CORE_MISSES_27	13264
CORE_MISSES_28	7752
CORE_MISSES_29	12890
CORE_MISSES_30	12516
CORE_MISSES_31	8187
CORE_MISSES_32	12249
CORE_MISSES_33	12939
CORE_MISSES_34	9093
CORE_MISSES_35	12462
CORE_MISSES_36	12570
CORE_MISSES_37	10895
CORE_MISSES_38	10010
CORE_MISSES_39	8206
CORE_MISSES_40	5826
CORE_MISSES_41	5087
CORE_MISSES_42	5946
CORE_MISSES_43	4935
CORE_MISSES_44	5661
CORE_MISSES_45	5429
CORE_MISSES_46	5326
CORE_MISSES_47	5872
CORE_MISSES_48	5494
CORE_MISSES_49	5111
CORE_MISSES_50	5283
CORE_MISSES_51	5290
CORE_MISSES_52	5651
CORE_MISSES_53	5797
CORE_MISSES_54	5231
CORE_MISSES_55	4747
CORE_MISSES_56	5452
CORE_MISSES_57	5618
CORE_MISSES_58	5161
CORE_MISSES_59	5363
L2_MISSES = 619546
L2_total_cache_accesses = 824583
L2_total_cache_misses = 619546
L2_total_cache_miss_rate = 0.7513
L2_total_cache_pending_hits = 7355
L2_total_cache_reservation_fails = 450266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 460411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 342110
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83399
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 159110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105380
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 316
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 24
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2676
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2368953
icnt_total_pkts_simt_to_mem=1710502
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     229.3960
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.9593
gpu_tot_sim_cycle_stream_1 = 1706933
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 1706933
gpu_sim_insn_1 = 391563520
gpu_sim_insn_2 = 5601664
gpu_sim_insn_3 = 8465192
gpu_sim_cycle = 1706934
gpu_sim_insn = 405630376
gpu_ipc =     237.6368
gpu_tot_sim_cycle = 1706934
gpu_tot_sim_insn = 405630376
gpu_tot_ipc =     237.6368
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5869385
gpu_stall_icnt2sh    = 427966
gpu_total_sim_rate=115993

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6781148
	L1I_total_cache_misses = 10416
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 58101
L1D_cache:
	L1D_cache_core[0]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1555693
	L1D_cache_core[1]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1539181
	L1D_cache_core[2]: Access = 32540, Miss = 32540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1508062
	L1D_cache_core[3]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1547550
	L1D_cache_core[4]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1503656
	L1D_cache_core[5]: Access = 31840, Miss = 31840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1502234
	L1D_cache_core[6]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1495645
	L1D_cache_core[7]: Access = 34460, Miss = 34460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504631
	L1D_cache_core[8]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1511845
	L1D_cache_core[9]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1491125
	L1D_cache_core[10]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1502382
	L1D_cache_core[11]: Access = 28680, Miss = 28680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1503986
	L1D_cache_core[12]: Access = 29300, Miss = 29300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1525611
	L1D_cache_core[13]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1551271
	L1D_cache_core[14]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1514269
	L1D_cache_core[15]: Access = 29280, Miss = 29280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1534077
	L1D_cache_core[16]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1496983
	L1D_cache_core[17]: Access = 31840, Miss = 31840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1500185
	L1D_cache_core[18]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1494813
	L1D_cache_core[19]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1460587
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 37958, Miss = 29402, Miss_rate = 0.775, Pending_hits = 2232, Reservation_fails = 1547990
	L1D_cache_core[41]: Access = 35908, Miss = 28022, Miss_rate = 0.780, Pending_hits = 2240, Reservation_fails = 1462109
	L1D_cache_core[42]: Access = 37930, Miss = 29339, Miss_rate = 0.774, Pending_hits = 2236, Reservation_fails = 1523439
	L1D_cache_core[43]: Access = 35842, Miss = 27814, Miss_rate = 0.776, Pending_hits = 2050, Reservation_fails = 1471506
	L1D_cache_core[44]: Access = 37064, Miss = 28814, Miss_rate = 0.777, Pending_hits = 2181, Reservation_fails = 1536917
	L1D_cache_core[45]: Access = 36530, Miss = 28422, Miss_rate = 0.778, Pending_hits = 2138, Reservation_fails = 1504070
	L1D_cache_core[46]: Access = 36600, Miss = 28437, Miss_rate = 0.777, Pending_hits = 2295, Reservation_fails = 1503356
	L1D_cache_core[47]: Access = 37603, Miss = 29105, Miss_rate = 0.774, Pending_hits = 2259, Reservation_fails = 1536731
	L1D_cache_core[48]: Access = 36990, Miss = 28644, Miss_rate = 0.774, Pending_hits = 2149, Reservation_fails = 1534704
	L1D_cache_core[49]: Access = 35725, Miss = 27855, Miss_rate = 0.780, Pending_hits = 2167, Reservation_fails = 1507037
	L1D_cache_core[50]: Access = 35666, Miss = 27894, Miss_rate = 0.782, Pending_hits = 2067, Reservation_fails = 1495638
	L1D_cache_core[51]: Access = 35973, Miss = 27601, Miss_rate = 0.767, Pending_hits = 2102, Reservation_fails = 1491570
	L1D_cache_core[52]: Access = 36999, Miss = 28719, Miss_rate = 0.776, Pending_hits = 2162, Reservation_fails = 1549750
	L1D_cache_core[53]: Access = 37722, Miss = 28892, Miss_rate = 0.766, Pending_hits = 2183, Reservation_fails = 1530985
	L1D_cache_core[54]: Access = 36498, Miss = 28619, Miss_rate = 0.784, Pending_hits = 2185, Reservation_fails = 1490776
	L1D_cache_core[55]: Access = 34781, Miss = 26872, Miss_rate = 0.773, Pending_hits = 2022, Reservation_fails = 1462741
	L1D_cache_core[56]: Access = 36665, Miss = 28384, Miss_rate = 0.774, Pending_hits = 2166, Reservation_fails = 1503018
	L1D_cache_core[57]: Access = 38052, Miss = 29364, Miss_rate = 0.772, Pending_hits = 2239, Reservation_fails = 1506701
	L1D_cache_core[58]: Access = 35768, Miss = 27808, Miss_rate = 0.777, Pending_hits = 2045, Reservation_fails = 1541377
	L1D_cache_core[59]: Access = 35482, Miss = 27987, Miss_rate = 0.789, Pending_hits = 2105, Reservation_fails = 1446773
	L1D_total_cache_accesses = 1358036
	L1D_total_cache_misses = 1194274
	L1D_total_cache_miss_rate = 0.8794
	L1D_total_cache_pending_hits = 43223
	L1D_total_cache_reservation_fails = 60404121
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 118119
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 773037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47533526
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116519
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 421237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12870595
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6770732
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 58101
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 35067, 35067, 35067, 35067, 
gpgpu_n_tot_thrd_icount = 426910400
gpgpu_n_tot_w_icount = 13340950
gpgpu_n_stall_shd_mem = 95011652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1307424
gpgpu_n_mem_write_global = 423507
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 13629628
gpgpu_n_store_insn = 8293532
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1916634
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 95004355
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:169802995	W0_Idle:9248603	W0_Scoreboard:12439199	W1:169422	W2:133463	W3:131605	W4:103151	W5:73861	W6:35149	W7:18386	W8:6329	W9:2221	W10:682	W11:606	W12:502	W13:396	W14:704	W15:447	W16:990	W17:1725	W18:2366	W19:5578	W20:6547	W21:11894	W22:13970	W23:13429	W24:14245	W25:15672	W26:11410	W27:7837	W28:2792	W29:1290	W30:357	W31:0	W32:12554257
Warp Occupancy Distribution:
Stall:78543267	W0_Idle:1908503	W0_Scoreboard:9636013	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12328257
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.065133
warp_utilization1: 0.120374
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6183608 {8:772951,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40945656 {40:173437,72:21,136:250049,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 21659848 {40:530256,72:1936,136:2281,}
traffic_breakdown_coretomem[INST_ACC_R] = 4880 {8:610,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105059592 {136:772497,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3387184 {8:423398,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 21642040 {40:529816,72:1935,136:2280,}
traffic_breakdown_memtocore[INST_ACC_R] = 82960 {136:610,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 6961 
averagemflatency = 1257 
averagemflatency_1 = 1195 
averagemflatency_3 = 1321 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 61 
averagemrqlatency_3 = 70 
max_icnt2mem_latency = 6042 
max_icnt2sh_latency = 1706933 
mrq_lat_table:619046 	20256 	34238 	70765 	199997 	332431 	426659 	321315 	83951 	2331 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28841 	134140 	557630 	808848 	197844 	2682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14392 	28564 	107076 	115001 	106388 	253593 	559950 	469342 	75889 	968 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	966102 	313129 	26514 	843 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	130385 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7 	223 	3182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18         9        12        12        32        12        38        14        10        22        32        32        24        32 
dram[1]:        14        14        12        14        16        12        30        15        34        32        22        20        32        32        21        18 
dram[2]:        24        32         9        14        12        16        28        20        24        40        30        10        32        32        20        24 
dram[3]:        24        21        10        11        11        12        28        14        44        18        32        14        32        32        17        20 
dram[4]:        22        30         9        18        18        20        16        28        44        22        16        22        32        32        18        26 
dram[5]:        20        26         9        10        16        16        22        28        16        40        12        24        32        30        17        26 
maximum service time to same row:
dram[0]:      1063      1601       909      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399       984 
dram[1]:       976      1335      1425      1173      1933      1688      1682      1679      2522      2110      1464      1304      1469      1175      1323       995 
dram[2]:       960      1451      1299      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1029      1126      1063 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1270      1268      1109      1018      1356      1388 
dram[4]:      1085      1020      1450      1554      1644      1993      1690      1985      2093      2204      1119      1111      1478      1155      1402       997 
dram[5]:      1217       995      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.364600  1.340566  1.326781  1.288899  1.364488  1.335204  1.357572  1.315374  1.268294  1.219173  1.256233  1.221536  1.274941  1.235124  1.295354  1.253553 
dram[1]:  1.363390  1.347482  1.327638  1.332516  1.374859  1.363631  1.365781  1.350786  1.261449  1.274439  1.266649  1.266042  1.286698  1.280652  1.287817  1.294407 
dram[2]:  1.353915  1.352401  1.310608  1.331116  1.345945  1.354288  1.360029  1.345915  1.241827  1.270391  1.244116  1.259180  1.261180  1.272097  1.265733  1.298684 
dram[3]:  1.373201  1.356639  1.338209  1.321107  1.368731  1.363636  1.365246  1.363084  1.258248  1.268092  1.270918  1.267971  1.281128  1.280287  1.298859  1.294426 
dram[4]:  1.363556  1.354739  1.325742  1.325041  1.368483  1.356596  1.359923  1.349281  1.266520  1.244501  1.268799  1.247650  1.270232  1.261629  1.296192  1.279364 
dram[5]:  1.353286  1.367660  1.312225  1.334483  1.358120  1.376204  1.368172  1.360574  1.255789  1.262719  1.268640  1.270364  1.284702  1.284193  1.302160  1.302985 
average row locality = 2110997/1609575 = 1.311525
average row locality_1 = 1547555/1207356 = 1.281772
average row locality_2 = 563442/402219 = 1.400834
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15198     17804     14899     16097     15029     15859     14898     15553     13217     14300     12770     13916     12302     13149     11950     12634 
dram[1]:     14337     15257     14198     15051     14301     14625     14455     14458     12640     12379     12706     12752     11834     12251     12236     12193 
dram[2]:     15722     15290     16144     15121     15702     14950     17091     15038     13704     12577     13620     13295     13129     12347     13379     11993 
dram[3]:     14575     14705     14357     14952     14904     14453     14341     14052     13212     12841     12377     12585     12276     12380     12204     11998 
dram[4]:     14811     15815     15238     16197     14625     15772     14896     15986     13144     13752     12711     14607     12746     12785     11980     12959 
dram[5]:     14612     14923     15065     14518     14246     14796     14061     13957     12666     12695     12602     12770     11893     12444     11796     12245 
total reads: 1333875
bank skew: 17804/11796 = 1.51
chip skew: 229575/215289 = 1.07
number of total write accesses:
dram[0]:     10028     12477      8386      9226      9147      9838      9076      9472      7148      8223      6983      8035      6500      7341      6479      7033 
dram[1]:      9326      9949      7870      8870      8798      8947      8990      8839      6862      6577      6827      7097      6100      6435      6749      6739 
dram[2]:     10460      9912      9270      8497      9626      8941     11084      9031      7453      6550      7734      7419      7205      6550      7779      6460 
dram[3]:      9467      9511      8240      8676      9250      8842      8718      8398      7344      7030      6655      6924      6399      6526      6684      6511 
dram[4]:      9765     10472      8630      9530      8766      9734      9006      9906      7000      7637      6845      8623      6827      7016      6470      7301 
dram[5]:      9398      9580      8765      8319      8588      9205      8455      8336      6967      6991      6812      6974      6053      6607      6291      6789 
total reads: 777171
bank skew: 12477/6053 = 2.06
chip skew: 135392/124130 = 1.09
average mf latency per bank:
dram[0]:       1477      2392      1306      1689       903      1172       912      1380       815      1082       813      1077       825      1073       838      1105
dram[1]:       1402      1418      1218      1161       819       809       817       805       727       726       741       711       745       730       751       753
dram[2]:       1678      1574      1457      1344      1056       937      1144       927       944       849       951       845       942       851       963       870
dram[3]:       1433      1453      1224      1197       839       830       851       823       746       726       765       738       765       762       774       769
dram[4]:       1484      1626      1294      1318       903       996       909       986       823       902       820       947       825       887       836       919
dram[5]:       1442      1445      1218      1122       838       829       844       816       737       727       754       744       767       737       783       754
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5842      4937      5667      5175      6403      5115      5447      4749      5704      4584      5303      4942      6674
dram[1]:       5668      5716      5353      5412      5124      4980      5371      4773      4688      4860      4486      5160      4778      4551      5495      5300
dram[2]:       5500      5740      5795      6272      5854      5132      5868      5328      5167      5220      6088      5790      4726      3853      5383      5801
dram[3]:       5200      4982      5320      5391      4972      4737      5732      4542      4998      4730      5404      5294      4743      4396      4791      4679
dram[4]:       5147      5954      5283      6078      5113      5253      5901      6340      5205      4813      4649      5695      5253      4859      4785      4965
dram[5]:       5040      5454      5043      4942      4897      4716      5697      4781      5305      5085      5105      4804      4929      4140      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=972035 n_act=281382 n_pre=281370 n_req=282761 n_req_1=145832 n_req_2=77636 n_req_3=59293 n_rd=459131 n_write=259234 bw_util=0.4917 bw_util_1=0.2589 bw_util_2=0.1378 bw_util_3=0.09502 blp=10.043991 blp_1= 4.164827 blp_2= 2.563063 blp_3= 2.076766
 n_activity=2250243 dram_eff=0.4924 dram_eff_1=0.2592 dram_eff_2=0.138 dram_eff_3=0.09514
bk0: 30396a 802234i bk1: 35604a 449981i bk2: 29798a 840085i bk3: 32192a 680038i bk4: 30058a 740939i bk5: 31716a 597254i bk6: 29794a 691197i bk7: 31106a 586258i bk8: 26434a 1097240i bk9: 28600a 922390i bk10: 25539a 1070650i bk11: 27832a 889576i bk12: 24600a 1093091i bk13: 26294a 952867i bk14: 23900a 1080746i bk15: 25268a 962329i 
bw_dist = 0.259	0.138	0.095	0.507	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.604
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=1066336 n_act=258461 n_pre=258447 n_req=268716 n_req_1=145836 n_req_2=67398 n_req_3=55482 n_rd=431340 n_write=238568 bw_util=0.4669 bw_util_1=0.2589 bw_util_2=0.1196 bw_util_3=0.0884 blp=9.181786 blp_1= 4.269104 blp_2= 2.457009 blp_3= 1.966774
 n_activity=2209056 dram_eff=0.4763 dram_eff_1=0.2641 dram_eff_2=0.122 dram_eff_3=0.09016
bk0: 28674a 939005i bk1: 30514a 813550i bk2: 28394a 972230i bk3: 30102a 845981i bk4: 28602a 875435i bk5: 29246a 825515i bk6: 28910a 796786i bk7: 28916a 774806i bk8: 25280a 1170796i bk9: 24758a 1188214i bk10: 25412a 1122370i bk11: 25504a 1092916i bk12: 23668a 1189774i bk13: 24502a 1124567i bk14: 24472a 1090483i bk15: 24386a 1067870i 
bw_dist = 0.259	0.120	0.088	0.513	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9311
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=982879 n_act=277770 n_pre=277756 n_req=282156 n_req_1=145840 n_req_2=76442 n_req_3=59874 n_rd=458194 n_write=256553 bw_util=0.4908 bw_util_1=0.2589 bw_util_2=0.1357 bw_util_3=0.09618 blp=9.883570 blp_1= 4.163124 blp_2= 2.547293 blp_3= 2.034831
 n_activity=2247954 dram_eff=0.4919 dram_eff_1=0.2595 dram_eff_2=0.136 dram_eff_3=0.09641
bk0: 31444a 747378i bk1: 30580a 766919i bk2: 32288a 738904i bk3: 30242a 817857i bk4: 31404a 668279i bk5: 29900a 737608i bk6: 34180a 461758i bk7: 30076a 679638i bk8: 27408a 1055481i bk9: 25152a 1148459i bk10: 27240a 979092i bk11: 26584a 1002220i bk12: 26258a 1005391i bk13: 24694a 1068461i bk14: 26758a 909238i bk15: 23986a 1062682i 
bw_dist = 0.259	0.136	0.096	0.507	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3257
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=1064163 n_act=258772 n_pre=258756 n_req=269195 n_req_1=145840 n_req_2=67636 n_req_3=55719 n_rd=432422 n_write=239039 bw_util=0.4679 bw_util_1=0.2589 bw_util_2=0.1201 bw_util_3=0.08888 blp=9.195788 blp_1= 4.262466 blp_2= 2.444082 blp_3= 1.983425
 n_activity=2211539 dram_eff=0.4767 dram_eff_1=0.2638 dram_eff_2=0.1223 dram_eff_3=0.09055
bk0: 29150a 916107i bk1: 29410a 871969i bk2: 28714a 949226i bk3: 29902a 861567i bk4: 29808a 806125i bk5: 28906a 825866i bk6: 28682a 827808i bk7: 28104a 833873i bk8: 26424a 1116374i bk9: 25682a 1126728i bk10: 24754a 1152829i bk11: 25170a 1099439i bk12: 24552a 1143451i bk13: 24760a 1109091i bk14: 24408a 1094065i bk15: 23996a 1105640i 
bw_dist = 0.259	0.120	0.089	0.514	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0117
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=990189 n_act=275788 n_pre=275773 n_req=281345 n_req_1=145836 n_req_2=75551 n_req_3=59958 n_rd=456014 n_write=255388 bw_util=0.4891 bw_util_1=0.2589 bw_util_2=0.1341 bw_util_3=0.09609 blp=9.826250 blp_1= 4.172297 blp_2= 2.539466 blp_3= 2.028460
 n_activity=2245678 dram_eff=0.4907 dram_eff_1=0.2598 dram_eff_2=0.1346 dram_eff_3=0.09641
bk0: 29618a 849945i bk1: 31630a 710376i bk2: 30474a 833083i bk3: 32394a 685773i bk4: 29244a 808426i bk5: 31540a 644588i bk6: 29792a 723889i bk7: 31966a 567525i bk8: 26288a 1120515i bk9: 27500a 1012444i bk10: 25420a 1095354i bk11: 29214a 854347i bk12: 25490a 1057373i bk13: 25566a 1019035i bk14: 23960a 1081304i bk15: 25918a 946295i 
bw_dist = 0.259	0.134	0.096	0.508	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0366
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=1070469 n_act=257390 n_pre=257375 n_req=267856 n_req_1=145834 n_req_2=67208 n_req_3=54814 n_rd=430564 n_write=237354 bw_util=0.4658 bw_util_1=0.2589 bw_util_2=0.1193 bw_util_3=0.08763 blp=9.137005 blp_1= 4.256104 blp_2= 2.446847 blp_3= 1.973340
 n_activity=2205708 dram_eff=0.4759 dram_eff_1=0.2645 dram_eff_2=0.1219 dram_eff_3=0.08952
bk0: 29224a 918727i bk1: 29846a 857922i bk2: 30130a 869116i bk3: 29036a 912186i bk4: 28486a 882057i bk5: 29592a 799111i bk6: 28122a 866281i bk7: 27914a 853997i bk8: 25332a 1168423i bk9: 25382a 1143987i bk10: 25204a 1139527i bk11: 25540a 1107323i bk12: 23786a 1194477i bk13: 24888a 1098939i bk14: 23592a 1149748i bk15: 24490a 1069806i 
bw_dist = 0.259	0.119	0.088	0.513	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141008, Miss = 110279, Miss_rate = 0.782, Pending_hits = 855, Reservation_fails = 60647
L2_cache_bank[1]: Access = 166484, Miss = 119326, Miss_rate = 0.717, Pending_hits = 1296, Reservation_fails = 170159
L2_cache_bank[2]: Access = 137278, Miss = 106712, Miss_rate = 0.777, Pending_hits = 787, Reservation_fails = 59627
L2_cache_bank[3]: Access = 141921, Miss = 108970, Miss_rate = 0.768, Pending_hits = 805, Reservation_fails = 79751
L2_cache_bank[4]: Access = 151962, Miss = 118500, Miss_rate = 0.780, Pending_hits = 1271, Reservation_fails = 150632
L2_cache_bank[5]: Access = 143161, Miss = 110614, Miss_rate = 0.773, Pending_hits = 919, Reservation_fails = 91165
L2_cache_bank[6]: Access = 139446, Miss = 108250, Miss_rate = 0.776, Pending_hits = 780, Reservation_fails = 71595
L2_cache_bank[7]: Access = 140261, Miss = 107968, Miss_rate = 0.770, Pending_hits = 801, Reservation_fails = 75599
L2_cache_bank[8]: Access = 140934, Miss = 110164, Miss_rate = 0.782, Pending_hits = 818, Reservation_fails = 75527
L2_cache_bank[9]: Access = 151073, Miss = 117896, Miss_rate = 0.780, Pending_hits = 1395, Reservation_fails = 162082
L2_cache_bank[10]: Access = 138152, Miss = 106948, Miss_rate = 0.774, Pending_hits = 745, Reservation_fails = 60451
L2_cache_bank[11]: Access = 139105, Miss = 108358, Miss_rate = 0.779, Pending_hits = 730, Reservation_fails = 65339
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141008, Miss = 110279 (0.782), PendingHit = 855 (0.00606)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 166484, Miss = 119326 (0.717), PendingHit = 1296 (0.00778)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 137278, Miss = 106712 (0.777), PendingHit = 787 (0.00573)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141921, Miss = 108970 (0.768), PendingHit = 805 (0.00567)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151962, Miss = 118500 (0.78), PendingHit = 1271 (0.00836)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 143161, Miss = 110614 (0.773), PendingHit = 919 (0.00642)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139446, Miss = 108250 (0.776), PendingHit = 780 (0.00559)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140261, Miss = 107968 (0.77), PendingHit = 801 (0.00571)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140934, Miss = 110164 (0.782), PendingHit = 818 (0.0058)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151073, Miss = 117896 (0.78), PendingHit = 1395 (0.00923)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138152, Miss = 106948 (0.774), PendingHit = 745 (0.00539)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139105, Miss = 108358 (0.779), PendingHit = 730 (0.00525)
L2 Cache Total Miss Rate = 0.771
Stream 1: L2 Cache Miss Rate = 0.939
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.771
Stream 1: Accesses  = 879955
Stream 1: Misses  = 826289
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 1730785
Stream 3: Misses  = 1333985
Stream 1+2: Accesses  = 879955
Stream 1+2: Misses  = 826289
Stream 1+2+3: Accesses  = 2610740
Stream 1+2+3: Misses  = 2160274
Total Accesses  = 1730785
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	71.615
CORE_L2MPKI_21	78.598
CORE_L2MPKI_22	60.304
CORE_L2MPKI_23	76.345
CORE_L2MPKI_24	72.374
CORE_L2MPKI_25	69.606
CORE_L2MPKI_26	80.289
CORE_L2MPKI_27	81.608
CORE_L2MPKI_28	73.768
CORE_L2MPKI_29	79.280
CORE_L2MPKI_30	80.186
CORE_L2MPKI_31	75.539
CORE_L2MPKI_32	80.989
CORE_L2MPKI_33	82.803
CORE_L2MPKI_34	76.628
CORE_L2MPKI_35	81.897
CORE_L2MPKI_36	82.067
CORE_L2MPKI_37	76.066
CORE_L2MPKI_38	75.365
CORE_L2MPKI_39	76.509
CORE_L2MPKI_40	33.674
CORE_L2MPKI_41	33.000
CORE_L2MPKI_42	34.040
CORE_L2MPKI_43	32.824
CORE_L2MPKI_44	32.730
CORE_L2MPKI_45	31.631
CORE_L2MPKI_46	32.302
CORE_L2MPKI_47	33.004
CORE_L2MPKI_48	33.326
CORE_L2MPKI_49	31.584
CORE_L2MPKI_50	33.633
CORE_L2MPKI_51	32.347
CORE_L2MPKI_52	33.380
CORE_L2MPKI_53	32.454
CORE_L2MPKI_54	32.333
CORE_L2MPKI_55	30.568
CORE_L2MPKI_56	33.740
CORE_L2MPKI_57	32.155
CORE_L2MPKI_58	32.947
CORE_L2MPKI_59	32.977
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 76.592
Avg_MPKI_Stream3= 32.733
MISSES-CORES
CORE_MISSES_0	30627
CORE_MISSES_1	31242
CORE_MISSES_2	32542
CORE_MISSES_3	30621
CORE_MISSES_4	31881
CORE_MISSES_5	31840
CORE_MISSES_6	32560
CORE_MISSES_7	34460
CORE_MISSES_8	29960
CORE_MISSES_9	31281
CORE_MISSES_10	31260
CORE_MISSES_11	28681
CORE_MISSES_12	29300
CORE_MISSES_13	30621
CORE_MISSES_14	31240
CORE_MISSES_15	29280
CORE_MISSES_16	31940
CORE_MISSES_17	31841
CORE_MISSES_18	31281
CORE_MISSES_19	32560
CORE_MISSES_20	17749
CORE_MISSES_21	21175
CORE_MISSES_22	12630
CORE_MISSES_23	21059
CORE_MISSES_24	17599
CORE_MISSES_25	17652
CORE_MISSES_26	23907
CORE_MISSES_27	27321
CORE_MISSES_28	18953
CORE_MISSES_29	23226
CORE_MISSES_30	23594
CORE_MISSES_31	20242
CORE_MISSES_32	26388
CORE_MISSES_33	26269
CORE_MISSES_34	21826
CORE_MISSES_35	24577
CORE_MISSES_36	26046
CORE_MISSES_37	21469
CORE_MISSES_38	20779
CORE_MISSES_39	19464
CORE_MISSES_40	14411
CORE_MISSES_41	13772
CORE_MISSES_42	14344
CORE_MISSES_43	13495
CORE_MISSES_44	14177
CORE_MISSES_45	13878
CORE_MISSES_46	13841
CORE_MISSES_47	14296
CORE_MISSES_48	14119
CORE_MISSES_49	13557
CORE_MISSES_50	13792
CORE_MISSES_51	13488
CORE_MISSES_52	14207
CORE_MISSES_53	13888
CORE_MISSES_54	13877
CORE_MISSES_55	12727
CORE_MISSES_56	13977
CORE_MISSES_57	14147
CORE_MISSES_58	13523
CORE_MISSES_59	13526
L2_MISSES = 1333985
L2_total_cache_accesses = 1730785
L2_total_cache_misses = 1333985
L2_total_cache_miss_rate = 0.7707
L2_total_cache_pending_hits = 11202
L2_total_cache_reservation_fails = 1122574
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1019445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 874174
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 314495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 243615
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 477
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4685
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5365950
icnt_total_pkts_simt_to_mem=3448528
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     229.3960
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.9593
gpu_tot_sim_cycle_stream_1 = 1706933
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 1706933
gpu_sim_insn_1 = 391563520
gpu_sim_insn_2 = 5601664
gpu_sim_insn_3 = 8465192
gpu_sim_cycle = 1706934
gpu_sim_insn = 405630376
gpu_ipc =     237.6368
gpu_tot_sim_cycle = 1706934
gpu_tot_sim_insn = 405630376
gpu_tot_ipc =     237.6368
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5869385
gpu_stall_icnt2sh    = 427966
gpu_total_sim_rate=115993

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6781148
	L1I_total_cache_misses = 10416
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 58101
L1D_cache:
	L1D_cache_core[0]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1555693
	L1D_cache_core[1]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1539181
	L1D_cache_core[2]: Access = 32540, Miss = 32540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1508062
	L1D_cache_core[3]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1547550
	L1D_cache_core[4]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1503656
	L1D_cache_core[5]: Access = 31840, Miss = 31840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1502234
	L1D_cache_core[6]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1495645
	L1D_cache_core[7]: Access = 34460, Miss = 34460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504631
	L1D_cache_core[8]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1511845
	L1D_cache_core[9]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1491125
	L1D_cache_core[10]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1502382
	L1D_cache_core[11]: Access = 28680, Miss = 28680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1503986
	L1D_cache_core[12]: Access = 29300, Miss = 29300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1525611
	L1D_cache_core[13]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1551271
	L1D_cache_core[14]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1514269
	L1D_cache_core[15]: Access = 29280, Miss = 29280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1534077
	L1D_cache_core[16]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1496983
	L1D_cache_core[17]: Access = 31840, Miss = 31840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1500185
	L1D_cache_core[18]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1494813
	L1D_cache_core[19]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1460587
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 37958, Miss = 29402, Miss_rate = 0.775, Pending_hits = 2232, Reservation_fails = 1547990
	L1D_cache_core[41]: Access = 35908, Miss = 28022, Miss_rate = 0.780, Pending_hits = 2240, Reservation_fails = 1462109
	L1D_cache_core[42]: Access = 37930, Miss = 29339, Miss_rate = 0.774, Pending_hits = 2236, Reservation_fails = 1523439
	L1D_cache_core[43]: Access = 35842, Miss = 27814, Miss_rate = 0.776, Pending_hits = 2050, Reservation_fails = 1471506
	L1D_cache_core[44]: Access = 37064, Miss = 28814, Miss_rate = 0.777, Pending_hits = 2181, Reservation_fails = 1536917
	L1D_cache_core[45]: Access = 36530, Miss = 28422, Miss_rate = 0.778, Pending_hits = 2138, Reservation_fails = 1504070
	L1D_cache_core[46]: Access = 36600, Miss = 28437, Miss_rate = 0.777, Pending_hits = 2295, Reservation_fails = 1503356
	L1D_cache_core[47]: Access = 37603, Miss = 29105, Miss_rate = 0.774, Pending_hits = 2259, Reservation_fails = 1536731
	L1D_cache_core[48]: Access = 36990, Miss = 28644, Miss_rate = 0.774, Pending_hits = 2149, Reservation_fails = 1534704
	L1D_cache_core[49]: Access = 35725, Miss = 27855, Miss_rate = 0.780, Pending_hits = 2167, Reservation_fails = 1507037
	L1D_cache_core[50]: Access = 35666, Miss = 27894, Miss_rate = 0.782, Pending_hits = 2067, Reservation_fails = 1495638
	L1D_cache_core[51]: Access = 35973, Miss = 27601, Miss_rate = 0.767, Pending_hits = 2102, Reservation_fails = 1491570
	L1D_cache_core[52]: Access = 36999, Miss = 28719, Miss_rate = 0.776, Pending_hits = 2162, Reservation_fails = 1549750
	L1D_cache_core[53]: Access = 37722, Miss = 28892, Miss_rate = 0.766, Pending_hits = 2183, Reservation_fails = 1530985
	L1D_cache_core[54]: Access = 36498, Miss = 28619, Miss_rate = 0.784, Pending_hits = 2185, Reservation_fails = 1490776
	L1D_cache_core[55]: Access = 34781, Miss = 26872, Miss_rate = 0.773, Pending_hits = 2022, Reservation_fails = 1462741
	L1D_cache_core[56]: Access = 36665, Miss = 28384, Miss_rate = 0.774, Pending_hits = 2166, Reservation_fails = 1503018
	L1D_cache_core[57]: Access = 38052, Miss = 29364, Miss_rate = 0.772, Pending_hits = 2239, Reservation_fails = 1506701
	L1D_cache_core[58]: Access = 35768, Miss = 27808, Miss_rate = 0.777, Pending_hits = 2045, Reservation_fails = 1541377
	L1D_cache_core[59]: Access = 35482, Miss = 27987, Miss_rate = 0.789, Pending_hits = 2105, Reservation_fails = 1446773
	L1D_total_cache_accesses = 1358036
	L1D_total_cache_misses = 1194274
	L1D_total_cache_miss_rate = 0.8794
	L1D_total_cache_pending_hits = 43223
	L1D_total_cache_reservation_fails = 60404121
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 118119
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 773037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47533526
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116519
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 421237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12870595
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6770732
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 58101
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 38299, 35067, 35067, 35067, 35067, 
gpgpu_n_tot_thrd_icount = 426910400
gpgpu_n_tot_w_icount = 13340950
gpgpu_n_stall_shd_mem = 95011652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1307424
gpgpu_n_mem_write_global = 423507
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 13629628
gpgpu_n_store_insn = 8293532
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1916634
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 95004355
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:169802995	W0_Idle:9248603	W0_Scoreboard:12439199	W1:169422	W2:133463	W3:131605	W4:103151	W5:73861	W6:35149	W7:18386	W8:6329	W9:2221	W10:682	W11:606	W12:502	W13:396	W14:704	W15:447	W16:990	W17:1725	W18:2366	W19:5578	W20:6547	W21:11894	W22:13970	W23:13429	W24:14245	W25:15672	W26:11410	W27:7837	W28:2792	W29:1290	W30:357	W31:0	W32:12554257
Warp Occupancy Distribution:
Stall:78543267	W0_Idle:1908503	W0_Scoreboard:9636013	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12328257
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.065133
warp_utilization1: 0.120374
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6183608 {8:772951,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40945656 {40:173437,72:21,136:250049,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 21659848 {40:530256,72:1936,136:2281,}
traffic_breakdown_coretomem[INST_ACC_R] = 4880 {8:610,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105059592 {136:772497,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3387184 {8:423398,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 21642040 {40:529816,72:1935,136:2280,}
traffic_breakdown_memtocore[INST_ACC_R] = 82960 {136:610,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 6961 
averagemflatency = 1257 
averagemflatency_1 = 1195 
averagemflatency_3 = 1321 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 61 
averagemrqlatency_3 = 70 
max_icnt2mem_latency = 6042 
max_icnt2sh_latency = 1706933 
mrq_lat_table:619046 	20256 	34238 	70765 	199997 	332431 	426659 	321315 	83951 	2331 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28841 	134140 	557630 	808848 	197844 	2682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14392 	28564 	107076 	115001 	106388 	253593 	559950 	469342 	75889 	968 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	966102 	313129 	26514 	843 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	130385 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7 	223 	3182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18         9        12        12        32        12        38        14        10        22        32        32        24        32 
dram[1]:        14        14        12        14        16        12        30        15        34        32        22        20        32        32        21        18 
dram[2]:        24        32         9        14        12        16        28        20        24        40        30        10        32        32        20        24 
dram[3]:        24        21        10        11        11        12        28        14        44        18        32        14        32        32        17        20 
dram[4]:        22        30         9        18        18        20        16        28        44        22        16        22        32        32        18        26 
dram[5]:        20        26         9        10        16        16        22        28        16        40        12        24        32        30        17        26 
maximum service time to same row:
dram[0]:      1063      1601       909      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399       984 
dram[1]:       976      1335      1425      1173      1933      1688      1682      1679      2522      2110      1464      1304      1469      1175      1323       995 
dram[2]:       960      1451      1299      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1029      1126      1063 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1270      1268      1109      1018      1356      1388 
dram[4]:      1085      1020      1450      1554      1644      1993      1690      1985      2093      2204      1119      1111      1478      1155      1402       997 
dram[5]:      1217       995      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.364600  1.340566  1.326781  1.288899  1.364488  1.335204  1.357572  1.315374  1.268294  1.219173  1.256233  1.221536  1.274941  1.235124  1.295354  1.253553 
dram[1]:  1.363390  1.347482  1.327638  1.332516  1.374859  1.363631  1.365781  1.350786  1.261449  1.274439  1.266649  1.266042  1.286698  1.280652  1.287817  1.294407 
dram[2]:  1.353915  1.352401  1.310608  1.331116  1.345945  1.354288  1.360029  1.345915  1.241827  1.270391  1.244116  1.259180  1.261180  1.272097  1.265733  1.298684 
dram[3]:  1.373201  1.356639  1.338209  1.321107  1.368731  1.363636  1.365246  1.363084  1.258248  1.268092  1.270918  1.267971  1.281128  1.280287  1.298859  1.294426 
dram[4]:  1.363556  1.354739  1.325742  1.325041  1.368483  1.356596  1.359923  1.349281  1.266520  1.244501  1.268799  1.247650  1.270232  1.261629  1.296192  1.279364 
dram[5]:  1.353286  1.367660  1.312225  1.334483  1.358120  1.376204  1.368172  1.360574  1.255789  1.262719  1.268640  1.270364  1.284702  1.284193  1.302160  1.302985 
average row locality = 2110997/1609575 = 1.311525
average row locality_1 = 1547555/1207356 = 1.281772
average row locality_2 = 563442/402219 = 1.400834
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15198     17804     14899     16097     15029     15859     14898     15553     13217     14300     12770     13916     12302     13149     11950     12634 
dram[1]:     14337     15257     14198     15051     14301     14625     14455     14458     12640     12379     12706     12752     11834     12251     12236     12193 
dram[2]:     15722     15290     16144     15121     15702     14950     17091     15038     13704     12577     13620     13295     13129     12347     13379     11993 
dram[3]:     14575     14705     14357     14952     14904     14453     14341     14052     13212     12841     12377     12585     12276     12380     12204     11998 
dram[4]:     14811     15815     15238     16197     14625     15772     14896     15986     13144     13752     12711     14607     12746     12785     11980     12959 
dram[5]:     14612     14923     15065     14518     14246     14796     14061     13957     12666     12695     12602     12770     11893     12444     11796     12245 
total reads: 1333875
bank skew: 17804/11796 = 1.51
chip skew: 229575/215289 = 1.07
number of total write accesses:
dram[0]:     10028     12477      8386      9226      9147      9838      9076      9472      7148      8223      6983      8035      6500      7341      6479      7033 
dram[1]:      9326      9949      7870      8870      8798      8947      8990      8839      6862      6577      6827      7097      6100      6435      6749      6739 
dram[2]:     10460      9912      9270      8497      9626      8941     11084      9031      7453      6550      7734      7419      7205      6550      7779      6460 
dram[3]:      9467      9511      8240      8676      9250      8842      8718      8398      7344      7030      6655      6924      6399      6526      6684      6511 
dram[4]:      9765     10472      8630      9530      8766      9734      9006      9906      7000      7637      6845      8623      6827      7016      6470      7301 
dram[5]:      9398      9580      8765      8319      8588      9205      8455      8336      6967      6991      6812      6974      6053      6607      6291      6789 
total reads: 777171
bank skew: 12477/6053 = 2.06
chip skew: 135392/124130 = 1.09
average mf latency per bank:
dram[0]:       1477      2392      1306      1689       903      1172       912      1380       815      1082       813      1077       825      1073       838      1105
dram[1]:       1402      1418      1218      1161       819       809       817       805       727       726       741       711       745       730       751       753
dram[2]:       1678      1574      1457      1344      1056       937      1144       927       944       849       951       845       942       851       963       870
dram[3]:       1433      1453      1224      1197       839       830       851       823       746       726       765       738       765       762       774       769
dram[4]:       1484      1626      1294      1318       903       996       909       986       823       902       820       947       825       887       836       919
dram[5]:       1442      1445      1218      1122       838       829       844       816       737       727       754       744       767       737       783       754
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5842      4937      5667      5175      6403      5115      5447      4749      5704      4584      5303      4942      6674
dram[1]:       5668      5716      5353      5412      5124      4980      5371      4773      4688      4860      4486      5160      4778      4551      5495      5300
dram[2]:       5500      5740      5795      6272      5854      5132      5868      5328      5167      5220      6088      5790      4726      3853      5383      5801
dram[3]:       5200      4982      5320      5391      4972      4737      5732      4542      4998      4730      5404      5294      4743      4396      4791      4679
dram[4]:       5147      5954      5283      6078      5113      5253      5901      6340      5205      4813      4649      5695      5253      4859      4785      4965
dram[5]:       5040      5454      5043      4942      4897      4716      5697      4781      5305      5085      5105      4804      4929      4140      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=972035 n_act=281382 n_pre=281370 n_req=282761 n_req_1=145832 n_req_2=77636 n_req_3=59293 n_rd=459131 n_write=259234 bw_util=0.4917 bw_util_1=0.2589 bw_util_2=0.1378 bw_util_3=0.09502 blp=10.043991 blp_1= 4.164827 blp_2= 2.563063 blp_3= 2.076766
 n_activity=2250243 dram_eff=0.4924 dram_eff_1=0.2592 dram_eff_2=0.138 dram_eff_3=0.09514
bk0: 30396a 802234i bk1: 35604a 449981i bk2: 29798a 840085i bk3: 32192a 680038i bk4: 30058a 740939i bk5: 31716a 597254i bk6: 29794a 691197i bk7: 31106a 586258i bk8: 26434a 1097240i bk9: 28600a 922390i bk10: 25539a 1070650i bk11: 27832a 889576i bk12: 24600a 1093091i bk13: 26294a 952867i bk14: 23900a 1080746i bk15: 25268a 962329i 
bw_dist = 0.259	0.138	0.095	0.507	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.604
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=1066336 n_act=258461 n_pre=258447 n_req=268716 n_req_1=145836 n_req_2=67398 n_req_3=55482 n_rd=431340 n_write=238568 bw_util=0.4669 bw_util_1=0.2589 bw_util_2=0.1196 bw_util_3=0.0884 blp=9.181786 blp_1= 4.269104 blp_2= 2.457009 blp_3= 1.966774
 n_activity=2209056 dram_eff=0.4763 dram_eff_1=0.2641 dram_eff_2=0.122 dram_eff_3=0.09016
bk0: 28674a 939005i bk1: 30514a 813550i bk2: 28394a 972230i bk3: 30102a 845981i bk4: 28602a 875435i bk5: 29246a 825515i bk6: 28910a 796786i bk7: 28916a 774806i bk8: 25280a 1170796i bk9: 24758a 1188214i bk10: 25412a 1122370i bk11: 25504a 1092916i bk12: 23668a 1189774i bk13: 24502a 1124567i bk14: 24472a 1090483i bk15: 24386a 1067870i 
bw_dist = 0.259	0.120	0.088	0.513	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9311
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=982879 n_act=277770 n_pre=277756 n_req=282156 n_req_1=145840 n_req_2=76442 n_req_3=59874 n_rd=458194 n_write=256553 bw_util=0.4908 bw_util_1=0.2589 bw_util_2=0.1357 bw_util_3=0.09618 blp=9.883570 blp_1= 4.163124 blp_2= 2.547293 blp_3= 2.034831
 n_activity=2247954 dram_eff=0.4919 dram_eff_1=0.2595 dram_eff_2=0.136 dram_eff_3=0.09641
bk0: 31444a 747378i bk1: 30580a 766919i bk2: 32288a 738904i bk3: 30242a 817857i bk4: 31404a 668279i bk5: 29900a 737608i bk6: 34180a 461758i bk7: 30076a 679638i bk8: 27408a 1055481i bk9: 25152a 1148459i bk10: 27240a 979092i bk11: 26584a 1002220i bk12: 26258a 1005391i bk13: 24694a 1068461i bk14: 26758a 909238i bk15: 23986a 1062682i 
bw_dist = 0.259	0.136	0.096	0.507	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3257
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=1064163 n_act=258772 n_pre=258756 n_req=269195 n_req_1=145840 n_req_2=67636 n_req_3=55719 n_rd=432422 n_write=239039 bw_util=0.4679 bw_util_1=0.2589 bw_util_2=0.1201 bw_util_3=0.08888 blp=9.195788 blp_1= 4.262466 blp_2= 2.444082 blp_3= 1.983425
 n_activity=2211539 dram_eff=0.4767 dram_eff_1=0.2638 dram_eff_2=0.1223 dram_eff_3=0.09055
bk0: 29150a 916107i bk1: 29410a 871969i bk2: 28714a 949226i bk3: 29902a 861567i bk4: 29808a 806125i bk5: 28906a 825866i bk6: 28682a 827808i bk7: 28104a 833873i bk8: 26424a 1116374i bk9: 25682a 1126728i bk10: 24754a 1152829i bk11: 25170a 1099439i bk12: 24552a 1143451i bk13: 24760a 1109091i bk14: 24408a 1094065i bk15: 23996a 1105640i 
bw_dist = 0.259	0.120	0.089	0.514	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0117
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=990189 n_act=275788 n_pre=275773 n_req=281345 n_req_1=145836 n_req_2=75551 n_req_3=59958 n_rd=456014 n_write=255388 bw_util=0.4891 bw_util_1=0.2589 bw_util_2=0.1341 bw_util_3=0.09609 blp=9.826250 blp_1= 4.172297 blp_2= 2.539466 blp_3= 2.028460
 n_activity=2245678 dram_eff=0.4907 dram_eff_1=0.2598 dram_eff_2=0.1346 dram_eff_3=0.09641
bk0: 29618a 849945i bk1: 31630a 710376i bk2: 30474a 833083i bk3: 32394a 685773i bk4: 29244a 808426i bk5: 31540a 644588i bk6: 29792a 723889i bk7: 31966a 567525i bk8: 26288a 1120515i bk9: 27500a 1012444i bk10: 25420a 1095354i bk11: 29214a 854347i bk12: 25490a 1057373i bk13: 25566a 1019035i bk14: 23960a 1081304i bk15: 25918a 946295i 
bw_dist = 0.259	0.134	0.096	0.508	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0366
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253152 n_nop=1070469 n_act=257390 n_pre=257375 n_req=267856 n_req_1=145834 n_req_2=67208 n_req_3=54814 n_rd=430564 n_write=237354 bw_util=0.4658 bw_util_1=0.2589 bw_util_2=0.1193 bw_util_3=0.08763 blp=9.137005 blp_1= 4.256104 blp_2= 2.446847 blp_3= 1.973340
 n_activity=2205708 dram_eff=0.4759 dram_eff_1=0.2645 dram_eff_2=0.1219 dram_eff_3=0.08952
bk0: 29224a 918727i bk1: 29846a 857922i bk2: 30130a 869116i bk3: 29036a 912186i bk4: 28486a 882057i bk5: 29592a 799111i bk6: 28122a 866281i bk7: 27914a 853997i bk8: 25332a 1168423i bk9: 25382a 1143987i bk10: 25204a 1139527i bk11: 25540a 1107323i bk12: 23786a 1194477i bk13: 24888a 1098939i bk14: 23592a 1149748i bk15: 24490a 1069806i 
bw_dist = 0.259	0.119	0.088	0.513	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141008, Miss = 110279, Miss_rate = 0.782, Pending_hits = 855, Reservation_fails = 60647
L2_cache_bank[1]: Access = 166484, Miss = 119326, Miss_rate = 0.717, Pending_hits = 1296, Reservation_fails = 170159
L2_cache_bank[2]: Access = 137278, Miss = 106712, Miss_rate = 0.777, Pending_hits = 787, Reservation_fails = 59627
L2_cache_bank[3]: Access = 141921, Miss = 108970, Miss_rate = 0.768, Pending_hits = 805, Reservation_fails = 79751
L2_cache_bank[4]: Access = 151962, Miss = 118500, Miss_rate = 0.780, Pending_hits = 1271, Reservation_fails = 150632
L2_cache_bank[5]: Access = 143161, Miss = 110614, Miss_rate = 0.773, Pending_hits = 919, Reservation_fails = 91165
L2_cache_bank[6]: Access = 139446, Miss = 108250, Miss_rate = 0.776, Pending_hits = 780, Reservation_fails = 71595
L2_cache_bank[7]: Access = 140261, Miss = 107968, Miss_rate = 0.770, Pending_hits = 801, Reservation_fails = 75599
L2_cache_bank[8]: Access = 140934, Miss = 110164, Miss_rate = 0.782, Pending_hits = 818, Reservation_fails = 75527
L2_cache_bank[9]: Access = 151073, Miss = 117896, Miss_rate = 0.780, Pending_hits = 1395, Reservation_fails = 162082
L2_cache_bank[10]: Access = 138152, Miss = 106948, Miss_rate = 0.774, Pending_hits = 745, Reservation_fails = 60451
L2_cache_bank[11]: Access = 139105, Miss = 108358, Miss_rate = 0.779, Pending_hits = 730, Reservation_fails = 65339
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141008, Miss = 110279 (0.782), PendingHit = 855 (0.00606)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 166484, Miss = 119326 (0.717), PendingHit = 1296 (0.00778)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 137278, Miss = 106712 (0.777), PendingHit = 787 (0.00573)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141921, Miss = 108970 (0.768), PendingHit = 805 (0.00567)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151962, Miss = 118500 (0.78), PendingHit = 1271 (0.00836)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 143161, Miss = 110614 (0.773), PendingHit = 919 (0.00642)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139446, Miss = 108250 (0.776), PendingHit = 780 (0.00559)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140261, Miss = 107968 (0.77), PendingHit = 801 (0.00571)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140934, Miss = 110164 (0.782), PendingHit = 818 (0.0058)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151073, Miss = 117896 (0.78), PendingHit = 1395 (0.00923)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138152, Miss = 106948 (0.774), PendingHit = 745 (0.00539)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139105, Miss = 108358 (0.779), PendingHit = 730 (0.00525)
L2 Cache Total Miss Rate = 0.771
Stream 1: L2 Cache Miss Rate = 0.939
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.771
Stream 1: Accesses  = 879955
Stream 1: Misses  = 826289
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 1730785
Stream 3: Misses  = 1333985
Stream 1+2: Accesses  = 879955
Stream 1+2: Misses  = 826289
Stream 1+2+3: Accesses  = 2610740
Stream 1+2+3: Misses  = 2160274
Total Accesses  = 1730785
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	71.615
CORE_L2MPKI_21	78.598
CORE_L2MPKI_22	60.304
CORE_L2MPKI_23	76.345
CORE_L2MPKI_24	72.374
CORE_L2MPKI_25	69.606
CORE_L2MPKI_26	80.289
CORE_L2MPKI_27	81.608
CORE_L2MPKI_28	73.768
CORE_L2MPKI_29	79.280
CORE_L2MPKI_30	80.186
CORE_L2MPKI_31	75.539
CORE_L2MPKI_32	80.989
CORE_L2MPKI_33	82.803
CORE_L2MPKI_34	76.628
CORE_L2MPKI_35	81.897
CORE_L2MPKI_36	82.067
CORE_L2MPKI_37	76.066
CORE_L2MPKI_38	75.365
CORE_L2MPKI_39	76.509
CORE_L2MPKI_40	33.674
CORE_L2MPKI_41	33.000
CORE_L2MPKI_42	34.040
CORE_L2MPKI_43	32.824
CORE_L2MPKI_44	32.730
CORE_L2MPKI_45	31.631
CORE_L2MPKI_46	32.302
CORE_L2MPKI_47	33.004
CORE_L2MPKI_48	33.326
CORE_L2MPKI_49	31.584
CORE_L2MPKI_50	33.633
CORE_L2MPKI_51	32.347
CORE_L2MPKI_52	33.380
CORE_L2MPKI_53	32.454
CORE_L2MPKI_54	32.333
CORE_L2MPKI_55	30.568
CORE_L2MPKI_56	33.740
CORE_L2MPKI_57	32.155
CORE_L2MPKI_58	32.947
CORE_L2MPKI_59	32.977
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 76.592
Avg_MPKI_Stream3= 32.733
MISSES-CORES
CORE_MISSES_0	30627
CORE_MISSES_1	31242
CORE_MISSES_2	32542
CORE_MISSES_3	30621
CORE_MISSES_4	31881
CORE_MISSES_5	31840
CORE_MISSES_6	32560
CORE_MISSES_7	34460
CORE_MISSES_8	29960
CORE_MISSES_9	31281
CORE_MISSES_10	31260
CORE_MISSES_11	28681
CORE_MISSES_12	29300
CORE_MISSES_13	30621
CORE_MISSES_14	31240
CORE_MISSES_15	29280
CORE_MISSES_16	31940
CORE_MISSES_17	31841
CORE_MISSES_18	31281
CORE_MISSES_19	32560
CORE_MISSES_20	17749
CORE_MISSES_21	21175
CORE_MISSES_22	12630
CORE_MISSES_23	21059
CORE_MISSES_24	17599
CORE_MISSES_25	17652
CORE_MISSES_26	23907
CORE_MISSES_27	27321
CORE_MISSES_28	18953
CORE_MISSES_29	23226
CORE_MISSES_30	23594
CORE_MISSES_31	20242
CORE_MISSES_32	26388
CORE_MISSES_33	26269
CORE_MISSES_34	21826
CORE_MISSES_35	24577
CORE_MISSES_36	26046
CORE_MISSES_37	21469
CORE_MISSES_38	20779
CORE_MISSES_39	19464
CORE_MISSES_40	14411
CORE_MISSES_41	13772
CORE_MISSES_42	14344
CORE_MISSES_43	13495
CORE_MISSES_44	14177
CORE_MISSES_45	13878
CORE_MISSES_46	13841
CORE_MISSES_47	14296
CORE_MISSES_48	14119
CORE_MISSES_49	13557
CORE_MISSES_50	13792
CORE_MISSES_51	13488
CORE_MISSES_52	14207
CORE_MISSES_53	13888
CORE_MISSES_54	13877
CORE_MISSES_55	12727
CORE_MISSES_56	13977
CORE_MISSES_57	14147
CORE_MISSES_58	13523
CORE_MISSES_59	13526
L2_MISSES = 1333985
L2_total_cache_accesses = 1730785
L2_total_cache_misses = 1333985
L2_total_cache_miss_rate = 0.7707
L2_total_cache_pending_hits = 11202
L2_total_cache_reservation_fails = 1122574
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1019445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 874174
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 314495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 243615
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 477
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4685
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5365950
icnt_total_pkts_simt_to_mem=3448528
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     223.9773
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.1624
gpu_tot_sim_cycle_stream_1 = 2622343
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 2622343
gpu_sim_insn_1 = 587345280
gpu_sim_insn_2 = 8556256
gpu_sim_insn_3 = 10915216
gpu_sim_cycle = 2622344
gpu_sim_insn = 606816752
gpu_ipc =     231.4024
gpu_tot_sim_cycle = 2622344
gpu_tot_sim_insn = 606816752
gpu_tot_ipc =     231.4024
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9944064
gpu_stall_icnt2sh    = 638856
gpu_total_sim_rate=121630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10037202
	L1I_total_cache_misses = 13139
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 58101
L1D_cache:
	L1D_cache_core[0]: Access = 47540, Miss = 47540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2368434
	L1D_cache_core[1]: Access = 46200, Miss = 46200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2374942
	L1D_cache_core[2]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2333762
	L1D_cache_core[3]: Access = 46260, Miss = 46260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2375388
	L1D_cache_core[4]: Access = 48120, Miss = 48120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2326187
	L1D_cache_core[5]: Access = 46800, Miss = 46800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317970
	L1D_cache_core[6]: Access = 48840, Miss = 48840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2302752
	L1D_cache_core[7]: Access = 49440, Miss = 49440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2337634
	L1D_cache_core[8]: Access = 45600, Miss = 45600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2322709
	L1D_cache_core[9]: Access = 46900, Miss = 46900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317711
	L1D_cache_core[10]: Access = 48200, Miss = 48200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2305820
	L1D_cache_core[11]: Access = 43680, Miss = 43680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2307224
	L1D_cache_core[12]: Access = 44300, Miss = 44300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2352553
	L1D_cache_core[13]: Access = 46900, Miss = 46900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2374486
	L1D_cache_core[14]: Access = 47500, Miss = 47500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2328000
	L1D_cache_core[15]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2364702
	L1D_cache_core[16]: Access = 47560, Miss = 47560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2312863
	L1D_cache_core[17]: Access = 46800, Miss = 46800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2332536
	L1D_cache_core[18]: Access = 46260, Miss = 46260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2303830
	L1D_cache_core[19]: Access = 48180, Miss = 48180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2279777
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 56078, Miss = 44246, Miss_rate = 0.789, Pending_hits = 3240, Reservation_fails = 2325784
	L1D_cache_core[41]: Access = 53747, Miss = 42665, Miss_rate = 0.794, Pending_hits = 3199, Reservation_fails = 2232904
	L1D_cache_core[42]: Access = 56968, Miss = 44879, Miss_rate = 0.788, Pending_hits = 3307, Reservation_fails = 2353745
	L1D_cache_core[43]: Access = 56681, Miss = 45201, Miss_rate = 0.797, Pending_hits = 3114, Reservation_fails = 2365107
	L1D_cache_core[44]: Access = 55089, Miss = 43615, Miss_rate = 0.792, Pending_hits = 3105, Reservation_fails = 2292698
	L1D_cache_core[45]: Access = 54493, Miss = 43128, Miss_rate = 0.791, Pending_hits = 3134, Reservation_fails = 2252130
	L1D_cache_core[46]: Access = 55175, Miss = 43588, Miss_rate = 0.790, Pending_hits = 3250, Reservation_fails = 2287815
	L1D_cache_core[47]: Access = 56198, Miss = 44286, Miss_rate = 0.788, Pending_hits = 3256, Reservation_fails = 2319861
	L1D_cache_core[48]: Access = 55392, Miss = 43723, Miss_rate = 0.789, Pending_hits = 3151, Reservation_fails = 2325897
	L1D_cache_core[49]: Access = 54270, Miss = 42992, Miss_rate = 0.792, Pending_hits = 3177, Reservation_fails = 2279534
	L1D_cache_core[50]: Access = 57104, Miss = 45793, Miss_rate = 0.802, Pending_hits = 3279, Reservation_fails = 2388131
	L1D_cache_core[51]: Access = 55274, Miss = 43430, Miss_rate = 0.786, Pending_hits = 3167, Reservation_fails = 2343864
	L1D_cache_core[52]: Access = 58014, Miss = 46259, Miss_rate = 0.797, Pending_hits = 3391, Reservation_fails = 2443100
	L1D_cache_core[53]: Access = 57588, Miss = 45247, Miss_rate = 0.786, Pending_hits = 3256, Reservation_fails = 2377233
	L1D_cache_core[54]: Access = 54374, Miss = 43378, Miss_rate = 0.798, Pending_hits = 3213, Reservation_fails = 2233724
	L1D_cache_core[55]: Access = 54310, Miss = 43030, Miss_rate = 0.792, Pending_hits = 2998, Reservation_fails = 2312434
	L1D_cache_core[56]: Access = 54898, Miss = 43235, Miss_rate = 0.788, Pending_hits = 3123, Reservation_fails = 2280307
	L1D_cache_core[57]: Access = 55731, Miss = 43925, Miss_rate = 0.788, Pending_hits = 3194, Reservation_fails = 2265381
	L1D_cache_core[58]: Access = 53747, Miss = 42632, Miss_rate = 0.793, Pending_hits = 3047, Reservation_fails = 2333748
	L1D_cache_core[59]: Access = 54792, Miss = 43778, Miss_rate = 0.799, Pending_hits = 3088, Reservation_fails = 2285907
	L1D_total_cache_accesses = 2048751
	L1D_total_cache_misses = 1817858
	L1D_total_cache_miss_rate = 0.8873
	L1D_total_cache_pending_hits = 63689
	L1D_total_cache_reservation_fails = 92951731
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 150116
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1218144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75088407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148516
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 599714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17863324
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10024063
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13139
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 58101
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
60632, 60632, 60632, 60632, 60632, 60632, 60632, 60632, 57400, 57400, 57400, 57400, 54168, 54168, 54168, 54168, 
gpgpu_n_tot_thrd_icount = 632545568
gpgpu_n_tot_w_icount = 19767049
gpgpu_n_stall_shd_mem = 146179841
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2063036
gpgpu_n_mem_write_global = 602129
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 20389868
gpgpu_n_store_insn = 12352588
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2490396
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 146172544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238357035	W0_Idle:34941337	W0_Scoreboard:21615691	W1:184828	W2:156455	W3:158203	W4:125500	W5:89502	W6:44245	W7:23357	W8:8861	W9:3582	W10:1702	W11:1296	W12:1181	W13:1001	W14:1496	W15:1243	W16:1917	W17:2890	W18:3900	W19:9416	W20:11271	W21:18286	W22:26650	W23:25121	W24:27148	W25:27008	W26:20812	W27:11960	W28:5583	W29:1998	W30:776	W31:0	W32:18770029
Warp Occupancy Distribution:
Stall:115494123	W0_Idle:8259488	W0_Scoreboard:15091309	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18495720
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.062817
warp_utilization1: 0.117552
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9745152 {8:1218144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60093448 {40:227020,72:34,136:375075,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 34156544 {40:839485,72:2472,136:2935,}
traffic_breakdown_coretomem[INST_ACC_R] = 6568 {8:821,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165656976 {136:1218066,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4816856 {8:602107,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 34133368 {40:838909,72:2472,136:2934,}
traffic_breakdown_memtocore[INST_ACC_R] = 111656 {136:821,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 6961 
averagemflatency = 1277 
averagemflatency_1 = 1215 
averagemflatency_3 = 1340 
averagemrqlatency_1 = 72 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6042 
max_icnt2sh_latency = 2622343 
mrq_lat_table:950848 	31106 	53704 	110218 	307021 	515156 	663750 	505517 	132937 	3478 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41861 	185984 	830399 	1289253 	313752 	3297 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18403 	40560 	153430 	167256 	165425 	393159 	876856 	738928 	110717 	1136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1525685 	498370 	37259 	1125 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	102707 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	26 	297 	4920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        14        22        30        32        12        38        14        10        22        32        32        24        32 
dram[1]:        14        15        12        14        16        16        30        15        34        32        22        20        32        32        21        18 
dram[2]:        24        32         9        18        12        16        28        20        24        40        30        10        32        32        20        24 
dram[3]:        24        21        12        12        30        13        28        14        44        18        32        14        32        32        17        20 
dram[4]:        22        30        10        18        36        20        16        28        44        22        16        22        32        32        18        26 
dram[5]:        20        26        14        10        30        16        22        28        16        40        12        24        32        30        17        26 
maximum service time to same row:
dram[0]:      1063      1601       909      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399       984 
dram[1]:       976      1335      1425      1173      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:       960      1451      1299      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1029      1126      1139 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1270      1268      1109      1171      1356      1388 
dram[4]:      1085      1020      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1245 
dram[5]:      1217       995      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.360640  1.339257  1.318805  1.278726  1.350375  1.324309  1.341603  1.302844  1.261002  1.215775  1.254976  1.218738  1.270872  1.232741  1.285403  1.245615 
dram[1]:  1.363198  1.351955  1.313591  1.321409  1.363260  1.359858  1.351022  1.341778  1.261115  1.270761  1.266977  1.264993  1.281907  1.278162  1.281717  1.287924 
dram[2]:  1.348588  1.349966  1.300067  1.319898  1.329619  1.348074  1.342554  1.336021  1.234898  1.262401  1.237756  1.255331  1.253671  1.273252  1.257623  1.292014 
dram[3]:  1.371185  1.353075  1.327710  1.310592  1.358030  1.354598  1.353594  1.353643  1.259167  1.265118  1.271036  1.263752  1.274242  1.273625  1.291324  1.284147 
dram[4]:  1.361046  1.352543  1.308875  1.315296  1.355299  1.348362  1.350098  1.336393  1.265783  1.245800  1.263856  1.247784  1.266909  1.265918  1.293542  1.271937 
dram[5]:  1.350654  1.368903  1.308050  1.324932  1.346886  1.370405  1.359167  1.345862  1.259364  1.265628  1.268058  1.273029  1.282011  1.281405  1.290532  1.294047 
average row locality = 3273743/2508371 = 1.305127
average row locality_1 = 2386111/1874174 = 1.273153
average row locality_2 = 887632/634197 = 1.399616
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23610     27234     22565     23990     23218     23926     22927     23618     20360     21985     20048     21567     19311     20312     18797     19672 
dram[1]:     22643     23724     21940     23323     22643     22804     22665     22322     20218     19938     19990     20073     18578     19068     19140     19102 
dram[2]:     24173     23711     24359     22937     23903     22804     25717     23064     21053     19721     21350     20926     20321     19160     20612     18765 
dram[3]:     22806     23213     22323     23375     23192     22687     22544     21940     20867     20396     19608     20022     19054     19290     19415     18929 
dram[4]:     23104     24380     22983     24192     22536     24057     22659     24015     20363     21235     19815     22596     19690     19882     18766     20264 
dram[5]:     22974     23358     23173     22281     22348     23144     22016     21909     20210     20116     19739     20113     18526     19252     18599     19318 
total reads: 2071161
bank skew: 27234/18526 = 1.47
chip skew: 353140/337076 = 1.05
number of total write accesses:
dram[0]:     15739     18974     12958     13992     14051     14765     13900     14399     11073     12652     10912     12320     10327     11330     10096     10797 
dram[1]:     14651     15481     12216     13769     13602     13647     13744     13323     10871     10606     10721     11123      9656     10115     10360     10464 
dram[2]:     16228     15519     14244     13119     14643     13594     16605     13893     11573     10463     12062     11686     11270     10205     11725      9951 
dram[3]:     14929     14964     12780     13585     13980     13585     13557     12897     11481     10965     10514     10970     10079     10244     10577     10207 
dram[4]:     15306     16153     13210     14408     13435     14796     13714     14861     10956     11841     10697     13307     10674     10877      9939     11350 
dram[5]:     14716     15089     13390     12785     13032     13983     12988     12896     10925     10921     10579     10943      9518     10228      9797     10636 
total reads: 1202678
bank skew: 18974/9518 = 1.99
chip skew: 208285/192426 = 1.08
average mf latency per bank:
dram[0]:       1476      2244      1370      1686       919      1145       927      1282       840      1067       846      1073       850      1069       862      1094
dram[1]:       1408      1441      1289      1214       845       831       840       826       766       758       773       746       774       757       785       774
dram[2]:       1673      1578      1505      1370      1055       938      1125       921       965       860       977       870       968       866       985       886
dram[3]:       1425      1493      1285      1274       858       858       866       857       777       776       796       782       787       800       802       802
dram[4]:       1439      1605      1305      1305       890       970       895       962       820       889       824       924       825       885       843       909
dram[5]:       1451      1446      1253      1155       840       836       850       827       760       747       769       759       780       754       797       770
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5842      4937      5667      5175      6403      5476      5447      4749      5704      4584      5303      4942      6674
dram[1]:       5881      5716      5353      5412      5124      4980      5371      4773      5182      4860      4486      5160      4778      4890      5495      5300
dram[2]:       5630      5740      5795      6272      5854      5132      5868      5328      5581      5220      6088      5790      4887      5159      5383      5801
dram[3]:       5200      4982      5320      5391      4972      4913      5732      5086      5633      4730      5404      5294      4743      4482      4791      4679
dram[4]:       5147      5954      5283      6078      5248      5419      5901      6340      5205      4874      4649      5695      5253      4859      4785      4965
dram[5]:       5269      6136      5043      4942      4897      4716      5697      5424      5305      5085      5105      4804      5484      4952      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1484938 n_act=435310 n_pre=435298 n_req=432502 n_req_1=218752 n_req_2=122761 n_req_3=90989 n_rd=706256 n_write=399691 bw_util=0.49 bw_util_1=0.2528 bw_util_2=0.1418 bw_util_3=0.0954 blp=10.125572 blp_1= 4.107455 blp_2= 2.625203 blp_3= 2.065726
 n_activity=3457849 dram_eff=0.4906 dram_eff_1=0.253 dram_eff_2=0.142 dram_eff_3=0.0955
bk0: 47218a 1175452i bk1: 54458a 686449i bk2: 45130a 1277290i bk3: 47980a 1078184i bk4: 46436a 1114020i bk5: 47852a 949265i bk6: 45852a 1048800i bk7: 47236a 902635i bk8: 40720a 1673118i bk9: 43966a 1403591i bk10: 40094a 1601941i bk11: 43134a 1355997i bk12: 38622a 1625886i bk13: 40624a 1435373i bk14: 37590a 1606129i bk15: 39344a 1448196i 
bw_dist = 0.253	0.142	0.095	0.509	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6151
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1601721 n_act=405737 n_pre=405723 n_req=417353 n_req_1=218756 n_req_2=109047 n_req_3=89550 n_rd=676314 n_write=371998 bw_util=0.4726 bw_util_1=0.2528 bw_util_2=0.126 bw_util_3=0.09384 blp=9.395670 blp_1= 4.174220 blp_2= 2.505116 blp_3= 1.980260
 n_activity=3409198 dram_eff=0.4799 dram_eff_1=0.2567 dram_eff_2=0.1279 dram_eff_3=0.09528
bk0: 45286a 1366063i bk1: 47446a 1195331i bk2: 43880a 1448716i bk3: 46638a 1249328i bk4: 45286a 1268840i bk5: 45608a 1225468i bk6: 45324a 1170750i bk7: 44640a 1167091i bk8: 40436a 1726312i bk9: 39876a 1729866i bk10: 39978a 1675674i bk11: 40146a 1621328i bk12: 37154a 1762219i bk13: 38136a 1674032i bk14: 38280a 1634078i bk15: 38200a 1589123i 
bw_dist = 0.253	0.126	0.094	0.512	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4818
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1498232 n_act=430692 n_pre=430679 n_req=431856 n_req_1=218760 n_req_2=121431 n_req_3=91665 n_rd=705124 n_write=396766 bw_util=0.4893 bw_util_1=0.2528 bw_util_2=0.1403 bw_util_3=0.09623 blp=10.010900 blp_1= 4.108970 blp_2= 2.607399 blp_3= 2.029097
 n_activity=3454277 dram_eff=0.4904 dram_eff_1=0.2533 dram_eff_2=0.1406 dram_eff_3=0.09643
bk0: 48346a 1115334i bk1: 47422a 1122684i bk2: 48712a 1129717i bk3: 45870a 1237412i bk4: 47802a 1020741i bk5: 45608a 1136395i bk6: 51432a 726223i bk7: 46126a 1019657i bk8: 42106a 1594416i bk9: 39442a 1706132i bk10: 42700a 1455110i bk11: 41852a 1475451i bk12: 40638a 1496450i bk13: 38318a 1612893i bk14: 41222a 1385416i bk15: 37528a 1592154i 
bw_dist = 0.253	0.140	0.096	0.509	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3896
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1593144 n_act=407582 n_pre=407568 n_req=418864 n_req_1=218756 n_req_2=109906 n_req_3=90202 n_rd=679280 n_write=373919 bw_util=0.4744 bw_util_1=0.2528 bw_util_2=0.127 bw_util_3=0.09458 blp=9.442359 blp_1= 4.166418 blp_2= 2.504294 blp_3= 1.997394
 n_activity=3413426 dram_eff=0.481 dram_eff_1=0.2563 dram_eff_2=0.1288 dram_eff_3=0.09591
bk0: 45610a 1329956i bk1: 46424a 1250176i bk2: 44642a 1408906i bk3: 46748a 1246302i bk4: 46384a 1209037i bk5: 45366a 1209030i bk6: 45084a 1195214i bk7: 43878a 1229839i bk8: 41734a 1663465i bk9: 40792a 1674071i bk10: 39214a 1706166i bk11: 40040a 1614104i bk12: 38108a 1698399i bk13: 38574a 1649619i bk14: 38826a 1598386i bk15: 37856a 1619635i 
bw_dist = 0.253	0.127	0.095	0.512	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6193
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1514216 n_act=426073 n_pre=426063 n_req=429972 n_req_1=218750 n_req_2=119851 n_req_3=91371 n_rd=701048 n_write=394093 bw_util=0.4871 bw_util_1=0.2528 bw_util_2=0.1385 bw_util_3=0.09581 blp=9.883942 blp_1= 4.104604 blp_2= 2.593029 blp_3= 1.996567
 n_activity=3450410 dram_eff=0.4886 dram_eff_1=0.2536 dram_eff_2=0.1389 dram_eff_3=0.09611
bk0: 46202a 1257266i bk1: 48760a 1069366i bk2: 45964a 1287106i bk3: 48382a 1094358i bk4: 45070a 1229324i bk5: 48112a 999641i bk6: 45318a 1118434i bk7: 48024a 913743i bk8: 40724a 1694304i bk9: 42470a 1540541i bk10: 39630a 1650365i bk11: 45190a 1286364i bk12: 39380a 1591571i bk13: 39762a 1542557i bk14: 37532a 1644253i bk15: 40528a 1403394i 
bw_dist = 0.253	0.138	0.096	0.510	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1612402 n_act=402953 n_pre=402938 n_req=415336 n_req_1=218753 n_req_2=108374 n_req_3=88209 n_rd=674132 n_write=369068 bw_util=0.4708 bw_util_1=0.2528 bw_util_2=0.1252 bw_util_3=0.09283 blp=9.317484 blp_1= 4.173309 blp_2= 2.492374 blp_3= 1.969602
 n_activity=3404422 dram_eff=0.4787 dram_eff_1=0.257 dram_eff_2=0.1273 dram_eff_3=0.09439
bk0: 45948a 1341296i bk1: 46716a 1245810i bk2: 46340a 1312465i bk3: 44556a 1373011i bk4: 44696a 1323343i bk5: 46288a 1189624i bk6: 44032a 1279666i bk7: 43816a 1242810i bk8: 40420a 1731269i bk9: 40232a 1704486i bk10: 39478a 1709206i bk11: 40224a 1645169i bk12: 37052a 1784440i bk13: 38504a 1666398i bk14: 37196a 1710793i bk15: 38634a 1574969i 
bw_dist = 0.253	0.125	0.093	0.513	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 217071, Miss = 170849, Miss_rate = 0.787, Pending_hits = 1171, Reservation_fails = 93482
L2_cache_bank[1]: Access = 248918, Miss = 182323, Miss_rate = 0.732, Pending_hits = 1694, Reservation_fails = 227890
L2_cache_bank[2]: Access = 213996, Miss = 167830, Miss_rate = 0.784, Pending_hits = 1013, Reservation_fails = 108646
L2_cache_bank[3]: Access = 220662, Miss = 170364, Miss_rate = 0.772, Pending_hits = 1090, Reservation_fails = 129861
L2_cache_bank[4]: Access = 230915, Miss = 181504, Miss_rate = 0.786, Pending_hits = 1703, Reservation_fails = 211193
L2_cache_bank[5]: Access = 220749, Miss = 171088, Miss_rate = 0.775, Pending_hits = 1263, Reservation_fails = 128004
L2_cache_bank[6]: Access = 216648, Miss = 169812, Miss_rate = 0.784, Pending_hits = 1089, Reservation_fails = 122160
L2_cache_bank[7]: Access = 219648, Miss = 169859, Miss_rate = 0.773, Pending_hits = 1140, Reservation_fails = 132017
L2_cache_bank[8]: Access = 216075, Miss = 169920, Miss_rate = 0.786, Pending_hits = 1081, Reservation_fails = 110874
L2_cache_bank[9]: Access = 229931, Miss = 180630, Miss_rate = 0.786, Pending_hits = 1785, Reservation_fails = 224117
L2_cache_bank[10]: Access = 214795, Miss = 167585, Miss_rate = 0.780, Pending_hits = 961, Reservation_fails = 102390
L2_cache_bank[11]: Access = 216161, Miss = 169496, Miss_rate = 0.784, Pending_hits = 1009, Reservation_fails = 116123
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217071, Miss = 170849 (0.787), PendingHit = 1171 (0.00539)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 248918, Miss = 182323 (0.732), PendingHit = 1694 (0.00681)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 213996, Miss = 167830 (0.784), PendingHit = 1013 (0.00473)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220662, Miss = 170364 (0.772), PendingHit = 1090 (0.00494)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230915, Miss = 181504 (0.786), PendingHit = 1703 (0.00738)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220749, Miss = 171088 (0.775), PendingHit = 1263 (0.00572)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216648, Miss = 169812 (0.784), PendingHit = 1089 (0.00503)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219648, Miss = 169859 (0.773), PendingHit = 1140 (0.00519)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216075, Miss = 169920 (0.786), PendingHit = 1081 (0.005)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 229931, Miss = 180630 (0.786), PendingHit = 1785 (0.00776)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 214795, Miss = 167585 (0.78), PendingHit = 961 (0.00447)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216161, Miss = 169496 (0.784), PendingHit = 1009 (0.00467)
L2 Cache Total Miss Rate = 0.777
Stream 1: L2 Cache Miss Rate = 0.941
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.777
Stream 1: Accesses  = 1345518
Stream 1: Misses  = 1265713
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 2665569
Stream 3: Misses  = 2071260
Stream 1+2: Accesses  = 1345518
Stream 1+2: Misses  = 1265713
Stream 1+2+3: Accesses  = 4011087
Stream 1+2+3: Misses  = 3336973
Total Accesses  = 2665569
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	77.395
CORE_L2MPKI_21	82.309
CORE_L2MPKI_22	68.547
CORE_L2MPKI_23	80.892
CORE_L2MPKI_24	77.506
CORE_L2MPKI_25	76.117
CORE_L2MPKI_26	82.530
CORE_L2MPKI_27	84.479
CORE_L2MPKI_28	78.851
CORE_L2MPKI_29	81.647
CORE_L2MPKI_30	82.291
CORE_L2MPKI_31	80.008
CORE_L2MPKI_32	83.232
CORE_L2MPKI_33	84.360
CORE_L2MPKI_34	81.039
CORE_L2MPKI_35	84.621
CORE_L2MPKI_36	84.453
CORE_L2MPKI_37	79.816
CORE_L2MPKI_38	79.318
CORE_L2MPKI_39	80.984
CORE_L2MPKI_40	40.789
CORE_L2MPKI_41	40.465
CORE_L2MPKI_42	41.488
CORE_L2MPKI_43	41.176
CORE_L2MPKI_44	40.199
CORE_L2MPKI_45	39.432
CORE_L2MPKI_46	39.911
CORE_L2MPKI_47	40.360
CORE_L2MPKI_48	40.394
CORE_L2MPKI_49	39.205
CORE_L2MPKI_50	42.346
CORE_L2MPKI_51	40.383
CORE_L2MPKI_52	41.322
CORE_L2MPKI_53	40.636
CORE_L2MPKI_54	40.167
CORE_L2MPKI_55	39.379
CORE_L2MPKI_56	41.035
CORE_L2MPKI_57	39.776
CORE_L2MPKI_58	40.753
CORE_L2MPKI_59	41.175
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 80.520
Avg_MPKI_Stream3= 40.520
MISSES-CORES
CORE_MISSES_0	47547
CORE_MISSES_1	46205
CORE_MISSES_2	47522
CORE_MISSES_3	46261
CORE_MISSES_4	48124
CORE_MISSES_5	46800
CORE_MISSES_6	48841
CORE_MISSES_7	49440
CORE_MISSES_8	45600
CORE_MISSES_9	46901
CORE_MISSES_10	48201
CORE_MISSES_11	43681
CORE_MISSES_12	44300
CORE_MISSES_13	46902
CORE_MISSES_14	47500
CORE_MISSES_15	44900
CORE_MISSES_16	47560
CORE_MISSES_17	46801
CORE_MISSES_18	46261
CORE_MISSES_19	48180
CORE_MISSES_20	30381
CORE_MISSES_21	33677
CORE_MISSES_22	22979
CORE_MISSES_23	34619
CORE_MISSES_24	29435
CORE_MISSES_25	30325
CORE_MISSES_26	37890
CORE_MISSES_27	40961
CORE_MISSES_28	31490
CORE_MISSES_29	36429
CORE_MISSES_30	36624
CORE_MISSES_31	32541
CORE_MISSES_32	40050
CORE_MISSES_33	39505
CORE_MISSES_34	34799
CORE_MISSES_35	38820
CORE_MISSES_36	40697
CORE_MISSES_37	35428
CORE_MISSES_38	32590
CORE_MISSES_39	32202
CORE_MISSES_40	22227
CORE_MISSES_41	21536
CORE_MISSES_42	22597
CORE_MISSES_43	22844
CORE_MISSES_44	22009
CORE_MISSES_45	21780
CORE_MISSES_46	21836
CORE_MISSES_47	22297
CORE_MISSES_48	21934
CORE_MISSES_49	21509
CORE_MISSES_50	23440
CORE_MISSES_51	21900
CORE_MISSES_52	23589
CORE_MISSES_53	22588
CORE_MISSES_54	21784
CORE_MISSES_55	21316
CORE_MISSES_56	21834
CORE_MISSES_57	21927
CORE_MISSES_58	21370
CORE_MISSES_59	21974
L2_MISSES = 2071260
L2_total_cache_accesses = 2665569
L2_total_cache_misses = 2071260
L2_total_cache_miss_rate = 0.7770
L2_total_cache_pending_hits = 14999
L2_total_cache_reservation_fails = 1706757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 451227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1601031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1336638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 470164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 363019
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 639
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7000
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8396626
icnt_total_pkts_simt_to_mem=5249603
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     223.9773
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.1624
gpu_tot_sim_cycle_stream_1 = 2622343
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 2622343
gpu_sim_insn_1 = 587345280
gpu_sim_insn_2 = 8556256
gpu_sim_insn_3 = 10915216
gpu_sim_cycle = 2622344
gpu_sim_insn = 606816752
gpu_ipc =     231.4024
gpu_tot_sim_cycle = 2622344
gpu_tot_sim_insn = 606816752
gpu_tot_ipc =     231.4024
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9944064
gpu_stall_icnt2sh    = 638856
gpu_total_sim_rate=121630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10037202
	L1I_total_cache_misses = 13139
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 58101
L1D_cache:
	L1D_cache_core[0]: Access = 47540, Miss = 47540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2368434
	L1D_cache_core[1]: Access = 46200, Miss = 46200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2374942
	L1D_cache_core[2]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2333762
	L1D_cache_core[3]: Access = 46260, Miss = 46260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2375388
	L1D_cache_core[4]: Access = 48120, Miss = 48120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2326187
	L1D_cache_core[5]: Access = 46800, Miss = 46800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317970
	L1D_cache_core[6]: Access = 48840, Miss = 48840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2302752
	L1D_cache_core[7]: Access = 49440, Miss = 49440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2337634
	L1D_cache_core[8]: Access = 45600, Miss = 45600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2322709
	L1D_cache_core[9]: Access = 46900, Miss = 46900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317711
	L1D_cache_core[10]: Access = 48200, Miss = 48200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2305820
	L1D_cache_core[11]: Access = 43680, Miss = 43680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2307224
	L1D_cache_core[12]: Access = 44300, Miss = 44300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2352553
	L1D_cache_core[13]: Access = 46900, Miss = 46900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2374486
	L1D_cache_core[14]: Access = 47500, Miss = 47500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2328000
	L1D_cache_core[15]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2364702
	L1D_cache_core[16]: Access = 47560, Miss = 47560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2312863
	L1D_cache_core[17]: Access = 46800, Miss = 46800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2332536
	L1D_cache_core[18]: Access = 46260, Miss = 46260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2303830
	L1D_cache_core[19]: Access = 48180, Miss = 48180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2279777
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 56078, Miss = 44246, Miss_rate = 0.789, Pending_hits = 3240, Reservation_fails = 2325784
	L1D_cache_core[41]: Access = 53747, Miss = 42665, Miss_rate = 0.794, Pending_hits = 3199, Reservation_fails = 2232904
	L1D_cache_core[42]: Access = 56968, Miss = 44879, Miss_rate = 0.788, Pending_hits = 3307, Reservation_fails = 2353745
	L1D_cache_core[43]: Access = 56681, Miss = 45201, Miss_rate = 0.797, Pending_hits = 3114, Reservation_fails = 2365107
	L1D_cache_core[44]: Access = 55089, Miss = 43615, Miss_rate = 0.792, Pending_hits = 3105, Reservation_fails = 2292698
	L1D_cache_core[45]: Access = 54493, Miss = 43128, Miss_rate = 0.791, Pending_hits = 3134, Reservation_fails = 2252130
	L1D_cache_core[46]: Access = 55175, Miss = 43588, Miss_rate = 0.790, Pending_hits = 3250, Reservation_fails = 2287815
	L1D_cache_core[47]: Access = 56198, Miss = 44286, Miss_rate = 0.788, Pending_hits = 3256, Reservation_fails = 2319861
	L1D_cache_core[48]: Access = 55392, Miss = 43723, Miss_rate = 0.789, Pending_hits = 3151, Reservation_fails = 2325897
	L1D_cache_core[49]: Access = 54270, Miss = 42992, Miss_rate = 0.792, Pending_hits = 3177, Reservation_fails = 2279534
	L1D_cache_core[50]: Access = 57104, Miss = 45793, Miss_rate = 0.802, Pending_hits = 3279, Reservation_fails = 2388131
	L1D_cache_core[51]: Access = 55274, Miss = 43430, Miss_rate = 0.786, Pending_hits = 3167, Reservation_fails = 2343864
	L1D_cache_core[52]: Access = 58014, Miss = 46259, Miss_rate = 0.797, Pending_hits = 3391, Reservation_fails = 2443100
	L1D_cache_core[53]: Access = 57588, Miss = 45247, Miss_rate = 0.786, Pending_hits = 3256, Reservation_fails = 2377233
	L1D_cache_core[54]: Access = 54374, Miss = 43378, Miss_rate = 0.798, Pending_hits = 3213, Reservation_fails = 2233724
	L1D_cache_core[55]: Access = 54310, Miss = 43030, Miss_rate = 0.792, Pending_hits = 2998, Reservation_fails = 2312434
	L1D_cache_core[56]: Access = 54898, Miss = 43235, Miss_rate = 0.788, Pending_hits = 3123, Reservation_fails = 2280307
	L1D_cache_core[57]: Access = 55731, Miss = 43925, Miss_rate = 0.788, Pending_hits = 3194, Reservation_fails = 2265381
	L1D_cache_core[58]: Access = 53747, Miss = 42632, Miss_rate = 0.793, Pending_hits = 3047, Reservation_fails = 2333748
	L1D_cache_core[59]: Access = 54792, Miss = 43778, Miss_rate = 0.799, Pending_hits = 3088, Reservation_fails = 2285907
	L1D_total_cache_accesses = 2048751
	L1D_total_cache_misses = 1817858
	L1D_total_cache_miss_rate = 0.8873
	L1D_total_cache_pending_hits = 63689
	L1D_total_cache_reservation_fails = 92951731
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 150116
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1218144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75088407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148516
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 599714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17863324
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10024063
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13139
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 58101
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
60632, 60632, 60632, 60632, 60632, 60632, 60632, 60632, 57400, 57400, 57400, 57400, 54168, 54168, 54168, 54168, 
gpgpu_n_tot_thrd_icount = 632545568
gpgpu_n_tot_w_icount = 19767049
gpgpu_n_stall_shd_mem = 146179841
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2063036
gpgpu_n_mem_write_global = 602129
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 20389868
gpgpu_n_store_insn = 12352588
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2490396
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 146172544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238357035	W0_Idle:34941337	W0_Scoreboard:21615691	W1:184828	W2:156455	W3:158203	W4:125500	W5:89502	W6:44245	W7:23357	W8:8861	W9:3582	W10:1702	W11:1296	W12:1181	W13:1001	W14:1496	W15:1243	W16:1917	W17:2890	W18:3900	W19:9416	W20:11271	W21:18286	W22:26650	W23:25121	W24:27148	W25:27008	W26:20812	W27:11960	W28:5583	W29:1998	W30:776	W31:0	W32:18770029
Warp Occupancy Distribution:
Stall:115494123	W0_Idle:8259488	W0_Scoreboard:15091309	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18495720
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.062817
warp_utilization1: 0.117552
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9745152 {8:1218144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60093448 {40:227020,72:34,136:375075,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 34156544 {40:839485,72:2472,136:2935,}
traffic_breakdown_coretomem[INST_ACC_R] = 6568 {8:821,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165656976 {136:1218066,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4816856 {8:602107,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 34133368 {40:838909,72:2472,136:2934,}
traffic_breakdown_memtocore[INST_ACC_R] = 111656 {136:821,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 6961 
averagemflatency = 1277 
averagemflatency_1 = 1215 
averagemflatency_3 = 1340 
averagemrqlatency_1 = 72 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6042 
max_icnt2sh_latency = 2622343 
mrq_lat_table:950848 	31106 	53704 	110218 	307021 	515156 	663750 	505517 	132937 	3478 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41861 	185984 	830399 	1289253 	313752 	3297 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18403 	40560 	153430 	167256 	165425 	393159 	876856 	738928 	110717 	1136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1525685 	498370 	37259 	1125 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	102707 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	26 	297 	4920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        14        22        30        32        12        38        14        10        22        32        32        24        32 
dram[1]:        14        15        12        14        16        16        30        15        34        32        22        20        32        32        21        18 
dram[2]:        24        32         9        18        12        16        28        20        24        40        30        10        32        32        20        24 
dram[3]:        24        21        12        12        30        13        28        14        44        18        32        14        32        32        17        20 
dram[4]:        22        30        10        18        36        20        16        28        44        22        16        22        32        32        18        26 
dram[5]:        20        26        14        10        30        16        22        28        16        40        12        24        32        30        17        26 
maximum service time to same row:
dram[0]:      1063      1601       909      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399       984 
dram[1]:       976      1335      1425      1173      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:       960      1451      1299      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1029      1126      1139 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1270      1268      1109      1171      1356      1388 
dram[4]:      1085      1020      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1245 
dram[5]:      1217       995      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.360640  1.339257  1.318805  1.278726  1.350375  1.324309  1.341603  1.302844  1.261002  1.215775  1.254976  1.218738  1.270872  1.232741  1.285403  1.245615 
dram[1]:  1.363198  1.351955  1.313591  1.321409  1.363260  1.359858  1.351022  1.341778  1.261115  1.270761  1.266977  1.264993  1.281907  1.278162  1.281717  1.287924 
dram[2]:  1.348588  1.349966  1.300067  1.319898  1.329619  1.348074  1.342554  1.336021  1.234898  1.262401  1.237756  1.255331  1.253671  1.273252  1.257623  1.292014 
dram[3]:  1.371185  1.353075  1.327710  1.310592  1.358030  1.354598  1.353594  1.353643  1.259167  1.265118  1.271036  1.263752  1.274242  1.273625  1.291324  1.284147 
dram[4]:  1.361046  1.352543  1.308875  1.315296  1.355299  1.348362  1.350098  1.336393  1.265783  1.245800  1.263856  1.247784  1.266909  1.265918  1.293542  1.271937 
dram[5]:  1.350654  1.368903  1.308050  1.324932  1.346886  1.370405  1.359167  1.345862  1.259364  1.265628  1.268058  1.273029  1.282011  1.281405  1.290532  1.294047 
average row locality = 3273743/2508371 = 1.305127
average row locality_1 = 2386111/1874174 = 1.273153
average row locality_2 = 887632/634197 = 1.399616
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23610     27234     22565     23990     23218     23926     22927     23618     20360     21985     20048     21567     19311     20312     18797     19672 
dram[1]:     22643     23724     21940     23323     22643     22804     22665     22322     20218     19938     19990     20073     18578     19068     19140     19102 
dram[2]:     24173     23711     24359     22937     23903     22804     25717     23064     21053     19721     21350     20926     20321     19160     20612     18765 
dram[3]:     22806     23213     22323     23375     23192     22687     22544     21940     20867     20396     19608     20022     19054     19290     19415     18929 
dram[4]:     23104     24380     22983     24192     22536     24057     22659     24015     20363     21235     19815     22596     19690     19882     18766     20264 
dram[5]:     22974     23358     23173     22281     22348     23144     22016     21909     20210     20116     19739     20113     18526     19252     18599     19318 
total reads: 2071161
bank skew: 27234/18526 = 1.47
chip skew: 353140/337076 = 1.05
number of total write accesses:
dram[0]:     15739     18974     12958     13992     14051     14765     13900     14399     11073     12652     10912     12320     10327     11330     10096     10797 
dram[1]:     14651     15481     12216     13769     13602     13647     13744     13323     10871     10606     10721     11123      9656     10115     10360     10464 
dram[2]:     16228     15519     14244     13119     14643     13594     16605     13893     11573     10463     12062     11686     11270     10205     11725      9951 
dram[3]:     14929     14964     12780     13585     13980     13585     13557     12897     11481     10965     10514     10970     10079     10244     10577     10207 
dram[4]:     15306     16153     13210     14408     13435     14796     13714     14861     10956     11841     10697     13307     10674     10877      9939     11350 
dram[5]:     14716     15089     13390     12785     13032     13983     12988     12896     10925     10921     10579     10943      9518     10228      9797     10636 
total reads: 1202678
bank skew: 18974/9518 = 1.99
chip skew: 208285/192426 = 1.08
average mf latency per bank:
dram[0]:       1476      2244      1370      1686       919      1145       927      1282       840      1067       846      1073       850      1069       862      1094
dram[1]:       1408      1441      1289      1214       845       831       840       826       766       758       773       746       774       757       785       774
dram[2]:       1673      1578      1505      1370      1055       938      1125       921       965       860       977       870       968       866       985       886
dram[3]:       1425      1493      1285      1274       858       858       866       857       777       776       796       782       787       800       802       802
dram[4]:       1439      1605      1305      1305       890       970       895       962       820       889       824       924       825       885       843       909
dram[5]:       1451      1446      1253      1155       840       836       850       827       760       747       769       759       780       754       797       770
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5842      4937      5667      5175      6403      5476      5447      4749      5704      4584      5303      4942      6674
dram[1]:       5881      5716      5353      5412      5124      4980      5371      4773      5182      4860      4486      5160      4778      4890      5495      5300
dram[2]:       5630      5740      5795      6272      5854      5132      5868      5328      5581      5220      6088      5790      4887      5159      5383      5801
dram[3]:       5200      4982      5320      5391      4972      4913      5732      5086      5633      4730      5404      5294      4743      4482      4791      4679
dram[4]:       5147      5954      5283      6078      5248      5419      5901      6340      5205      4874      4649      5695      5253      4859      4785      4965
dram[5]:       5269      6136      5043      4942      4897      4716      5697      5424      5305      5085      5105      4804      5484      4952      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1484938 n_act=435310 n_pre=435298 n_req=432502 n_req_1=218752 n_req_2=122761 n_req_3=90989 n_rd=706256 n_write=399691 bw_util=0.49 bw_util_1=0.2528 bw_util_2=0.1418 bw_util_3=0.0954 blp=10.125572 blp_1= 4.107455 blp_2= 2.625203 blp_3= 2.065726
 n_activity=3457849 dram_eff=0.4906 dram_eff_1=0.253 dram_eff_2=0.142 dram_eff_3=0.0955
bk0: 47218a 1175452i bk1: 54458a 686449i bk2: 45130a 1277290i bk3: 47980a 1078184i bk4: 46436a 1114020i bk5: 47852a 949265i bk6: 45852a 1048800i bk7: 47236a 902635i bk8: 40720a 1673118i bk9: 43966a 1403591i bk10: 40094a 1601941i bk11: 43134a 1355997i bk12: 38622a 1625886i bk13: 40624a 1435373i bk14: 37590a 1606129i bk15: 39344a 1448196i 
bw_dist = 0.253	0.142	0.095	0.509	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6151
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1601721 n_act=405737 n_pre=405723 n_req=417353 n_req_1=218756 n_req_2=109047 n_req_3=89550 n_rd=676314 n_write=371998 bw_util=0.4726 bw_util_1=0.2528 bw_util_2=0.126 bw_util_3=0.09384 blp=9.395670 blp_1= 4.174220 blp_2= 2.505116 blp_3= 1.980260
 n_activity=3409198 dram_eff=0.4799 dram_eff_1=0.2567 dram_eff_2=0.1279 dram_eff_3=0.09528
bk0: 45286a 1366063i bk1: 47446a 1195331i bk2: 43880a 1448716i bk3: 46638a 1249328i bk4: 45286a 1268840i bk5: 45608a 1225468i bk6: 45324a 1170750i bk7: 44640a 1167091i bk8: 40436a 1726312i bk9: 39876a 1729866i bk10: 39978a 1675674i bk11: 40146a 1621328i bk12: 37154a 1762219i bk13: 38136a 1674032i bk14: 38280a 1634078i bk15: 38200a 1589123i 
bw_dist = 0.253	0.126	0.094	0.512	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4818
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1498232 n_act=430692 n_pre=430679 n_req=431856 n_req_1=218760 n_req_2=121431 n_req_3=91665 n_rd=705124 n_write=396766 bw_util=0.4893 bw_util_1=0.2528 bw_util_2=0.1403 bw_util_3=0.09623 blp=10.010900 blp_1= 4.108970 blp_2= 2.607399 blp_3= 2.029097
 n_activity=3454277 dram_eff=0.4904 dram_eff_1=0.2533 dram_eff_2=0.1406 dram_eff_3=0.09643
bk0: 48346a 1115334i bk1: 47422a 1122684i bk2: 48712a 1129717i bk3: 45870a 1237412i bk4: 47802a 1020741i bk5: 45608a 1136395i bk6: 51432a 726223i bk7: 46126a 1019657i bk8: 42106a 1594416i bk9: 39442a 1706132i bk10: 42700a 1455110i bk11: 41852a 1475451i bk12: 40638a 1496450i bk13: 38318a 1612893i bk14: 41222a 1385416i bk15: 37528a 1592154i 
bw_dist = 0.253	0.140	0.096	0.509	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3896
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1593144 n_act=407582 n_pre=407568 n_req=418864 n_req_1=218756 n_req_2=109906 n_req_3=90202 n_rd=679280 n_write=373919 bw_util=0.4744 bw_util_1=0.2528 bw_util_2=0.127 bw_util_3=0.09458 blp=9.442359 blp_1= 4.166418 blp_2= 2.504294 blp_3= 1.997394
 n_activity=3413426 dram_eff=0.481 dram_eff_1=0.2563 dram_eff_2=0.1288 dram_eff_3=0.09591
bk0: 45610a 1329956i bk1: 46424a 1250176i bk2: 44642a 1408906i bk3: 46748a 1246302i bk4: 46384a 1209037i bk5: 45366a 1209030i bk6: 45084a 1195214i bk7: 43878a 1229839i bk8: 41734a 1663465i bk9: 40792a 1674071i bk10: 39214a 1706166i bk11: 40040a 1614104i bk12: 38108a 1698399i bk13: 38574a 1649619i bk14: 38826a 1598386i bk15: 37856a 1619635i 
bw_dist = 0.253	0.127	0.095	0.512	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6193
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1514216 n_act=426073 n_pre=426063 n_req=429972 n_req_1=218750 n_req_2=119851 n_req_3=91371 n_rd=701048 n_write=394093 bw_util=0.4871 bw_util_1=0.2528 bw_util_2=0.1385 bw_util_3=0.09581 blp=9.883942 blp_1= 4.104604 blp_2= 2.593029 blp_3= 1.996567
 n_activity=3450410 dram_eff=0.4886 dram_eff_1=0.2536 dram_eff_2=0.1389 dram_eff_3=0.09611
bk0: 46202a 1257266i bk1: 48760a 1069366i bk2: 45964a 1287106i bk3: 48382a 1094358i bk4: 45070a 1229324i bk5: 48112a 999641i bk6: 45318a 1118434i bk7: 48024a 913743i bk8: 40724a 1694304i bk9: 42470a 1540541i bk10: 39630a 1650365i bk11: 45190a 1286364i bk12: 39380a 1591571i bk13: 39762a 1542557i bk14: 37532a 1644253i bk15: 40528a 1403394i 
bw_dist = 0.253	0.138	0.096	0.510	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3461493 n_nop=1612402 n_act=402953 n_pre=402938 n_req=415336 n_req_1=218753 n_req_2=108374 n_req_3=88209 n_rd=674132 n_write=369068 bw_util=0.4708 bw_util_1=0.2528 bw_util_2=0.1252 bw_util_3=0.09283 blp=9.317484 blp_1= 4.173309 blp_2= 2.492374 blp_3= 1.969602
 n_activity=3404422 dram_eff=0.4787 dram_eff_1=0.257 dram_eff_2=0.1273 dram_eff_3=0.09439
bk0: 45948a 1341296i bk1: 46716a 1245810i bk2: 46340a 1312465i bk3: 44556a 1373011i bk4: 44696a 1323343i bk5: 46288a 1189624i bk6: 44032a 1279666i bk7: 43816a 1242810i bk8: 40420a 1731269i bk9: 40232a 1704486i bk10: 39478a 1709206i bk11: 40224a 1645169i bk12: 37052a 1784440i bk13: 38504a 1666398i bk14: 37196a 1710793i bk15: 38634a 1574969i 
bw_dist = 0.253	0.125	0.093	0.513	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 217071, Miss = 170849, Miss_rate = 0.787, Pending_hits = 1171, Reservation_fails = 93482
L2_cache_bank[1]: Access = 248918, Miss = 182323, Miss_rate = 0.732, Pending_hits = 1694, Reservation_fails = 227890
L2_cache_bank[2]: Access = 213996, Miss = 167830, Miss_rate = 0.784, Pending_hits = 1013, Reservation_fails = 108646
L2_cache_bank[3]: Access = 220662, Miss = 170364, Miss_rate = 0.772, Pending_hits = 1090, Reservation_fails = 129861
L2_cache_bank[4]: Access = 230915, Miss = 181504, Miss_rate = 0.786, Pending_hits = 1703, Reservation_fails = 211193
L2_cache_bank[5]: Access = 220749, Miss = 171088, Miss_rate = 0.775, Pending_hits = 1263, Reservation_fails = 128004
L2_cache_bank[6]: Access = 216648, Miss = 169812, Miss_rate = 0.784, Pending_hits = 1089, Reservation_fails = 122160
L2_cache_bank[7]: Access = 219648, Miss = 169859, Miss_rate = 0.773, Pending_hits = 1140, Reservation_fails = 132017
L2_cache_bank[8]: Access = 216075, Miss = 169920, Miss_rate = 0.786, Pending_hits = 1081, Reservation_fails = 110874
L2_cache_bank[9]: Access = 229931, Miss = 180630, Miss_rate = 0.786, Pending_hits = 1785, Reservation_fails = 224117
L2_cache_bank[10]: Access = 214795, Miss = 167585, Miss_rate = 0.780, Pending_hits = 961, Reservation_fails = 102390
L2_cache_bank[11]: Access = 216161, Miss = 169496, Miss_rate = 0.784, Pending_hits = 1009, Reservation_fails = 116123
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217071, Miss = 170849 (0.787), PendingHit = 1171 (0.00539)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 248918, Miss = 182323 (0.732), PendingHit = 1694 (0.00681)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 213996, Miss = 167830 (0.784), PendingHit = 1013 (0.00473)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220662, Miss = 170364 (0.772), PendingHit = 1090 (0.00494)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230915, Miss = 181504 (0.786), PendingHit = 1703 (0.00738)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220749, Miss = 171088 (0.775), PendingHit = 1263 (0.00572)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216648, Miss = 169812 (0.784), PendingHit = 1089 (0.00503)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219648, Miss = 169859 (0.773), PendingHit = 1140 (0.00519)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216075, Miss = 169920 (0.786), PendingHit = 1081 (0.005)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 229931, Miss = 180630 (0.786), PendingHit = 1785 (0.00776)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 214795, Miss = 167585 (0.78), PendingHit = 961 (0.00447)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216161, Miss = 169496 (0.784), PendingHit = 1009 (0.00467)
L2 Cache Total Miss Rate = 0.777
Stream 1: L2 Cache Miss Rate = 0.941
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.777
Stream 1: Accesses  = 1345518
Stream 1: Misses  = 1265713
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 2665569
Stream 3: Misses  = 2071260
Stream 1+2: Accesses  = 1345518
Stream 1+2: Misses  = 1265713
Stream 1+2+3: Accesses  = 4011087
Stream 1+2+3: Misses  = 3336973
Total Accesses  = 2665569
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	77.395
CORE_L2MPKI_21	82.309
CORE_L2MPKI_22	68.547
CORE_L2MPKI_23	80.892
CORE_L2MPKI_24	77.506
CORE_L2MPKI_25	76.117
CORE_L2MPKI_26	82.530
CORE_L2MPKI_27	84.479
CORE_L2MPKI_28	78.851
CORE_L2MPKI_29	81.647
CORE_L2MPKI_30	82.291
CORE_L2MPKI_31	80.008
CORE_L2MPKI_32	83.232
CORE_L2MPKI_33	84.360
CORE_L2MPKI_34	81.039
CORE_L2MPKI_35	84.621
CORE_L2MPKI_36	84.453
CORE_L2MPKI_37	79.816
CORE_L2MPKI_38	79.318
CORE_L2MPKI_39	80.984
CORE_L2MPKI_40	40.789
CORE_L2MPKI_41	40.465
CORE_L2MPKI_42	41.488
CORE_L2MPKI_43	41.176
CORE_L2MPKI_44	40.199
CORE_L2MPKI_45	39.432
CORE_L2MPKI_46	39.911
CORE_L2MPKI_47	40.360
CORE_L2MPKI_48	40.394
CORE_L2MPKI_49	39.205
CORE_L2MPKI_50	42.346
CORE_L2MPKI_51	40.383
CORE_L2MPKI_52	41.322
CORE_L2MPKI_53	40.636
CORE_L2MPKI_54	40.167
CORE_L2MPKI_55	39.379
CORE_L2MPKI_56	41.035
CORE_L2MPKI_57	39.776
CORE_L2MPKI_58	40.753
CORE_L2MPKI_59	41.175
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 80.520
Avg_MPKI_Stream3= 40.520
MISSES-CORES
CORE_MISSES_0	47547
CORE_MISSES_1	46205
CORE_MISSES_2	47522
CORE_MISSES_3	46261
CORE_MISSES_4	48124
CORE_MISSES_5	46800
CORE_MISSES_6	48841
CORE_MISSES_7	49440
CORE_MISSES_8	45600
CORE_MISSES_9	46901
CORE_MISSES_10	48201
CORE_MISSES_11	43681
CORE_MISSES_12	44300
CORE_MISSES_13	46902
CORE_MISSES_14	47500
CORE_MISSES_15	44900
CORE_MISSES_16	47560
CORE_MISSES_17	46801
CORE_MISSES_18	46261
CORE_MISSES_19	48180
CORE_MISSES_20	30381
CORE_MISSES_21	33677
CORE_MISSES_22	22979
CORE_MISSES_23	34619
CORE_MISSES_24	29435
CORE_MISSES_25	30325
CORE_MISSES_26	37890
CORE_MISSES_27	40961
CORE_MISSES_28	31490
CORE_MISSES_29	36429
CORE_MISSES_30	36624
CORE_MISSES_31	32541
CORE_MISSES_32	40050
CORE_MISSES_33	39505
CORE_MISSES_34	34799
CORE_MISSES_35	38820
CORE_MISSES_36	40697
CORE_MISSES_37	35428
CORE_MISSES_38	32590
CORE_MISSES_39	32202
CORE_MISSES_40	22227
CORE_MISSES_41	21536
CORE_MISSES_42	22597
CORE_MISSES_43	22844
CORE_MISSES_44	22009
CORE_MISSES_45	21780
CORE_MISSES_46	21836
CORE_MISSES_47	22297
CORE_MISSES_48	21934
CORE_MISSES_49	21509
CORE_MISSES_50	23440
CORE_MISSES_51	21900
CORE_MISSES_52	23589
CORE_MISSES_53	22588
CORE_MISSES_54	21784
CORE_MISSES_55	21316
CORE_MISSES_56	21834
CORE_MISSES_57	21927
CORE_MISSES_58	21370
CORE_MISSES_59	21974
L2_MISSES = 2071260
L2_total_cache_accesses = 2665569
L2_total_cache_misses = 2071260
L2_total_cache_miss_rate = 0.7770
L2_total_cache_pending_hits = 14999
L2_total_cache_reservation_fails = 1706757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 451227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1601031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1336638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 470164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 363019
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 639
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7000
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8396626
icnt_total_pkts_simt_to_mem=5249603
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     228.0186
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.5654
gpu_tot_sim_cycle_stream_1 = 3434487
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 3434487
gpu_sim_insn_1 = 783127040
gpu_sim_insn_2 = 11664800
gpu_sim_insn_3 = 15679735
gpu_sim_cycle = 3434488
gpu_sim_insn = 810471575
gpu_ipc =     235.9803
gpu_tot_sim_cycle = 3434488
gpu_tot_sim_insn = 810471575
gpu_tot_ipc =     235.9803
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13229449
gpu_stall_icnt2sh    = 821887
gpu_total_sim_rate=131591

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13426107
	L1I_total_cache_misses = 19200
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 100178
L1D_cache:
	L1D_cache_core[0]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3063043
	L1D_cache_core[1]: Access = 60520, Miss = 60520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3091776
	L1D_cache_core[2]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3014443
	L1D_cache_core[3]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3078243
	L1D_cache_core[4]: Access = 64380, Miss = 64380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3037814
	L1D_cache_core[5]: Access = 63080, Miss = 63080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3032530
	L1D_cache_core[6]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023641
	L1D_cache_core[7]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3057828
	L1D_cache_core[8]: Access = 61860, Miss = 61860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3038883
	L1D_cache_core[9]: Access = 63820, Miss = 63820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3032379
	L1D_cache_core[10]: Access = 63200, Miss = 63200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023493
	L1D_cache_core[11]: Access = 59940, Miss = 59940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2998181
	L1D_cache_core[12]: Access = 59280, Miss = 59280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3064931
	L1D_cache_core[13]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3082367
	L1D_cache_core[14]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3046412
	L1D_cache_core[15]: Access = 59240, Miss = 59240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3062764
	L1D_cache_core[16]: Access = 63180, Miss = 63180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3035077
	L1D_cache_core[17]: Access = 62420, Miss = 62420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3021669
	L1D_cache_core[18]: Access = 61900, Miss = 61900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3008973
	L1D_cache_core[19]: Access = 63820, Miss = 63820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2961371
	L1D_cache_core[20]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 64834, Miss = 50305, Miss_rate = 0.776, Pending_hits = 3719, Reservation_fails = 2593997
	L1D_cache_core[41]: Access = 61933, Miss = 48004, Miss_rate = 0.775, Pending_hits = 3656, Reservation_fails = 2483259
	L1D_cache_core[42]: Access = 65287, Miss = 50413, Miss_rate = 0.772, Pending_hits = 3770, Reservation_fails = 2637079
	L1D_cache_core[43]: Access = 76908, Miss = 60210, Miss_rate = 0.783, Pending_hits = 4253, Reservation_fails = 3042036
	L1D_cache_core[44]: Access = 64270, Miss = 49757, Miss_rate = 0.774, Pending_hits = 3648, Reservation_fails = 2601765
	L1D_cache_core[45]: Access = 63573, Miss = 49202, Miss_rate = 0.774, Pending_hits = 3616, Reservation_fails = 2536134
	L1D_cache_core[46]: Access = 63663, Miss = 49258, Miss_rate = 0.774, Pending_hits = 3735, Reservation_fails = 2580928
	L1D_cache_core[47]: Access = 65120, Miss = 50362, Miss_rate = 0.773, Pending_hits = 3776, Reservation_fails = 2612648
	L1D_cache_core[48]: Access = 64363, Miss = 49747, Miss_rate = 0.773, Pending_hits = 3628, Reservation_fails = 2649445
	L1D_cache_core[49]: Access = 62964, Miss = 48841, Miss_rate = 0.776, Pending_hits = 3664, Reservation_fails = 2576955
	L1D_cache_core[50]: Access = 69337, Miss = 54628, Miss_rate = 0.788, Pending_hits = 3942, Reservation_fails = 2803849
	L1D_cache_core[51]: Access = 66274, Miss = 50802, Miss_rate = 0.767, Pending_hits = 3768, Reservation_fails = 2649021
	L1D_cache_core[52]: Access = 76141, Miss = 59769, Miss_rate = 0.785, Pending_hits = 4435, Reservation_fails = 3016189
	L1D_cache_core[53]: Access = 68508, Miss = 52630, Miss_rate = 0.768, Pending_hits = 3821, Reservation_fails = 2687916
	L1D_cache_core[54]: Access = 63139, Miss = 49474, Miss_rate = 0.784, Pending_hits = 3731, Reservation_fails = 2523259
	L1D_cache_core[55]: Access = 63730, Miss = 49462, Miss_rate = 0.776, Pending_hits = 3507, Reservation_fails = 2640188
	L1D_cache_core[56]: Access = 64080, Miss = 49395, Miss_rate = 0.771, Pending_hits = 3625, Reservation_fails = 2574420
	L1D_cache_core[57]: Access = 64486, Miss = 49879, Miss_rate = 0.773, Pending_hits = 3712, Reservation_fails = 2557413
	L1D_cache_core[58]: Access = 62768, Miss = 48725, Miss_rate = 0.776, Pending_hits = 3513, Reservation_fails = 2619144
	L1D_cache_core[59]: Access = 63256, Miss = 49524, Miss_rate = 0.783, Pending_hits = 3561, Reservation_fails = 2576213
	L1D_total_cache_accesses = 2566158
	L1D_total_cache_misses = 2271911
	L1D_total_cache_miss_rate = 0.8853
	L1D_total_cache_pending_hits = 75080
	L1D_total_cache_reservation_fails = 113750823
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 194517
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0082
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1534157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 92560626
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192917
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 737754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21190197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13406907
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19200
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 100178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
82965, 82965, 82965, 82965, 79733, 79733, 79733, 79733, 76501, 76501, 76501, 76501, 73269, 73269, 73269, 73269, 
gpgpu_n_tot_thrd_icount = 844660192
gpgpu_n_tot_w_icount = 26395631
gpgpu_n_stall_shd_mem = 183347340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2697847
gpgpu_n_mem_write_global = 741117
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 27170992
gpgpu_n_store_insn = 16385621
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3544680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 183340043
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291858413	W0_Idle:63722834	W0_Scoreboard:30161334	W1:255314	W2:184924	W3:193870	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:25109783
Warp Occupancy Distribution:
Stall:147085645	W0_Idle:13632954	W0_Scoreboard:20685276	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24665405
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.064046
warp_utilization1: 0.119695
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12273072 {8:1534134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77653064 {40:241007,72:34,136:500076,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 46991464 {40:1157095,72:3006,136:3612,}
traffic_breakdown_coretomem[INST_ACC_R] = 9664 {8:1208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208627808 {136:1534028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5927032 {8:740879,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 46972304 {40:1156616,72:3006,136:3612,}
traffic_breakdown_memtocore[INST_ACC_R] = 164288 {136:1208,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 6961 
averagemflatency = 1250 
averagemflatency_1 = 1201 
averagemflatency_3 = 1305 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 70 
max_icnt2mem_latency = 6042 
max_icnt2sh_latency = 3434487 
mrq_lat_table:1240064 	40664 	70424 	143893 	396497 	672990 	874295 	669900 	175281 	4374 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59425 	246988 	1109809 	1649370 	368639 	3969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26399 	55724 	214143 	227951 	225798 	529485 	1142742 	888255 	128043 	1357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2026378 	625090 	44610 	1243 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	241479 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	39 	445 	6383 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        14        22        30        32        12        38        14        12        22        32        32        24        32 
dram[1]:        15        15        12        14        22        16        30        15        34        32        22        20        32        32        28        24 
dram[2]:        24        32         9        18        16        20        28        20        24        40        30        11        32        32        28        24 
dram[3]:        24        21        12        12        30        14        28        14        44        18        32        14        32        32        30        35 
dram[4]:        22        30        10        18        36        20        16        28        44        28        16        22        32        32        32        32 
dram[5]:        20        26        14        10        30        28        22        28        17        40        12        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399       984 
dram[1]:       976      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:       960      1451      1372      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1221      1126      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1268      1109      1171      1356      1388 
dram[4]:      1112      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1245 
dram[5]:      1217      1184      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.335091  1.321358  1.299703  1.268822  1.324799  1.305915  1.318473  1.289494  1.255309  1.220416  1.249902  1.222533  1.265118  1.235196  1.280561  1.248144 
dram[1]:  1.337632  1.328401  1.294403  1.301756  1.337055  1.334624  1.326145  1.319809  1.256270  1.263676  1.258044  1.260875  1.275914  1.270457  1.277660  1.283921 
dram[2]:  1.325861  1.328176  1.285515  1.300831  1.310979  1.324470  1.322749  1.314162  1.234480  1.255870  1.236858  1.250692  1.250060  1.265200  1.258483  1.282338 
dram[3]:  1.343119  1.330380  1.307922  1.295532  1.333849  1.329103  1.330348  1.328959  1.255732  1.259665  1.264533  1.257687  1.268469  1.267150  1.284119  1.280979 
dram[4]:  1.332885  1.331734  1.291633  1.298108  1.328193  1.326270  1.326502  1.316273  1.258597  1.245969  1.258039  1.245493  1.262133  1.260968  1.286288  1.272409 
dram[5]:  1.328842  1.344064  1.292985  1.304053  1.322021  1.340777  1.332023  1.323684  1.255781  1.261705  1.262696  1.264949  1.274034  1.273314  1.286879  1.285595 
average row locality = 4288390/3321147 = 1.291238
average row locality_1 = 3210596/2524385 = 1.271833
average row locality_2 = 1077794/796762 = 1.352718
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     30525     34749     29371     31020     29638     30423     29489     30342     26610     28841     26481     28393     25595     26781     24974     25932 
dram[1]:     29280     30679     28631     30162     28984     28985     29381     28680     26666     26352     26545     26595     24666     25347     25348     25359 
dram[2]:     31018     30654     31248     29723     30432     29058     32620     29704     27687     26075     27924     27478     26738     25293     26989     24759 
dram[3]:     29632     30068     29120     30276     29428     29103     29019     28081     27371     26769     26039     26817     25273     25688     25590     25156 
dram[4]:     29942     31341     29882     30925     28741     30415     29052     30649     26634     27703     26178     29456     26110     26142     24751     26516 
dram[5]:     29796     30270     29922     28881     28632     29548     28422     28264     26687     26718     26092     26581     24652     25395     24575     25481 
total reads: 2696007
bank skew: 34749/24575 = 1.41
chip skew: 459164/439916 = 1.04
number of total write accesses:
dram[0]:     20130     23844     17070     18308     18175     18921     18100     18682     15006     17093     14847     16705     14116     15313     13933     14752 
dram[1]:     18750     19871     16211     18016     17596     17549     17969     17285     14964     14605     14787     15116     13221     13825     14262     14336 
dram[2]:     20558     19903     18531     17263     18752     17567     21204     18142     15824     14413     16238     15907     15179     13932     15815     13773 
dram[3]:     19186     19188     16894     17910     17989     17611     17627     16685     15567     14936     14464     15147     13773     14138     14534     14065 
dram[4]:     19576     20561     17477     18529     17345     18841     17682     19064     14873     15952     14668     17663     14590     14673     13664     15247 
dram[5]:     18927     19416     17559     16741     17026     18067     16972     16777     14967     15105     14462     14946     13105     13860     13469     14584 
total reads: 1592461
bank skew: 23844/13105 = 1.82
chip skew: 274995/255983 = 1.07
average mf latency per bank:
dram[0]:       1394      2121      1312      1624       894      1118       903      1282       830      1058       846      1067       846      1062       857      1083
dram[1]:       1326      1352      1222      1163       818       804       817       805       751       749       763       746       767       756       775       770
dram[2]:       1558      1484      1422      1317      1012       915      1068       906       932       858       945       870       948       865       961       878
dram[3]:       1337      1402      1225      1220       830       835       844       834       768       766       788       785       786       794       796       800
dram[4]:       1343      1489      1230      1233       853       926       865       920       797       856       803       892       810       858       819       885
dram[5]:       1365      1355      1196      1106       816       812       825       810       755       740       765       751       776       755       792       766
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      4937      5667      5175      6403      5476      5447      4945      5855      4584      5303      4942      6674
dram[1]:       5881      5961      5353      5412      5124      4980      5371      4773      5182      4860      4600      5160      4778      4890      5495      5300
dram[2]:       5630      5740      5805      6272      5854      5132      5868      5328      5581      5220      6088      5790      4887      5159      5542      5801
dram[3]:       5366      6431      5607      5391      4972      4913      5732      5086      5633      4730      5404      5294      4743      4482      4791      5114
dram[4]:       5432      5954      5520      6078      5248      5419      5901      6340      5205      4874      4851      5695      5253      4859      4785      4965
dram[5]:       5269      6136      5245      4942      4897      4716      5697      5424      5305      5085      5105      5083      5484      4952      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=1935126 n_act=574057 n_pre=574044 n_req=560476 n_req_1=291672 n_req_2=167154 n_req_3=101650 n_rd=918304 n_write=531992 bw_util=0.4866 bw_util_1=0.2573 bw_util_2=0.1475 bw_util_3=0.08176 blp=10.210202 blp_1= 4.201052 blp_2= 2.705294 blp_3= 1.999563
 n_activity=4529146 dram_eff=0.487 dram_eff_1=0.2576 dram_eff_2=0.1476 dram_eff_3=0.08184
bk0: 61044a 1569703i bk1: 69498a 1000657i bk2: 58740a 1652343i bk3: 62040a 1416538i bk4: 59274a 1482950i bk5: 60846a 1301191i bk6: 58972a 1381617i bk7: 60684a 1209424i bk8: 53220a 2137820i bk9: 57682a 1777977i bk10: 52962a 2025633i bk11: 56786a 1701603i bk12: 51186a 2037794i bk13: 53562a 1808648i bk14: 49946a 1995571i bk15: 51862a 1807187i 
bw_dist = 0.257	0.147	0.082	0.512	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6241
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=2071790 n_act=539763 n_pre=539750 n_req=542765 n_req_1=291672 n_req_2=150743 n_req_3=100350 n_rd=883288 n_write=498932 bw_util=0.471 bw_util_1=0.2573 bw_util_2=0.133 bw_util_3=0.0807 blp=9.552348 blp_1= 4.255451 blp_2= 2.596057 blp_3= 1.923285
 n_activity=4472816 dram_eff=0.4774 dram_eff_1=0.2608 dram_eff_2=0.1348 dram_eff_3=0.0818
bk0: 58558a 1806874i bk1: 61354a 1583280i bk2: 57260a 1854467i bk3: 60322a 1617516i bk4: 57964a 1670071i bk5: 57970a 1626685i bk6: 58760a 1509400i bk7: 57360a 1532941i bk8: 53324a 2173238i bk9: 52704a 2174628i bk10: 53086a 2087099i bk11: 53190a 2031440i bk12: 49332a 2221736i bk13: 50692a 2092619i bk14: 50696a 2032134i bk15: 50716a 1979625i 
bw_dist = 0.257	0.133	0.081	0.516	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6821
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=1954522 n_act=568085 n_pre=568073 n_req=558651 n_req_1=291676 n_req_2=165337 n_req_3=101638 n_rd=914766 n_write=528077 bw_util=0.485 bw_util_1=0.2573 bw_util_2=0.1459 bw_util_3=0.08177 blp=10.091621 blp_1= 4.202745 blp_2= 2.693413 blp_3= 1.961862
 n_activity=4523901 dram_eff=0.486 dram_eff_1=0.2579 dram_eff_2=0.1462 dram_eff_3=0.08195
bk0: 62034a 1527988i bk1: 61306a 1497292i bk2: 62494a 1501106i bk3: 59446a 1602753i bk4: 60864a 1396683i bk5: 58112a 1520789i bk6: 65240a 1015437i bk7: 59408a 1334505i bk8: 55370a 2015118i bk9: 52150a 2146236i bk10: 55848a 1851540i bk11: 54954a 1855449i bk12: 53474a 1888458i bk13: 50586a 2027088i bk14: 53972a 1749692i bk15: 49508a 1986788i 
bw_dist = 0.257	0.146	0.082	0.513	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3627
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=2061169 n_act=541954 n_pre=541941 n_req=544566 n_req_1=291676 n_req_2=152033 n_req_3=100857 n_rd=886843 n_write=501616 bw_util=0.4726 bw_util_1=0.2574 bw_util_2=0.1341 bw_util_3=0.08114 blp=9.595801 blp_1= 4.254654 blp_2= 2.598032 blp_3= 1.935187
 n_activity=4478680 dram_eff=0.4784 dram_eff_1=0.2605 dram_eff_2=0.1358 dram_eff_3=0.08213
bk0: 59262a 1747019i bk1: 60136a 1654965i bk2: 58240a 1804482i bk3: 60552a 1603512i bk4: 58856a 1609755i bk5: 58206a 1591831i bk6: 58038a 1561556i bk7: 56161a 1619629i bk8: 54740a 2107739i bk9: 53538a 2120873i bk10: 52078a 2137783i bk11: 53634a 1994504i bk12: 50546a 2133035i bk13: 51370a 2044837i bk14: 51174a 1988253i bk15: 50312a 2014592i 
bw_dist = 0.257	0.134	0.081	0.515	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8368
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=1979252 n_act=561321 n_pre=561313 n_req=555777 n_req_1=291668 n_req_2=162522 n_req_3=101587 n_rd=908848 n_write=522789 bw_util=0.4824 bw_util_1=0.2573 bw_util_2=0.1434 bw_util_3=0.08169 blp=9.936559 blp_1= 4.195406 blp_2= 2.664469 blp_3= 1.935538
 n_activity=4518048 dram_eff=0.4841 dram_eff_1=0.2582 dram_eff_2=0.1439 dram_eff_3=0.08197
bk0: 59876a 1673669i bk1: 62676a 1447788i bk2: 59762a 1661857i bk3: 61850a 1474534i bk4: 57478a 1640709i bk5: 60830a 1382524i bk6: 58104a 1491743i bk7: 61298a 1249389i bk8: 53268a 2170541i bk9: 55406a 1972248i bk10: 52356a 2081161i bk11: 58908a 1648203i bk12: 52220a 1999138i bk13: 52282a 1951025i bk14: 49502a 2069325i bk15: 53032a 1790074i 
bw_dist = 0.257	0.143	0.082	0.514	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9378
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=2086679 n_act=535941 n_pre=535927 n_req=540048 n_req_1=291672 n_req_2=149700 n_req_3=98676 n_rd=879820 n_write=495156 bw_util=0.4691 bw_util_1=0.2573 bw_util_2=0.1321 bw_util_3=0.07965 blp=9.476177 blp_1= 4.262796 blp_2= 2.582397 blp_3= 1.912662
 n_activity=4466169 dram_eff=0.4762 dram_eff_1=0.2612 dram_eff_2=0.1341 dram_eff_3=0.08085
bk0: 59590a 1770990i bk1: 60540a 1641586i bk2: 59844a 1708508i bk3: 57760a 1775063i bk4: 57262a 1725620i bk5: 59096a 1572138i bk6: 56844a 1655095i bk7: 56526a 1620624i bk8: 53374a 2187337i bk9: 53436a 2124670i bk10: 52184a 2149365i bk11: 53162a 2055889i bk12: 49302a 2233128i bk13: 50788a 2100245i bk14: 49150a 2138692i bk15: 50962a 1961876i 
bw_dist = 0.257	0.132	0.080	0.516	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 280635, Miss = 222697, Miss_rate = 0.794, Pending_hits = 1435, Reservation_fails = 114483
L2_cache_bank[1]: Access = 318215, Miss = 236493, Miss_rate = 0.743, Pending_hits = 1982, Reservation_fails = 273518
L2_cache_bank[2]: Access = 277737, Miss = 219508, Miss_rate = 0.790, Pending_hits = 1282, Reservation_fails = 152468
L2_cache_bank[3]: Access = 285473, Miss = 222164, Miss_rate = 0.778, Pending_hits = 1357, Reservation_fails = 173121
L2_cache_bank[4]: Access = 295988, Miss = 234672, Miss_rate = 0.793, Pending_hits = 2021, Reservation_fails = 248425
L2_cache_bank[5]: Access = 285207, Miss = 222755, Miss_rate = 0.781, Pending_hits = 1540, Reservation_fails = 158608
L2_cache_bank[6]: Access = 280181, Miss = 221475, Miss_rate = 0.790, Pending_hits = 1333, Reservation_fails = 158203
L2_cache_bank[7]: Access = 284866, Miss = 221959, Miss_rate = 0.779, Pending_hits = 1439, Reservation_fails = 175730
L2_cache_bank[8]: Access = 279057, Miss = 221291, Miss_rate = 0.793, Pending_hits = 1292, Reservation_fails = 139282
L2_cache_bank[9]: Access = 294525, Miss = 233150, Miss_rate = 0.792, Pending_hits = 2074, Reservation_fails = 268016
L2_cache_bank[10]: Access = 278266, Miss = 218784, Miss_rate = 0.786, Pending_hits = 1188, Reservation_fails = 138477
L2_cache_bank[11]: Access = 279468, Miss = 221144, Miss_rate = 0.791, Pending_hits = 1265, Reservation_fails = 157945
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 280635, Miss = 222697 (0.794), PendingHit = 1435 (0.00511)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318215, Miss = 236493 (0.743), PendingHit = 1982 (0.00623)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 277737, Miss = 219508 (0.79), PendingHit = 1282 (0.00462)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285473, Miss = 222164 (0.778), PendingHit = 1357 (0.00475)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 295988, Miss = 234672 (0.793), PendingHit = 2021 (0.00683)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285207, Miss = 222755 (0.781), PendingHit = 1540 (0.0054)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 280181, Miss = 221475 (0.79), PendingHit = 1333 (0.00476)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 284866, Miss = 221959 (0.779), PendingHit = 1439 (0.00505)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279057, Miss = 221291 (0.793), PendingHit = 1292 (0.00463)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 294525, Miss = 233150 (0.792), PendingHit = 2074 (0.00704)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278266, Miss = 218784 (0.786), PendingHit = 1188 (0.00427)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279468, Miss = 221144 (0.791), PendingHit = 1265 (0.00453)
L2 Cache Total Miss Rate = 0.784
Stream 1: L2 Cache Miss Rate = 0.939
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.784
Stream 1: Accesses  = 1814293
Stream 1: Misses  = 1702997
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 3439618
Stream 3: Misses  = 2696092
Stream 1+2: Accesses  = 1814293
Stream 1+2: Misses  = 1702997
Stream 1+2+3: Accesses  = 5253911
Stream 1+2+3: Misses  = 4399089
Total Accesses  = 3439618
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	77.958
CORE_L2MPKI_21	82.310
CORE_L2MPKI_22	71.431
CORE_L2MPKI_23	81.390
CORE_L2MPKI_24	79.257
CORE_L2MPKI_25	77.236
CORE_L2MPKI_26	83.109
CORE_L2MPKI_27	83.690
CORE_L2MPKI_28	79.256
CORE_L2MPKI_29	82.844
CORE_L2MPKI_30	82.968
CORE_L2MPKI_31	80.363
CORE_L2MPKI_32	82.604
CORE_L2MPKI_33	84.534
CORE_L2MPKI_34	82.123
CORE_L2MPKI_35	84.737
CORE_L2MPKI_36	83.198
CORE_L2MPKI_37	80.423
CORE_L2MPKI_38	79.927
CORE_L2MPKI_39	81.432
CORE_L2MPKI_40	31.225
CORE_L2MPKI_41	30.724
CORE_L2MPKI_42	31.714
CORE_L2MPKI_43	37.557
CORE_L2MPKI_44	30.216
CORE_L2MPKI_45	30.783
CORE_L2MPKI_46	31.052
CORE_L2MPKI_47	30.852
CORE_L2MPKI_48	31.400
CORE_L2MPKI_49	29.890
CORE_L2MPKI_50	34.414
CORE_L2MPKI_51	30.378
CORE_L2MPKI_52	36.926
CORE_L2MPKI_53	31.236
CORE_L2MPKI_54	30.867
CORE_L2MPKI_55	30.370
CORE_L2MPKI_56	31.397
CORE_L2MPKI_57	30.829
CORE_L2MPKI_58	31.094
CORE_L2MPKI_59	31.734
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 81.040
Avg_MPKI_Stream3= 31.733
MISSES-CORES
CORE_MISSES_0	63810
CORE_MISSES_1	60525
CORE_MISSES_2	63782
CORE_MISSES_3	62542
CORE_MISSES_4	64385
CORE_MISSES_5	63083
CORE_MISSES_6	63802
CORE_MISSES_7	63780
CORE_MISSES_8	61860
CORE_MISSES_9	63821
CORE_MISSES_10	63201
CORE_MISSES_11	59941
CORE_MISSES_12	59280
CORE_MISSES_13	62522
CORE_MISSES_14	63140
CORE_MISSES_15	59240
CORE_MISSES_16	63180
CORE_MISSES_17	62421
CORE_MISSES_18	61901
CORE_MISSES_19	63820
CORE_MISSES_20	41334
CORE_MISSES_21	46644
CORE_MISSES_22	34385
CORE_MISSES_23	47433
CORE_MISSES_24	41442
CORE_MISSES_25	42748
CORE_MISSES_26	51272
CORE_MISSES_27	54400
CORE_MISSES_28	42910
CORE_MISSES_29	50393
CORE_MISSES_30	50203
CORE_MISSES_31	44890
CORE_MISSES_32	53752
CORE_MISSES_33	52917
CORE_MISSES_34	47847
CORE_MISSES_35	52187
CORE_MISSES_36	53465
CORE_MISSES_37	49206
CORE_MISSES_38	45657
CORE_MISSES_39	44476
CORE_MISSES_40	24122
CORE_MISSES_41	23248
CORE_MISSES_42	24611
CORE_MISSES_43	32069
CORE_MISSES_44	24088
CORE_MISSES_45	24006
CORE_MISSES_46	23793
CORE_MISSES_47	24316
CORE_MISSES_48	24030
CORE_MISSES_49	23377
CORE_MISSES_50	27464
CORE_MISSES_51	24070
CORE_MISSES_52	31875
CORE_MISSES_53	24907
CORE_MISSES_54	23779
CORE_MISSES_55	23519
CORE_MISSES_56	23913
CORE_MISSES_57	24036
CORE_MISSES_58	23385
CORE_MISSES_59	23887
L2_MISSES = 2696092
L2_total_cache_accesses = 3439618
L2_total_cache_misses = 2696092
L2_total_cache_miss_rate = 0.7838
L2_total_cache_pending_hits = 18208
L2_total_cache_reservation_fails = 2158276
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 589702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2095066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1693059
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 600919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 453379
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 174
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 106
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11738
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10757549
icnt_total_pkts_simt_to_mem=6859166
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     228.0186
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.5654
gpu_tot_sim_cycle_stream_1 = 3434487
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 3434487
gpu_sim_insn_1 = 783127040
gpu_sim_insn_2 = 11664800
gpu_sim_insn_3 = 15679735
gpu_sim_cycle = 3434488
gpu_sim_insn = 810471575
gpu_ipc =     235.9803
gpu_tot_sim_cycle = 3434488
gpu_tot_sim_insn = 810471575
gpu_tot_ipc =     235.9803
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13229449
gpu_stall_icnt2sh    = 821887
gpu_total_sim_rate=131591

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13426107
	L1I_total_cache_misses = 19200
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 100178
L1D_cache:
	L1D_cache_core[0]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3063043
	L1D_cache_core[1]: Access = 60520, Miss = 60520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3091776
	L1D_cache_core[2]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3014443
	L1D_cache_core[3]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3078243
	L1D_cache_core[4]: Access = 64380, Miss = 64380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3037814
	L1D_cache_core[5]: Access = 63080, Miss = 63080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3032530
	L1D_cache_core[6]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023641
	L1D_cache_core[7]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3057828
	L1D_cache_core[8]: Access = 61860, Miss = 61860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3038883
	L1D_cache_core[9]: Access = 63820, Miss = 63820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3032379
	L1D_cache_core[10]: Access = 63200, Miss = 63200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023493
	L1D_cache_core[11]: Access = 59940, Miss = 59940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2998181
	L1D_cache_core[12]: Access = 59280, Miss = 59280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3064931
	L1D_cache_core[13]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3082367
	L1D_cache_core[14]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3046412
	L1D_cache_core[15]: Access = 59240, Miss = 59240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3062764
	L1D_cache_core[16]: Access = 63180, Miss = 63180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3035077
	L1D_cache_core[17]: Access = 62420, Miss = 62420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3021669
	L1D_cache_core[18]: Access = 61900, Miss = 61900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3008973
	L1D_cache_core[19]: Access = 63820, Miss = 63820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2961371
	L1D_cache_core[20]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 64834, Miss = 50305, Miss_rate = 0.776, Pending_hits = 3719, Reservation_fails = 2593997
	L1D_cache_core[41]: Access = 61933, Miss = 48004, Miss_rate = 0.775, Pending_hits = 3656, Reservation_fails = 2483259
	L1D_cache_core[42]: Access = 65287, Miss = 50413, Miss_rate = 0.772, Pending_hits = 3770, Reservation_fails = 2637079
	L1D_cache_core[43]: Access = 76908, Miss = 60210, Miss_rate = 0.783, Pending_hits = 4253, Reservation_fails = 3042036
	L1D_cache_core[44]: Access = 64270, Miss = 49757, Miss_rate = 0.774, Pending_hits = 3648, Reservation_fails = 2601765
	L1D_cache_core[45]: Access = 63573, Miss = 49202, Miss_rate = 0.774, Pending_hits = 3616, Reservation_fails = 2536134
	L1D_cache_core[46]: Access = 63663, Miss = 49258, Miss_rate = 0.774, Pending_hits = 3735, Reservation_fails = 2580928
	L1D_cache_core[47]: Access = 65120, Miss = 50362, Miss_rate = 0.773, Pending_hits = 3776, Reservation_fails = 2612648
	L1D_cache_core[48]: Access = 64363, Miss = 49747, Miss_rate = 0.773, Pending_hits = 3628, Reservation_fails = 2649445
	L1D_cache_core[49]: Access = 62964, Miss = 48841, Miss_rate = 0.776, Pending_hits = 3664, Reservation_fails = 2576955
	L1D_cache_core[50]: Access = 69337, Miss = 54628, Miss_rate = 0.788, Pending_hits = 3942, Reservation_fails = 2803849
	L1D_cache_core[51]: Access = 66274, Miss = 50802, Miss_rate = 0.767, Pending_hits = 3768, Reservation_fails = 2649021
	L1D_cache_core[52]: Access = 76141, Miss = 59769, Miss_rate = 0.785, Pending_hits = 4435, Reservation_fails = 3016189
	L1D_cache_core[53]: Access = 68508, Miss = 52630, Miss_rate = 0.768, Pending_hits = 3821, Reservation_fails = 2687916
	L1D_cache_core[54]: Access = 63139, Miss = 49474, Miss_rate = 0.784, Pending_hits = 3731, Reservation_fails = 2523259
	L1D_cache_core[55]: Access = 63730, Miss = 49462, Miss_rate = 0.776, Pending_hits = 3507, Reservation_fails = 2640188
	L1D_cache_core[56]: Access = 64080, Miss = 49395, Miss_rate = 0.771, Pending_hits = 3625, Reservation_fails = 2574420
	L1D_cache_core[57]: Access = 64486, Miss = 49879, Miss_rate = 0.773, Pending_hits = 3712, Reservation_fails = 2557413
	L1D_cache_core[58]: Access = 62768, Miss = 48725, Miss_rate = 0.776, Pending_hits = 3513, Reservation_fails = 2619144
	L1D_cache_core[59]: Access = 63256, Miss = 49524, Miss_rate = 0.783, Pending_hits = 3561, Reservation_fails = 2576213
	L1D_total_cache_accesses = 2566158
	L1D_total_cache_misses = 2271911
	L1D_total_cache_miss_rate = 0.8853
	L1D_total_cache_pending_hits = 75080
	L1D_total_cache_reservation_fails = 113750823
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 194517
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0082
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1534157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 92560626
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192917
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 737754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21190197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13406907
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19200
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 100178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
82965, 82965, 82965, 82965, 79733, 79733, 79733, 79733, 76501, 76501, 76501, 76501, 73269, 73269, 73269, 73269, 
gpgpu_n_tot_thrd_icount = 844660192
gpgpu_n_tot_w_icount = 26395631
gpgpu_n_stall_shd_mem = 183347340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2697847
gpgpu_n_mem_write_global = 741117
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 27170992
gpgpu_n_store_insn = 16385621
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3544680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 183340043
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291858413	W0_Idle:63722834	W0_Scoreboard:30161334	W1:255314	W2:184924	W3:193870	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:25109783
Warp Occupancy Distribution:
Stall:147085645	W0_Idle:13632954	W0_Scoreboard:20685276	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24665405
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.064046
warp_utilization1: 0.119695
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12273072 {8:1534134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77653064 {40:241007,72:34,136:500076,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 46991464 {40:1157095,72:3006,136:3612,}
traffic_breakdown_coretomem[INST_ACC_R] = 9664 {8:1208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208627808 {136:1534028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5927032 {8:740879,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 46972304 {40:1156616,72:3006,136:3612,}
traffic_breakdown_memtocore[INST_ACC_R] = 164288 {136:1208,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 6961 
averagemflatency = 1250 
averagemflatency_1 = 1201 
averagemflatency_3 = 1305 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 70 
max_icnt2mem_latency = 6042 
max_icnt2sh_latency = 3434487 
mrq_lat_table:1240064 	40664 	70424 	143893 	396497 	672990 	874295 	669900 	175281 	4374 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59425 	246988 	1109809 	1649370 	368639 	3969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26399 	55724 	214143 	227951 	225798 	529485 	1142742 	888255 	128043 	1357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2026378 	625090 	44610 	1243 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	241479 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	39 	445 	6383 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        14        22        30        32        12        38        14        12        22        32        32        24        32 
dram[1]:        15        15        12        14        22        16        30        15        34        32        22        20        32        32        28        24 
dram[2]:        24        32         9        18        16        20        28        20        24        40        30        11        32        32        28        24 
dram[3]:        24        21        12        12        30        14        28        14        44        18        32        14        32        32        30        35 
dram[4]:        22        30        10        18        36        20        16        28        44        28        16        22        32        32        32        32 
dram[5]:        20        26        14        10        30        28        22        28        17        40        12        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399       984 
dram[1]:       976      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:       960      1451      1372      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1221      1126      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1268      1109      1171      1356      1388 
dram[4]:      1112      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1245 
dram[5]:      1217      1184      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.335091  1.321358  1.299703  1.268822  1.324799  1.305915  1.318473  1.289494  1.255309  1.220416  1.249902  1.222533  1.265118  1.235196  1.280561  1.248144 
dram[1]:  1.337632  1.328401  1.294403  1.301756  1.337055  1.334624  1.326145  1.319809  1.256270  1.263676  1.258044  1.260875  1.275914  1.270457  1.277660  1.283921 
dram[2]:  1.325861  1.328176  1.285515  1.300831  1.310979  1.324470  1.322749  1.314162  1.234480  1.255870  1.236858  1.250692  1.250060  1.265200  1.258483  1.282338 
dram[3]:  1.343119  1.330380  1.307922  1.295532  1.333849  1.329103  1.330348  1.328959  1.255732  1.259665  1.264533  1.257687  1.268469  1.267150  1.284119  1.280979 
dram[4]:  1.332885  1.331734  1.291633  1.298108  1.328193  1.326270  1.326502  1.316273  1.258597  1.245969  1.258039  1.245493  1.262133  1.260968  1.286288  1.272409 
dram[5]:  1.328842  1.344064  1.292985  1.304053  1.322021  1.340777  1.332023  1.323684  1.255781  1.261705  1.262696  1.264949  1.274034  1.273314  1.286879  1.285595 
average row locality = 4288390/3321147 = 1.291238
average row locality_1 = 3210596/2524385 = 1.271833
average row locality_2 = 1077794/796762 = 1.352718
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     30525     34749     29371     31020     29638     30423     29489     30342     26610     28841     26481     28393     25595     26781     24974     25932 
dram[1]:     29280     30679     28631     30162     28984     28985     29381     28680     26666     26352     26545     26595     24666     25347     25348     25359 
dram[2]:     31018     30654     31248     29723     30432     29058     32620     29704     27687     26075     27924     27478     26738     25293     26989     24759 
dram[3]:     29632     30068     29120     30276     29428     29103     29019     28081     27371     26769     26039     26817     25273     25688     25590     25156 
dram[4]:     29942     31341     29882     30925     28741     30415     29052     30649     26634     27703     26178     29456     26110     26142     24751     26516 
dram[5]:     29796     30270     29922     28881     28632     29548     28422     28264     26687     26718     26092     26581     24652     25395     24575     25481 
total reads: 2696007
bank skew: 34749/24575 = 1.41
chip skew: 459164/439916 = 1.04
number of total write accesses:
dram[0]:     20130     23844     17070     18308     18175     18921     18100     18682     15006     17093     14847     16705     14116     15313     13933     14752 
dram[1]:     18750     19871     16211     18016     17596     17549     17969     17285     14964     14605     14787     15116     13221     13825     14262     14336 
dram[2]:     20558     19903     18531     17263     18752     17567     21204     18142     15824     14413     16238     15907     15179     13932     15815     13773 
dram[3]:     19186     19188     16894     17910     17989     17611     17627     16685     15567     14936     14464     15147     13773     14138     14534     14065 
dram[4]:     19576     20561     17477     18529     17345     18841     17682     19064     14873     15952     14668     17663     14590     14673     13664     15247 
dram[5]:     18927     19416     17559     16741     17026     18067     16972     16777     14967     15105     14462     14946     13105     13860     13469     14584 
total reads: 1592461
bank skew: 23844/13105 = 1.82
chip skew: 274995/255983 = 1.07
average mf latency per bank:
dram[0]:       1394      2121      1312      1624       894      1118       903      1282       830      1058       846      1067       846      1062       857      1083
dram[1]:       1326      1352      1222      1163       818       804       817       805       751       749       763       746       767       756       775       770
dram[2]:       1558      1484      1422      1317      1012       915      1068       906       932       858       945       870       948       865       961       878
dram[3]:       1337      1402      1225      1220       830       835       844       834       768       766       788       785       786       794       796       800
dram[4]:       1343      1489      1230      1233       853       926       865       920       797       856       803       892       810       858       819       885
dram[5]:       1365      1355      1196      1106       816       812       825       810       755       740       765       751       776       755       792       766
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      4937      5667      5175      6403      5476      5447      4945      5855      4584      5303      4942      6674
dram[1]:       5881      5961      5353      5412      5124      4980      5371      4773      5182      4860      4600      5160      4778      4890      5495      5300
dram[2]:       5630      5740      5805      6272      5854      5132      5868      5328      5581      5220      6088      5790      4887      5159      5542      5801
dram[3]:       5366      6431      5607      5391      4972      4913      5732      5086      5633      4730      5404      5294      4743      4482      4791      5114
dram[4]:       5432      5954      5520      6078      5248      5419      5901      6340      5205      4874      4851      5695      5253      4859      4785      4965
dram[5]:       5269      6136      5245      4942      4897      4716      5697      5424      5305      5085      5105      5083      5484      4952      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=1935126 n_act=574057 n_pre=574044 n_req=560476 n_req_1=291672 n_req_2=167154 n_req_3=101650 n_rd=918304 n_write=531992 bw_util=0.4866 bw_util_1=0.2573 bw_util_2=0.1475 bw_util_3=0.08176 blp=10.210202 blp_1= 4.201052 blp_2= 2.705294 blp_3= 1.999563
 n_activity=4529146 dram_eff=0.487 dram_eff_1=0.2576 dram_eff_2=0.1476 dram_eff_3=0.08184
bk0: 61044a 1569703i bk1: 69498a 1000657i bk2: 58740a 1652343i bk3: 62040a 1416538i bk4: 59274a 1482950i bk5: 60846a 1301191i bk6: 58972a 1381617i bk7: 60684a 1209424i bk8: 53220a 2137820i bk9: 57682a 1777977i bk10: 52962a 2025633i bk11: 56786a 1701603i bk12: 51186a 2037794i bk13: 53562a 1808648i bk14: 49946a 1995571i bk15: 51862a 1807187i 
bw_dist = 0.257	0.147	0.082	0.512	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6241
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=2071790 n_act=539763 n_pre=539750 n_req=542765 n_req_1=291672 n_req_2=150743 n_req_3=100350 n_rd=883288 n_write=498932 bw_util=0.471 bw_util_1=0.2573 bw_util_2=0.133 bw_util_3=0.0807 blp=9.552348 blp_1= 4.255451 blp_2= 2.596057 blp_3= 1.923285
 n_activity=4472816 dram_eff=0.4774 dram_eff_1=0.2608 dram_eff_2=0.1348 dram_eff_3=0.0818
bk0: 58558a 1806874i bk1: 61354a 1583280i bk2: 57260a 1854467i bk3: 60322a 1617516i bk4: 57964a 1670071i bk5: 57970a 1626685i bk6: 58760a 1509400i bk7: 57360a 1532941i bk8: 53324a 2173238i bk9: 52704a 2174628i bk10: 53086a 2087099i bk11: 53190a 2031440i bk12: 49332a 2221736i bk13: 50692a 2092619i bk14: 50696a 2032134i bk15: 50716a 1979625i 
bw_dist = 0.257	0.133	0.081	0.516	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6821
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=1954522 n_act=568085 n_pre=568073 n_req=558651 n_req_1=291676 n_req_2=165337 n_req_3=101638 n_rd=914766 n_write=528077 bw_util=0.485 bw_util_1=0.2573 bw_util_2=0.1459 bw_util_3=0.08177 blp=10.091621 blp_1= 4.202745 blp_2= 2.693413 blp_3= 1.961862
 n_activity=4523901 dram_eff=0.486 dram_eff_1=0.2579 dram_eff_2=0.1462 dram_eff_3=0.08195
bk0: 62034a 1527988i bk1: 61306a 1497292i bk2: 62494a 1501106i bk3: 59446a 1602753i bk4: 60864a 1396683i bk5: 58112a 1520789i bk6: 65240a 1015437i bk7: 59408a 1334505i bk8: 55370a 2015118i bk9: 52150a 2146236i bk10: 55848a 1851540i bk11: 54954a 1855449i bk12: 53474a 1888458i bk13: 50586a 2027088i bk14: 53972a 1749692i bk15: 49508a 1986788i 
bw_dist = 0.257	0.146	0.082	0.513	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3627
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=2061169 n_act=541954 n_pre=541941 n_req=544566 n_req_1=291676 n_req_2=152033 n_req_3=100857 n_rd=886843 n_write=501616 bw_util=0.4726 bw_util_1=0.2574 bw_util_2=0.1341 bw_util_3=0.08114 blp=9.595801 blp_1= 4.254654 blp_2= 2.598032 blp_3= 1.935187
 n_activity=4478680 dram_eff=0.4784 dram_eff_1=0.2605 dram_eff_2=0.1358 dram_eff_3=0.08213
bk0: 59262a 1747019i bk1: 60136a 1654965i bk2: 58240a 1804482i bk3: 60552a 1603512i bk4: 58856a 1609755i bk5: 58206a 1591831i bk6: 58038a 1561556i bk7: 56161a 1619629i bk8: 54740a 2107739i bk9: 53538a 2120873i bk10: 52078a 2137783i bk11: 53634a 1994504i bk12: 50546a 2133035i bk13: 51370a 2044837i bk14: 51174a 1988253i bk15: 50312a 2014592i 
bw_dist = 0.257	0.134	0.081	0.515	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8368
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=1979252 n_act=561321 n_pre=561313 n_req=555777 n_req_1=291668 n_req_2=162522 n_req_3=101587 n_rd=908848 n_write=522789 bw_util=0.4824 bw_util_1=0.2573 bw_util_2=0.1434 bw_util_3=0.08169 blp=9.936559 blp_1= 4.195406 blp_2= 2.664469 blp_3= 1.935538
 n_activity=4518048 dram_eff=0.4841 dram_eff_1=0.2582 dram_eff_2=0.1439 dram_eff_3=0.08197
bk0: 59876a 1673669i bk1: 62676a 1447788i bk2: 59762a 1661857i bk3: 61850a 1474534i bk4: 57478a 1640709i bk5: 60830a 1382524i bk6: 58104a 1491743i bk7: 61298a 1249389i bk8: 53268a 2170541i bk9: 55406a 1972248i bk10: 52356a 2081161i bk11: 58908a 1648203i bk12: 52220a 1999138i bk13: 52282a 1951025i bk14: 49502a 2069325i bk15: 53032a 1790074i 
bw_dist = 0.257	0.143	0.082	0.514	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9378
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4533523 n_nop=2086679 n_act=535941 n_pre=535927 n_req=540048 n_req_1=291672 n_req_2=149700 n_req_3=98676 n_rd=879820 n_write=495156 bw_util=0.4691 bw_util_1=0.2573 bw_util_2=0.1321 bw_util_3=0.07965 blp=9.476177 blp_1= 4.262796 blp_2= 2.582397 blp_3= 1.912662
 n_activity=4466169 dram_eff=0.4762 dram_eff_1=0.2612 dram_eff_2=0.1341 dram_eff_3=0.08085
bk0: 59590a 1770990i bk1: 60540a 1641586i bk2: 59844a 1708508i bk3: 57760a 1775063i bk4: 57262a 1725620i bk5: 59096a 1572138i bk6: 56844a 1655095i bk7: 56526a 1620624i bk8: 53374a 2187337i bk9: 53436a 2124670i bk10: 52184a 2149365i bk11: 53162a 2055889i bk12: 49302a 2233128i bk13: 50788a 2100245i bk14: 49150a 2138692i bk15: 50962a 1961876i 
bw_dist = 0.257	0.132	0.080	0.516	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 280635, Miss = 222697, Miss_rate = 0.794, Pending_hits = 1435, Reservation_fails = 114483
L2_cache_bank[1]: Access = 318215, Miss = 236493, Miss_rate = 0.743, Pending_hits = 1982, Reservation_fails = 273518
L2_cache_bank[2]: Access = 277737, Miss = 219508, Miss_rate = 0.790, Pending_hits = 1282, Reservation_fails = 152468
L2_cache_bank[3]: Access = 285473, Miss = 222164, Miss_rate = 0.778, Pending_hits = 1357, Reservation_fails = 173121
L2_cache_bank[4]: Access = 295988, Miss = 234672, Miss_rate = 0.793, Pending_hits = 2021, Reservation_fails = 248425
L2_cache_bank[5]: Access = 285207, Miss = 222755, Miss_rate = 0.781, Pending_hits = 1540, Reservation_fails = 158608
L2_cache_bank[6]: Access = 280181, Miss = 221475, Miss_rate = 0.790, Pending_hits = 1333, Reservation_fails = 158203
L2_cache_bank[7]: Access = 284866, Miss = 221959, Miss_rate = 0.779, Pending_hits = 1439, Reservation_fails = 175730
L2_cache_bank[8]: Access = 279057, Miss = 221291, Miss_rate = 0.793, Pending_hits = 1292, Reservation_fails = 139282
L2_cache_bank[9]: Access = 294525, Miss = 233150, Miss_rate = 0.792, Pending_hits = 2074, Reservation_fails = 268016
L2_cache_bank[10]: Access = 278266, Miss = 218784, Miss_rate = 0.786, Pending_hits = 1188, Reservation_fails = 138477
L2_cache_bank[11]: Access = 279468, Miss = 221144, Miss_rate = 0.791, Pending_hits = 1265, Reservation_fails = 157945
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 280635, Miss = 222697 (0.794), PendingHit = 1435 (0.00511)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318215, Miss = 236493 (0.743), PendingHit = 1982 (0.00623)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 277737, Miss = 219508 (0.79), PendingHit = 1282 (0.00462)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285473, Miss = 222164 (0.778), PendingHit = 1357 (0.00475)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 295988, Miss = 234672 (0.793), PendingHit = 2021 (0.00683)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285207, Miss = 222755 (0.781), PendingHit = 1540 (0.0054)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 280181, Miss = 221475 (0.79), PendingHit = 1333 (0.00476)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 284866, Miss = 221959 (0.779), PendingHit = 1439 (0.00505)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279057, Miss = 221291 (0.793), PendingHit = 1292 (0.00463)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 294525, Miss = 233150 (0.792), PendingHit = 2074 (0.00704)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278266, Miss = 218784 (0.786), PendingHit = 1188 (0.00427)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279468, Miss = 221144 (0.791), PendingHit = 1265 (0.00453)
L2 Cache Total Miss Rate = 0.784
Stream 1: L2 Cache Miss Rate = 0.939
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.784
Stream 1: Accesses  = 1814293
Stream 1: Misses  = 1702997
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 3439618
Stream 3: Misses  = 2696092
Stream 1+2: Accesses  = 1814293
Stream 1+2: Misses  = 1702997
Stream 1+2+3: Accesses  = 5253911
Stream 1+2+3: Misses  = 4399089
Total Accesses  = 3439618
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	77.958
CORE_L2MPKI_21	82.310
CORE_L2MPKI_22	71.431
CORE_L2MPKI_23	81.390
CORE_L2MPKI_24	79.257
CORE_L2MPKI_25	77.236
CORE_L2MPKI_26	83.109
CORE_L2MPKI_27	83.690
CORE_L2MPKI_28	79.256
CORE_L2MPKI_29	82.844
CORE_L2MPKI_30	82.968
CORE_L2MPKI_31	80.363
CORE_L2MPKI_32	82.604
CORE_L2MPKI_33	84.534
CORE_L2MPKI_34	82.123
CORE_L2MPKI_35	84.737
CORE_L2MPKI_36	83.198
CORE_L2MPKI_37	80.423
CORE_L2MPKI_38	79.927
CORE_L2MPKI_39	81.432
CORE_L2MPKI_40	31.225
CORE_L2MPKI_41	30.724
CORE_L2MPKI_42	31.714
CORE_L2MPKI_43	37.557
CORE_L2MPKI_44	30.216
CORE_L2MPKI_45	30.783
CORE_L2MPKI_46	31.052
CORE_L2MPKI_47	30.852
CORE_L2MPKI_48	31.400
CORE_L2MPKI_49	29.890
CORE_L2MPKI_50	34.414
CORE_L2MPKI_51	30.378
CORE_L2MPKI_52	36.926
CORE_L2MPKI_53	31.236
CORE_L2MPKI_54	30.867
CORE_L2MPKI_55	30.370
CORE_L2MPKI_56	31.397
CORE_L2MPKI_57	30.829
CORE_L2MPKI_58	31.094
CORE_L2MPKI_59	31.734
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 81.040
Avg_MPKI_Stream3= 31.733
MISSES-CORES
CORE_MISSES_0	63810
CORE_MISSES_1	60525
CORE_MISSES_2	63782
CORE_MISSES_3	62542
CORE_MISSES_4	64385
CORE_MISSES_5	63083
CORE_MISSES_6	63802
CORE_MISSES_7	63780
CORE_MISSES_8	61860
CORE_MISSES_9	63821
CORE_MISSES_10	63201
CORE_MISSES_11	59941
CORE_MISSES_12	59280
CORE_MISSES_13	62522
CORE_MISSES_14	63140
CORE_MISSES_15	59240
CORE_MISSES_16	63180
CORE_MISSES_17	62421
CORE_MISSES_18	61901
CORE_MISSES_19	63820
CORE_MISSES_20	41334
CORE_MISSES_21	46644
CORE_MISSES_22	34385
CORE_MISSES_23	47433
CORE_MISSES_24	41442
CORE_MISSES_25	42748
CORE_MISSES_26	51272
CORE_MISSES_27	54400
CORE_MISSES_28	42910
CORE_MISSES_29	50393
CORE_MISSES_30	50203
CORE_MISSES_31	44890
CORE_MISSES_32	53752
CORE_MISSES_33	52917
CORE_MISSES_34	47847
CORE_MISSES_35	52187
CORE_MISSES_36	53465
CORE_MISSES_37	49206
CORE_MISSES_38	45657
CORE_MISSES_39	44476
CORE_MISSES_40	24122
CORE_MISSES_41	23248
CORE_MISSES_42	24611
CORE_MISSES_43	32069
CORE_MISSES_44	24088
CORE_MISSES_45	24006
CORE_MISSES_46	23793
CORE_MISSES_47	24316
CORE_MISSES_48	24030
CORE_MISSES_49	23377
CORE_MISSES_50	27464
CORE_MISSES_51	24070
CORE_MISSES_52	31875
CORE_MISSES_53	24907
CORE_MISSES_54	23779
CORE_MISSES_55	23519
CORE_MISSES_56	23913
CORE_MISSES_57	24036
CORE_MISSES_58	23385
CORE_MISSES_59	23887
L2_MISSES = 2696092
L2_total_cache_accesses = 3439618
L2_total_cache_misses = 2696092
L2_total_cache_miss_rate = 0.7838
L2_total_cache_pending_hits = 18208
L2_total_cache_reservation_fails = 2158276
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 589702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2095066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1693059
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 600919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 453379
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 174
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 106
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11738
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10757549
icnt_total_pkts_simt_to_mem=6859166
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     223.6959
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.5066
gpu_tot_sim_cycle_stream_1 = 4376069
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 4376069
gpu_sim_insn_1 = 978908800
gpu_sim_insn_2 = 14749376
gpu_sim_insn_3 = 19721353
gpu_sim_cycle = 4376070
gpu_sim_insn = 1013379529
gpu_ipc =     231.5730
gpu_tot_sim_cycle = 4376070
gpu_tot_sim_insn = 1013379529
gpu_tot_ipc =     231.5730
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17077554
gpu_stall_icnt2sh    = 913523
gpu_total_sim_rate=132780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16890202
	L1I_total_cache_misses = 22052
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 100178
L1D_cache:
	L1D_cache_core[0]: Access = 78760, Miss = 78760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3899459
	L1D_cache_core[1]: Access = 76160, Miss = 76160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3945421
	L1D_cache_core[2]: Access = 79400, Miss = 79400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3842276
	L1D_cache_core[3]: Access = 78140, Miss = 78140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3910415
	L1D_cache_core[4]: Access = 79360, Miss = 79360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3886924
	L1D_cache_core[5]: Access = 79360, Miss = 79360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3882870
	L1D_cache_core[6]: Access = 80060, Miss = 80060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3870586
	L1D_cache_core[7]: Access = 79420, Miss = 79420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3893090
	L1D_cache_core[8]: Access = 77480, Miss = 77480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3893411
	L1D_cache_core[9]: Access = 80100, Miss = 80100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3870658
	L1D_cache_core[10]: Access = 78820, Miss = 78820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3887252
	L1D_cache_core[11]: Access = 75560, Miss = 75560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3869679
	L1D_cache_core[12]: Access = 74900, Miss = 74900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3883912
	L1D_cache_core[13]: Access = 76840, Miss = 76840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3920383
	L1D_cache_core[14]: Access = 78120, Miss = 78120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3905754
	L1D_cache_core[15]: Access = 75520, Miss = 75520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3907427
	L1D_cache_core[16]: Access = 78840, Miss = 78840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3842327
	L1D_cache_core[17]: Access = 79360, Miss = 79360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3841274
	L1D_cache_core[18]: Access = 77520, Miss = 77520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3846691
	L1D_cache_core[19]: Access = 78780, Miss = 78780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3807685
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 83781, Miss = 64349, Miss_rate = 0.768, Pending_hits = 4754, Reservation_fails = 3401835
	L1D_cache_core[41]: Access = 79111, Miss = 60627, Miss_rate = 0.766, Pending_hits = 4660, Reservation_fails = 3250337
	L1D_cache_core[42]: Access = 82395, Miss = 63286, Miss_rate = 0.768, Pending_hits = 4710, Reservation_fails = 3369805
	L1D_cache_core[43]: Access = 96432, Miss = 75006, Miss_rate = 0.778, Pending_hits = 5328, Reservation_fails = 3845095
	L1D_cache_core[44]: Access = 85457, Miss = 65185, Miss_rate = 0.763, Pending_hits = 4788, Reservation_fails = 3439690
	L1D_cache_core[45]: Access = 81450, Miss = 62590, Miss_rate = 0.768, Pending_hits = 4598, Reservation_fails = 3311934
	L1D_cache_core[46]: Access = 82689, Miss = 63082, Miss_rate = 0.763, Pending_hits = 4727, Reservation_fails = 3393462
	L1D_cache_core[47]: Access = 83027, Miss = 63744, Miss_rate = 0.768, Pending_hits = 4805, Reservation_fails = 3376128
	L1D_cache_core[48]: Access = 83507, Miss = 63866, Miss_rate = 0.765, Pending_hits = 4713, Reservation_fails = 3419276
	L1D_cache_core[49]: Access = 82140, Miss = 63366, Miss_rate = 0.771, Pending_hits = 4735, Reservation_fails = 3416295
	L1D_cache_core[50]: Access = 87258, Miss = 67991, Miss_rate = 0.779, Pending_hits = 4995, Reservation_fails = 3537529
	L1D_cache_core[51]: Access = 83661, Miss = 63847, Miss_rate = 0.763, Pending_hits = 4704, Reservation_fails = 3380495
	L1D_cache_core[52]: Access = 95425, Miss = 74274, Miss_rate = 0.778, Pending_hits = 5523, Reservation_fails = 3836888
	L1D_cache_core[53]: Access = 89612, Miss = 67843, Miss_rate = 0.757, Pending_hits = 5013, Reservation_fails = 3549340
	L1D_cache_core[54]: Access = 82678, Miss = 64152, Miss_rate = 0.776, Pending_hits = 4789, Reservation_fails = 3360834
	L1D_cache_core[55]: Access = 82084, Miss = 62894, Miss_rate = 0.766, Pending_hits = 4511, Reservation_fails = 3424114
	L1D_cache_core[56]: Access = 83547, Miss = 63876, Miss_rate = 0.765, Pending_hits = 4778, Reservation_fails = 3373420
	L1D_cache_core[57]: Access = 83739, Miss = 63963, Miss_rate = 0.764, Pending_hits = 4767, Reservation_fails = 3330755
	L1D_cache_core[58]: Access = 81929, Miss = 63042, Miss_rate = 0.769, Pending_hits = 4602, Reservation_fails = 3421355
	L1D_cache_core[59]: Access = 82044, Miss = 63347, Miss_rate = 0.772, Pending_hits = 4578, Reservation_fails = 3357852
	L1D_total_cache_accesses = 3256138
	L1D_total_cache_misses = 2864502
	L1D_total_cache_miss_rate = 0.8797
	L1D_total_cache_pending_hits = 96078
	L1D_total_cache_reservation_fails = 146417080
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 265953
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 290585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 95882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1881936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116937540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 264353
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 982566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29479540
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16868150
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22052
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 100178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
102066, 102066, 102066, 102066, 98834, 98834, 98834, 98834, 95602, 95602, 95602, 95602, 89235, 89235, 89235, 89235, 
gpgpu_n_tot_thrd_icount = 1062861760
gpgpu_n_tot_w_icount = 33214430
gpgpu_n_stall_shd_mem = 235063863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3363724
gpgpu_n_mem_write_global = 987690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 33999163
gpgpu_n_store_insn = 20623259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4536025
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 235056566
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:369993054	W0_Idle:83781603	W0_Scoreboard:38139007	W1:352943	W2:292901	W3:302133	W4:253850	W5:186207	W6:101590	W7:58456	W8:23702	W9:9091	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:2000	W17:3330	W18:4501	W19:11160	W20:13220	W21:22985	W22:32339	W23:30446	W24:32912	W25:32151	W26:25831	W27:14611	W28:6375	W29:2416	W30:842	W31:0	W32:31387332
Warp Occupancy Distribution:
Stall:184880771	W0_Idle:20571418	W0_Scoreboard:26276408	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30835603
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.063251
warp_utilization1: 0.117440
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15054752 {8:1881844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99519664 {40:362533,72:47,136:625110,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 59751104 {40:1474792,72:3196,136:3892,}
traffic_breakdown_coretomem[INST_ACC_R] = 11528 {8:1441,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255876520 {136:1881445,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7901056 {8:987632,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 59736264 {40:1474421,72:3196,136:3892,}
traffic_breakdown_memtocore[INST_ACC_R] = 195976 {136:1441,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 7132 
averagemflatency = 1261 
averagemflatency_1 = 1213 
averagemflatency_3 = 1314 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 70 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 4376069 
mrq_lat_table:1580736 	52088 	90270 	184235 	503997 	860603 	1119033 	857621 	223355 	5541 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71417 	301519 	1388602 	2103527 	480089 	5491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30254 	68929 	266597 	284691 	281793 	656737 	1456180 	1139014 	166457 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2578443 	733397 	49787 	1386 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	34955 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	43 	512 	8196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        14        22        30        32        12        38        40        19        22        32        32        24        32 
dram[1]:        15        15        16        20        22        16        30        16        34        32        22        20        32        32        28        24 
dram[2]:        24        32        32        18        16        20        28        20        37        40        30        15        32        32        28        24 
dram[3]:        24        21        26        12        30        14        28        14        44        18        32        18        32        32        30        35 
dram[4]:        22        30        18        36        36        20        16        28        44        28        16        22        32        32        32        32 
dram[5]:        20        26        16        32        30        28        22        28        17        40        13        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:       976      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:      1012      1451      1390      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1221      1126      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1268      1109      1171      1356      1388 
dram[4]:      1222      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.328814  1.316157  1.282217  1.259262  1.303269  1.289361  1.299286  1.276668  1.252994  1.226823  1.262434  1.241590  1.278798  1.257817  1.299168  1.274786 
dram[1]:  1.328778  1.322883  1.281990  1.286819  1.315418  1.311246  1.307217  1.301750  1.253888  1.262111  1.268641  1.273490  1.293169  1.288880  1.299317  1.302474 
dram[2]:  1.320947  1.321729  1.274563  1.283975  1.293978  1.305910  1.304637  1.295577  1.236778  1.253844  1.252933  1.261493  1.266433  1.283884  1.281506  1.303838 
dram[3]:  1.331362  1.321378  1.288829  1.278495  1.310454  1.305603  1.308127  1.306507  1.251735  1.258761  1.272038  1.268350  1.283039  1.284119  1.301109  1.299767 
dram[4]:  1.325723  1.325429  1.277695  1.285723  1.309352  1.304386  1.306048  1.298932  1.256895  1.248926  1.266421  1.260238  1.278766  1.281896  1.306064  1.292419 
dram[5]:  1.323834  1.332838  1.280773  1.288401  1.302909  1.316632  1.310105  1.304644  1.252754  1.258989  1.275252  1.276159  1.292733  1.289738  1.306121  1.304620 
average row locality = 5477487/4250104 = 1.288789
average row locality_1 = 4094853/3228723 = 1.268258
average row locality_2 = 1382634/1021381 = 1.353691
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38314     42904     36577     38174     36677     37271     36381     37511     33489     36086     34803     36953     33520     35027     32812     33926 
dram[1]:     37022     38533     35801     37236     35667     35804     36377     35534     33615     33565     34819     34762     32528     33394     33019     33029 
dram[2]:     38865     38529     38546     36981     37332     35895     39850     36563     34826     33163     36432     35871     34811     33230     34950     32364 
dram[3]:     37460     37970     36162     37750     36211     35894     35914     34920     34507     33871     34431     35560     33404     33885     33391     33031 
dram[4]:     37559     39408     37019     38108     35302     37440     35930     37646     33595     34963     34298     37944     34092     34023     32513     34428 
dram[5]:     37607     38138     37083     35961     35233     36534     35344     35153     33760     33753     34408     34846     32622     33282     32560     33175 
total reads: 3417426
bank skew: 42904/32364 = 1.33
chip skew: 580425/559459 = 1.04
number of total write accesses:
dram[0]:     25392     29482     21501     22708     22525     23143     22427     23192     19550     21985     20404     22467     19147     20691     19360     20334 
dram[1]:     23846     25222     20554     22336     21701     21763     22419     21592     19512     19479     20222     20510     18154     19008     19491     19664 
dram[2]:     25868     25294     22981     21653     23068     21713     25847     22457     20573     19185     21986     21509     20351     18993     21262     19075 
dram[3]:     24444     24477     21053     22384     22193     21751     21968     20877     20320     19649     19913     20947     18945     19353     19866     19400 
dram[4]:     24685     25986     21815     22852     21372     23227     21924     23409     19495     20865     19996     23296     19620     19791     19023     20726 
dram[5]:     24131     24704     21830     20958     21024     22459     21345     21038     19581     19749     19836     20330     18083     18924     18926     20000 
total reads: 2060136
bank skew: 29482/18083 = 1.63
chip skew: 354308/332918 = 1.06
average mf latency per bank:
dram[0]:       1301      1933      1217      1500       884      1091       888      1222       851      1061      1028      1236       919      1105       890      1087
dram[1]:       1250      1239      1124      1082       802       790       797       789       764       774       933       914       833       809       800       794
dram[2]:       1427      1373      1310      1227       977       906      1025       897       931       887      1091      1044       988       925       960       902
dram[3]:       1251      1322      1152      1168       829       852       840       848       802       831       997      1024       877       900       838       870
dram[4]:       1240      1368      1138      1154       834       904       844       899       807       876       966      1033       865       903       834       895
dram[5]:       1254      1247      1111      1039       804       801       808       801       775       775       933       926       835       814       816       792
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      5109      5667      5175      6408      5476      7025      6893      5855      4878      5871      4942      6674
dram[1]:       5881      5961      5353      5412      5124      4980      5371      5164      5182      5549      5207      5160      5057      5474      5907      5300
dram[2]:       5658      5740      5805      6272      5854      5204      5868      6993      5581      5220      6827      5790      5492      5544      5542      5930
dram[3]:       5366      6431      5607      5504      4972      5832      5732      5405      6023      5660      5404      7132      5870      6857      5238      6911
dram[4]:       5661      5954      5520      6078      5248      5419      5901      6340      5205      5722      6828      5695      5253      6302      5460      5562
dram[5]:       5269      6136      5245      4942      4897      4716      5819      5424      5305      5085      6688      5083      5484      5475      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2469855 n_act=731114 n_pre=731099 n_req=709672 n_req_1=364588 n_req_2=214647 n_req_3=130437 n_rd=1160820 n_write=683524 bw_util=0.4827 bw_util_1=0.2525 bw_util_2=0.1486 bw_util_3=0.08164 blp=10.214348 blp_1= 4.149095 blp_2= 2.729158 blp_3= 1.997470
 n_activity=5768010 dram_eff=0.4834 dram_eff_1=0.2528 dram_eff_2=0.1488 dram_eff_3=0.08176
bk0: 76628a 2051212i bk1: 85808a 1418288i bk2: 73154a 2170450i bk3: 76344a 1931816i bk4: 73352a 1999586i bk5: 74540a 1816443i bk6: 72760a 1873767i bk7: 75022a 1663091i bk8: 66976a 2709614i bk9: 72170a 2294046i bk10: 69604a 2427636i bk11: 73904a 2049871i bk12: 67036a 2458115i bk13: 70048a 2165632i bk14: 65622a 2363877i bk15: 67852a 2140185i 
bw_dist = 0.252	0.149	0.082	0.516	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5616
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2623772 n_act=692517 n_pre=692507 n_req=689561 n_req_1=364588 n_req_2=196152 n_req_3=128821 n_rd=1121384 n_write=646232 bw_util=0.4689 bw_util_1=0.2525 bw_util_2=0.1358 bw_util_3=0.08065 blp=9.615231 blp_1= 4.177001 blp_2= 2.627228 blp_3= 1.930176
 n_activity=5707516 dram_eff=0.4746 dram_eff_1=0.2555 dram_eff_2=0.1375 dram_eff_3=0.08163
bk0: 74040a 2319855i bk1: 77066a 2045476i bk2: 71602a 2397680i bk3: 74472a 2151167i bk4: 71334a 2228958i bk5: 71604a 2160798i bk6: 72754a 2003880i bk7: 71068a 2033277i bk8: 67230a 2749745i bk9: 67130a 2703164i bk10: 69636a 2515675i bk11: 69524a 2452237i bk12: 65050a 2681577i bk13: 66786a 2504982i bk14: 66034a 2442807i bk15: 66054a 2367485i 
bw_dist = 0.252	0.136	0.081	0.519	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7885
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2493170 n_act=724127 n_pre=724113 n_req=707398 n_req_1=364596 n_req_2=212368 n_req_3=130434 n_rd=1156401 n_write=678601 bw_util=0.4812 bw_util_1=0.2525 bw_util_2=0.1471 bw_util_3=0.08166 blp=10.107512 blp_1= 4.149153 blp_2= 2.718988 blp_3= 1.965932
 n_activity=5761044 dram_eff=0.4825 dram_eff_1=0.2531 dram_eff_2=0.1474 dram_eff_3=0.08188
bk0: 77730a 2004616i bk1: 77055a 1946243i bk2: 77092a 2018186i bk3: 73962a 2114384i bk4: 74662a 1925579i bk5: 71788a 2043801i bk6: 79696a 1471853i bk7: 73126a 1819464i bk8: 69652a 2564281i bk9: 66326a 2670542i bk10: 72864a 2225882i bk11: 71740a 2230570i bk12: 69622a 2293388i bk13: 66458a 2437214i bk14: 69900a 2115424i bk15: 64728a 2364294i 
bw_dist = 0.252	0.147	0.082	0.516	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2777
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2601491 n_act=697967 n_pre=697952 n_req=693289 n_req_1=364596 n_req_2=198168 n_req_3=130525 n_rd=1128689 n_write=650313 bw_util=0.4715 bw_util_1=0.2525 bw_util_2=0.1372 bw_util_3=0.08181 blp=9.704593 blp_1= 4.180438 blp_2= 2.638468 blp_3= 1.968558
 n_activity=5716086 dram_eff=0.4765 dram_eff_1=0.2551 dram_eff_2=0.1387 dram_eff_3=0.08268
bk0: 74910a 2229412i bk1: 75940a 2111634i bk2: 72324a 2353848i bk3: 75500a 2101538i bk4: 72418a 2147785i bk5: 71788a 2122734i bk6: 71828a 2058542i bk7: 69840a 2124507i bk8: 69012a 2649896i bk9: 67740a 2655067i bk10: 68860a 2546095i bk11: 71115a 2338051i bk12: 66806a 2536935i bk13: 67766a 2428577i bk14: 66782a 2369855i bk15: 66060a 2373015i 
bw_dist = 0.252	0.137	0.082	0.518	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0532
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2526050 n_act=715365 n_pre=715350 n_req=703495 n_req_1=364586 n_req_2=208480 n_req_3=130429 n_rd=1148536 n_write=671111 bw_util=0.4785 bw_util_1=0.2525 bw_util_2=0.1444 bw_util_3=0.08165 blp=9.948741 blp_1= 4.144022 blp_2= 2.684253 blp_3= 1.945196
 n_activity=5752303 dram_eff=0.4805 dram_eff_1=0.2535 dram_eff_2=0.145 dram_eff_3=0.08199
bk0: 75118a 2179990i bk1: 78816a 1885848i bk2: 74038a 2205901i bk3: 76216a 2008904i bk4: 70604a 2202817i bk5: 74880a 1884972i bk6: 71860a 2006257i bk7: 75292a 1736742i bk8: 67190a 2737541i bk9: 69926a 2493044i bk10: 68596a 2511192i bk11: 75888a 2025802i bk12: 68184a 2428540i bk13: 68046a 2365009i bk14: 65026a 2457781i bk15: 68856a 2152157i 
bw_dist = 0.252	0.144	0.082	0.517	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8861
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2637609 n_act=688995 n_pre=688982 n_req=687518 n_req_1=364591 n_req_2=194754 n_req_3=128173 n_rd=1118894 n_write=641932 bw_util=0.4678 bw_util_1=0.2525 bw_util_2=0.1349 bw_util_3=0.08049 blp=9.556551 blp_1= 4.185957 blp_2= 2.607944 blp_3= 1.935761
 n_activity=5702739 dram_eff=0.4739 dram_eff_1=0.2557 dram_eff_2=0.1366 dram_eff_3=0.08153
bk0: 75212a 2268109i bk1: 76276a 2110097i bk2: 74166a 2258032i bk3: 71922a 2321320i bk4: 70466a 2296838i bk5: 73068a 2081380i bk6: 70680a 2162863i bk7: 70304a 2123250i bk8: 67520a 2746769i bk9: 67506a 2670537i bk10: 68810a 2578389i bk11: 69692a 2469463i bk12: 65238a 2679615i bk13: 66564a 2529086i bk14: 65120a 2517521i bk15: 66350a 2347027i 
bw_dist = 0.252	0.135	0.080	0.519	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 356374, Miss = 282583, Miss_rate = 0.793, Pending_hits = 1890, Reservation_fails = 145824
L2_cache_bank[1]: Access = 396156, Miss = 297861, Miss_rate = 0.752, Pending_hits = 2446, Reservation_fails = 322718
L2_cache_bank[2]: Access = 354821, Miss = 278851, Miss_rate = 0.786, Pending_hits = 1682, Reservation_fails = 196935
L2_cache_bank[3]: Access = 361093, Miss = 281862, Miss_rate = 0.781, Pending_hits = 1775, Reservation_fails = 219768
L2_cache_bank[4]: Access = 372781, Miss = 295612, Miss_rate = 0.793, Pending_hits = 2459, Reservation_fails = 286693
L2_cache_bank[5]: Access = 360737, Miss = 282596, Miss_rate = 0.783, Pending_hits = 1944, Reservation_fails = 193667
L2_cache_bank[6]: Access = 355887, Miss = 281500, Miss_rate = 0.791, Pending_hits = 1727, Reservation_fails = 181139
L2_cache_bank[7]: Access = 361596, Miss = 282899, Miss_rate = 0.782, Pending_hits = 1859, Reservation_fails = 212630
L2_cache_bank[8]: Access = 353912, Miss = 280308, Miss_rate = 0.792, Pending_hits = 1679, Reservation_fails = 171482
L2_cache_bank[9]: Access = 371026, Miss = 293961, Miss_rate = 0.792, Pending_hits = 2553, Reservation_fails = 313481
L2_cache_bank[10]: Access = 353184, Miss = 278623, Miss_rate = 0.789, Pending_hits = 1594, Reservation_fails = 176880
L2_cache_bank[11]: Access = 354675, Miss = 280844, Miss_rate = 0.792, Pending_hits = 1642, Reservation_fails = 201639
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 356374, Miss = 282583 (0.793), PendingHit = 1890 (0.0053)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 396156, Miss = 297861 (0.752), PendingHit = 2446 (0.00617)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354821, Miss = 278851 (0.786), PendingHit = 1682 (0.00474)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361093, Miss = 281862 (0.781), PendingHit = 1775 (0.00492)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 372781, Miss = 295612 (0.793), PendingHit = 2459 (0.0066)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360737, Miss = 282596 (0.783), PendingHit = 1944 (0.00539)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355887, Miss = 281500 (0.791), PendingHit = 1727 (0.00485)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361596, Miss = 282899 (0.782), PendingHit = 1859 (0.00514)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353912, Miss = 280308 (0.792), PendingHit = 1679 (0.00474)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 371026, Miss = 293961 (0.792), PendingHit = 2553 (0.00688)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353184, Miss = 278623 (0.789), PendingHit = 1594 (0.00451)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354675, Miss = 280844 (0.792), PendingHit = 1642 (0.00463)
L2 Cache Total Miss Rate = 0.785
Stream 1: L2 Cache Miss Rate = 0.942
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.785
Stream 1: Accesses  = 2285991
Stream 1: Misses  = 2154167
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 4352242
Stream 3: Misses  = 3417500
Stream 1+2: Accesses  = 2285991
Stream 1+2: Misses  = 2154167
Stream 1+2+3: Accesses  = 6638233
Stream 1+2+3: Misses  = 5571667
Total Accesses  = 4352242
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	80.304
CORE_L2MPKI_21	84.125
CORE_L2MPKI_22	75.742
CORE_L2MPKI_23	83.114
CORE_L2MPKI_24	82.011
CORE_L2MPKI_25	80.640
CORE_L2MPKI_26	84.277
CORE_L2MPKI_27	85.168
CORE_L2MPKI_28	81.735
CORE_L2MPKI_29	83.979
CORE_L2MPKI_30	84.153
CORE_L2MPKI_31	82.335
CORE_L2MPKI_32	84.472
CORE_L2MPKI_33	85.342
CORE_L2MPKI_34	83.434
CORE_L2MPKI_35	85.577
CORE_L2MPKI_36	84.239
CORE_L2MPKI_37	82.516
CORE_L2MPKI_38	81.601
CORE_L2MPKI_39	83.453
CORE_L2MPKI_40	31.584
CORE_L2MPKI_41	30.880
CORE_L2MPKI_42	31.547
CORE_L2MPKI_43	36.361
CORE_L2MPKI_44	31.109
CORE_L2MPKI_45	31.106
CORE_L2MPKI_46	30.860
CORE_L2MPKI_47	30.800
CORE_L2MPKI_48	31.627
CORE_L2MPKI_49	30.633
CORE_L2MPKI_50	33.922
CORE_L2MPKI_51	30.615
CORE_L2MPKI_52	36.656
CORE_L2MPKI_53	31.962
CORE_L2MPKI_54	31.818
CORE_L2MPKI_55	30.461
CORE_L2MPKI_56	31.803
CORE_L2MPKI_57	31.254
CORE_L2MPKI_58	31.621
CORE_L2MPKI_59	31.769
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 82.911
Avg_MPKI_Stream3= 31.919
MISSES-CORES
CORE_MISSES_0	78772
CORE_MISSES_1	76166
CORE_MISSES_2	79402
CORE_MISSES_3	78142
CORE_MISSES_4	79367
CORE_MISSES_5	79364
CORE_MISSES_6	80062
CORE_MISSES_7	79422
CORE_MISSES_8	77480
CORE_MISSES_9	80101
CORE_MISSES_10	78821
CORE_MISSES_11	75561
CORE_MISSES_12	74900
CORE_MISSES_13	76842
CORE_MISSES_14	78121
CORE_MISSES_15	75520
CORE_MISSES_16	78840
CORE_MISSES_17	79361
CORE_MISSES_18	77521
CORE_MISSES_19	78780
CORE_MISSES_20	54455
CORE_MISSES_21	60850
CORE_MISSES_22	47983
CORE_MISSES_23	62100
CORE_MISSES_24	55581
CORE_MISSES_25	56732
CORE_MISSES_26	65067
CORE_MISSES_27	68440
CORE_MISSES_28	56168
CORE_MISSES_29	64246
CORE_MISSES_30	63862
CORE_MISSES_31	58127
CORE_MISSES_32	68132
CORE_MISSES_33	67004
CORE_MISSES_34	61581
CORE_MISSES_35	66367
CORE_MISSES_36	67728
CORE_MISSES_37	62963
CORE_MISSES_38	59027
CORE_MISSES_39	58217
CORE_MISSES_40	30690
CORE_MISSES_41	29154
CORE_MISSES_42	30541
CORE_MISSES_43	38926
CORE_MISSES_44	31463
CORE_MISSES_45	30274
CORE_MISSES_46	30167
CORE_MISSES_47	30486
CORE_MISSES_48	30531
CORE_MISSES_49	30484
CORE_MISSES_50	33632
CORE_MISSES_51	30145
CORE_MISSES_52	38947
CORE_MISSES_53	32290
CORE_MISSES_54	30955
CORE_MISSES_55	29765
CORE_MISSES_56	30864
CORE_MISSES_57	30609
CORE_MISSES_58	30172
CORE_MISSES_59	30230
L2_MISSES = 3417500
L2_total_cache_accesses = 4352242
L2_total_cache_misses = 3417500
L2_total_cache_miss_rate = 0.7852
L2_total_cache_pending_hits = 23250
L2_total_cache_reservation_fails = 2622856
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 696217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2651894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2049087
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 214130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 765457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 560306
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1089
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 204
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 148
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13363
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13380132
icnt_total_pkts_simt_to_mem=8712734
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     223.6959
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.5066
gpu_tot_sim_cycle_stream_1 = 4376069
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 4376069
gpu_sim_insn_1 = 978908800
gpu_sim_insn_2 = 14749376
gpu_sim_insn_3 = 19721353
gpu_sim_cycle = 4376070
gpu_sim_insn = 1013379529
gpu_ipc =     231.5730
gpu_tot_sim_cycle = 4376070
gpu_tot_sim_insn = 1013379529
gpu_tot_ipc =     231.5730
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17077554
gpu_stall_icnt2sh    = 913523
gpu_total_sim_rate=132780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16890202
	L1I_total_cache_misses = 22052
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 100178
L1D_cache:
	L1D_cache_core[0]: Access = 78760, Miss = 78760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3899459
	L1D_cache_core[1]: Access = 76160, Miss = 76160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3945421
	L1D_cache_core[2]: Access = 79400, Miss = 79400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3842276
	L1D_cache_core[3]: Access = 78140, Miss = 78140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3910415
	L1D_cache_core[4]: Access = 79360, Miss = 79360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3886924
	L1D_cache_core[5]: Access = 79360, Miss = 79360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3882870
	L1D_cache_core[6]: Access = 80060, Miss = 80060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3870586
	L1D_cache_core[7]: Access = 79420, Miss = 79420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3893090
	L1D_cache_core[8]: Access = 77480, Miss = 77480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3893411
	L1D_cache_core[9]: Access = 80100, Miss = 80100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3870658
	L1D_cache_core[10]: Access = 78820, Miss = 78820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3887252
	L1D_cache_core[11]: Access = 75560, Miss = 75560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3869679
	L1D_cache_core[12]: Access = 74900, Miss = 74900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3883912
	L1D_cache_core[13]: Access = 76840, Miss = 76840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3920383
	L1D_cache_core[14]: Access = 78120, Miss = 78120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3905754
	L1D_cache_core[15]: Access = 75520, Miss = 75520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3907427
	L1D_cache_core[16]: Access = 78840, Miss = 78840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3842327
	L1D_cache_core[17]: Access = 79360, Miss = 79360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3841274
	L1D_cache_core[18]: Access = 77520, Miss = 77520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3846691
	L1D_cache_core[19]: Access = 78780, Miss = 78780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3807685
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 83781, Miss = 64349, Miss_rate = 0.768, Pending_hits = 4754, Reservation_fails = 3401835
	L1D_cache_core[41]: Access = 79111, Miss = 60627, Miss_rate = 0.766, Pending_hits = 4660, Reservation_fails = 3250337
	L1D_cache_core[42]: Access = 82395, Miss = 63286, Miss_rate = 0.768, Pending_hits = 4710, Reservation_fails = 3369805
	L1D_cache_core[43]: Access = 96432, Miss = 75006, Miss_rate = 0.778, Pending_hits = 5328, Reservation_fails = 3845095
	L1D_cache_core[44]: Access = 85457, Miss = 65185, Miss_rate = 0.763, Pending_hits = 4788, Reservation_fails = 3439690
	L1D_cache_core[45]: Access = 81450, Miss = 62590, Miss_rate = 0.768, Pending_hits = 4598, Reservation_fails = 3311934
	L1D_cache_core[46]: Access = 82689, Miss = 63082, Miss_rate = 0.763, Pending_hits = 4727, Reservation_fails = 3393462
	L1D_cache_core[47]: Access = 83027, Miss = 63744, Miss_rate = 0.768, Pending_hits = 4805, Reservation_fails = 3376128
	L1D_cache_core[48]: Access = 83507, Miss = 63866, Miss_rate = 0.765, Pending_hits = 4713, Reservation_fails = 3419276
	L1D_cache_core[49]: Access = 82140, Miss = 63366, Miss_rate = 0.771, Pending_hits = 4735, Reservation_fails = 3416295
	L1D_cache_core[50]: Access = 87258, Miss = 67991, Miss_rate = 0.779, Pending_hits = 4995, Reservation_fails = 3537529
	L1D_cache_core[51]: Access = 83661, Miss = 63847, Miss_rate = 0.763, Pending_hits = 4704, Reservation_fails = 3380495
	L1D_cache_core[52]: Access = 95425, Miss = 74274, Miss_rate = 0.778, Pending_hits = 5523, Reservation_fails = 3836888
	L1D_cache_core[53]: Access = 89612, Miss = 67843, Miss_rate = 0.757, Pending_hits = 5013, Reservation_fails = 3549340
	L1D_cache_core[54]: Access = 82678, Miss = 64152, Miss_rate = 0.776, Pending_hits = 4789, Reservation_fails = 3360834
	L1D_cache_core[55]: Access = 82084, Miss = 62894, Miss_rate = 0.766, Pending_hits = 4511, Reservation_fails = 3424114
	L1D_cache_core[56]: Access = 83547, Miss = 63876, Miss_rate = 0.765, Pending_hits = 4778, Reservation_fails = 3373420
	L1D_cache_core[57]: Access = 83739, Miss = 63963, Miss_rate = 0.764, Pending_hits = 4767, Reservation_fails = 3330755
	L1D_cache_core[58]: Access = 81929, Miss = 63042, Miss_rate = 0.769, Pending_hits = 4602, Reservation_fails = 3421355
	L1D_cache_core[59]: Access = 82044, Miss = 63347, Miss_rate = 0.772, Pending_hits = 4578, Reservation_fails = 3357852
	L1D_total_cache_accesses = 3256138
	L1D_total_cache_misses = 2864502
	L1D_total_cache_miss_rate = 0.8797
	L1D_total_cache_pending_hits = 96078
	L1D_total_cache_reservation_fails = 146417080
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 265953
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 290585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 95882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1881936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116937540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 264353
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 982566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29479540
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16868150
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22052
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 100178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
102066, 102066, 102066, 102066, 98834, 98834, 98834, 98834, 95602, 95602, 95602, 95602, 89235, 89235, 89235, 89235, 
gpgpu_n_tot_thrd_icount = 1062861760
gpgpu_n_tot_w_icount = 33214430
gpgpu_n_stall_shd_mem = 235063863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3363724
gpgpu_n_mem_write_global = 987690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 33999163
gpgpu_n_store_insn = 20623259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4536025
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 235056566
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:369993054	W0_Idle:83781603	W0_Scoreboard:38139007	W1:352943	W2:292901	W3:302133	W4:253850	W5:186207	W6:101590	W7:58456	W8:23702	W9:9091	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:2000	W17:3330	W18:4501	W19:11160	W20:13220	W21:22985	W22:32339	W23:30446	W24:32912	W25:32151	W26:25831	W27:14611	W28:6375	W29:2416	W30:842	W31:0	W32:31387332
Warp Occupancy Distribution:
Stall:184880771	W0_Idle:20571418	W0_Scoreboard:26276408	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30835603
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.063251
warp_utilization1: 0.117440
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15054752 {8:1881844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99519664 {40:362533,72:47,136:625110,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 59751104 {40:1474792,72:3196,136:3892,}
traffic_breakdown_coretomem[INST_ACC_R] = 11528 {8:1441,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255876520 {136:1881445,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7901056 {8:987632,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 59736264 {40:1474421,72:3196,136:3892,}
traffic_breakdown_memtocore[INST_ACC_R] = 195976 {136:1441,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 7132 
averagemflatency = 1261 
averagemflatency_1 = 1213 
averagemflatency_3 = 1314 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 70 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 4376069 
mrq_lat_table:1580736 	52088 	90270 	184235 	503997 	860603 	1119033 	857621 	223355 	5541 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71417 	301519 	1388602 	2103527 	480089 	5491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30254 	68929 	266597 	284691 	281793 	656737 	1456180 	1139014 	166457 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2578443 	733397 	49787 	1386 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	34955 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	43 	512 	8196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        14        22        30        32        12        38        40        19        22        32        32        24        32 
dram[1]:        15        15        16        20        22        16        30        16        34        32        22        20        32        32        28        24 
dram[2]:        24        32        32        18        16        20        28        20        37        40        30        15        32        32        28        24 
dram[3]:        24        21        26        12        30        14        28        14        44        18        32        18        32        32        30        35 
dram[4]:        22        30        18        36        36        20        16        28        44        28        16        22        32        32        32        32 
dram[5]:        20        26        16        32        30        28        22        28        17        40        13        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:       976      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:      1012      1451      1390      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1221      1126      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1268      1109      1171      1356      1388 
dram[4]:      1222      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.328814  1.316157  1.282217  1.259262  1.303269  1.289361  1.299286  1.276668  1.252994  1.226823  1.262434  1.241590  1.278798  1.257817  1.299168  1.274786 
dram[1]:  1.328778  1.322883  1.281990  1.286819  1.315418  1.311246  1.307217  1.301750  1.253888  1.262111  1.268641  1.273490  1.293169  1.288880  1.299317  1.302474 
dram[2]:  1.320947  1.321729  1.274563  1.283975  1.293978  1.305910  1.304637  1.295577  1.236778  1.253844  1.252933  1.261493  1.266433  1.283884  1.281506  1.303838 
dram[3]:  1.331362  1.321378  1.288829  1.278495  1.310454  1.305603  1.308127  1.306507  1.251735  1.258761  1.272038  1.268350  1.283039  1.284119  1.301109  1.299767 
dram[4]:  1.325723  1.325429  1.277695  1.285723  1.309352  1.304386  1.306048  1.298932  1.256895  1.248926  1.266421  1.260238  1.278766  1.281896  1.306064  1.292419 
dram[5]:  1.323834  1.332838  1.280773  1.288401  1.302909  1.316632  1.310105  1.304644  1.252754  1.258989  1.275252  1.276159  1.292733  1.289738  1.306121  1.304620 
average row locality = 5477487/4250104 = 1.288789
average row locality_1 = 4094853/3228723 = 1.268258
average row locality_2 = 1382634/1021381 = 1.353691
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38314     42904     36577     38174     36677     37271     36381     37511     33489     36086     34803     36953     33520     35027     32812     33926 
dram[1]:     37022     38533     35801     37236     35667     35804     36377     35534     33615     33565     34819     34762     32528     33394     33019     33029 
dram[2]:     38865     38529     38546     36981     37332     35895     39850     36563     34826     33163     36432     35871     34811     33230     34950     32364 
dram[3]:     37460     37970     36162     37750     36211     35894     35914     34920     34507     33871     34431     35560     33404     33885     33391     33031 
dram[4]:     37559     39408     37019     38108     35302     37440     35930     37646     33595     34963     34298     37944     34092     34023     32513     34428 
dram[5]:     37607     38138     37083     35961     35233     36534     35344     35153     33760     33753     34408     34846     32622     33282     32560     33175 
total reads: 3417426
bank skew: 42904/32364 = 1.33
chip skew: 580425/559459 = 1.04
number of total write accesses:
dram[0]:     25392     29482     21501     22708     22525     23143     22427     23192     19550     21985     20404     22467     19147     20691     19360     20334 
dram[1]:     23846     25222     20554     22336     21701     21763     22419     21592     19512     19479     20222     20510     18154     19008     19491     19664 
dram[2]:     25868     25294     22981     21653     23068     21713     25847     22457     20573     19185     21986     21509     20351     18993     21262     19075 
dram[3]:     24444     24477     21053     22384     22193     21751     21968     20877     20320     19649     19913     20947     18945     19353     19866     19400 
dram[4]:     24685     25986     21815     22852     21372     23227     21924     23409     19495     20865     19996     23296     19620     19791     19023     20726 
dram[5]:     24131     24704     21830     20958     21024     22459     21345     21038     19581     19749     19836     20330     18083     18924     18926     20000 
total reads: 2060136
bank skew: 29482/18083 = 1.63
chip skew: 354308/332918 = 1.06
average mf latency per bank:
dram[0]:       1301      1933      1217      1500       884      1091       888      1222       851      1061      1028      1236       919      1105       890      1087
dram[1]:       1250      1239      1124      1082       802       790       797       789       764       774       933       914       833       809       800       794
dram[2]:       1427      1373      1310      1227       977       906      1025       897       931       887      1091      1044       988       925       960       902
dram[3]:       1251      1322      1152      1168       829       852       840       848       802       831       997      1024       877       900       838       870
dram[4]:       1240      1368      1138      1154       834       904       844       899       807       876       966      1033       865       903       834       895
dram[5]:       1254      1247      1111      1039       804       801       808       801       775       775       933       926       835       814       816       792
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      5109      5667      5175      6408      5476      7025      6893      5855      4878      5871      4942      6674
dram[1]:       5881      5961      5353      5412      5124      4980      5371      5164      5182      5549      5207      5160      5057      5474      5907      5300
dram[2]:       5658      5740      5805      6272      5854      5204      5868      6993      5581      5220      6827      5790      5492      5544      5542      5930
dram[3]:       5366      6431      5607      5504      4972      5832      5732      5405      6023      5660      5404      7132      5870      6857      5238      6911
dram[4]:       5661      5954      5520      6078      5248      5419      5901      6340      5205      5722      6828      5695      5253      6302      5460      5562
dram[5]:       5269      6136      5245      4942      4897      4716      5819      5424      5305      5085      6688      5083      5484      5475      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2469855 n_act=731114 n_pre=731099 n_req=709672 n_req_1=364588 n_req_2=214647 n_req_3=130437 n_rd=1160820 n_write=683524 bw_util=0.4827 bw_util_1=0.2525 bw_util_2=0.1486 bw_util_3=0.08164 blp=10.214348 blp_1= 4.149095 blp_2= 2.729158 blp_3= 1.997470
 n_activity=5768010 dram_eff=0.4834 dram_eff_1=0.2528 dram_eff_2=0.1488 dram_eff_3=0.08176
bk0: 76628a 2051212i bk1: 85808a 1418288i bk2: 73154a 2170450i bk3: 76344a 1931816i bk4: 73352a 1999586i bk5: 74540a 1816443i bk6: 72760a 1873767i bk7: 75022a 1663091i bk8: 66976a 2709614i bk9: 72170a 2294046i bk10: 69604a 2427636i bk11: 73904a 2049871i bk12: 67036a 2458115i bk13: 70048a 2165632i bk14: 65622a 2363877i bk15: 67852a 2140185i 
bw_dist = 0.252	0.149	0.082	0.516	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5616
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2623772 n_act=692517 n_pre=692507 n_req=689561 n_req_1=364588 n_req_2=196152 n_req_3=128821 n_rd=1121384 n_write=646232 bw_util=0.4689 bw_util_1=0.2525 bw_util_2=0.1358 bw_util_3=0.08065 blp=9.615231 blp_1= 4.177001 blp_2= 2.627228 blp_3= 1.930176
 n_activity=5707516 dram_eff=0.4746 dram_eff_1=0.2555 dram_eff_2=0.1375 dram_eff_3=0.08163
bk0: 74040a 2319855i bk1: 77066a 2045476i bk2: 71602a 2397680i bk3: 74472a 2151167i bk4: 71334a 2228958i bk5: 71604a 2160798i bk6: 72754a 2003880i bk7: 71068a 2033277i bk8: 67230a 2749745i bk9: 67130a 2703164i bk10: 69636a 2515675i bk11: 69524a 2452237i bk12: 65050a 2681577i bk13: 66786a 2504982i bk14: 66034a 2442807i bk15: 66054a 2367485i 
bw_dist = 0.252	0.136	0.081	0.519	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7885
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2493170 n_act=724127 n_pre=724113 n_req=707398 n_req_1=364596 n_req_2=212368 n_req_3=130434 n_rd=1156401 n_write=678601 bw_util=0.4812 bw_util_1=0.2525 bw_util_2=0.1471 bw_util_3=0.08166 blp=10.107512 blp_1= 4.149153 blp_2= 2.718988 blp_3= 1.965932
 n_activity=5761044 dram_eff=0.4825 dram_eff_1=0.2531 dram_eff_2=0.1474 dram_eff_3=0.08188
bk0: 77730a 2004616i bk1: 77055a 1946243i bk2: 77092a 2018186i bk3: 73962a 2114384i bk4: 74662a 1925579i bk5: 71788a 2043801i bk6: 79696a 1471853i bk7: 73126a 1819464i bk8: 69652a 2564281i bk9: 66326a 2670542i bk10: 72864a 2225882i bk11: 71740a 2230570i bk12: 69622a 2293388i bk13: 66458a 2437214i bk14: 69900a 2115424i bk15: 64728a 2364294i 
bw_dist = 0.252	0.147	0.082	0.516	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2777
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2601491 n_act=697967 n_pre=697952 n_req=693289 n_req_1=364596 n_req_2=198168 n_req_3=130525 n_rd=1128689 n_write=650313 bw_util=0.4715 bw_util_1=0.2525 bw_util_2=0.1372 bw_util_3=0.08181 blp=9.704593 blp_1= 4.180438 blp_2= 2.638468 blp_3= 1.968558
 n_activity=5716086 dram_eff=0.4765 dram_eff_1=0.2551 dram_eff_2=0.1387 dram_eff_3=0.08268
bk0: 74910a 2229412i bk1: 75940a 2111634i bk2: 72324a 2353848i bk3: 75500a 2101538i bk4: 72418a 2147785i bk5: 71788a 2122734i bk6: 71828a 2058542i bk7: 69840a 2124507i bk8: 69012a 2649896i bk9: 67740a 2655067i bk10: 68860a 2546095i bk11: 71115a 2338051i bk12: 66806a 2536935i bk13: 67766a 2428577i bk14: 66782a 2369855i bk15: 66060a 2373015i 
bw_dist = 0.252	0.137	0.082	0.518	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0532
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2526050 n_act=715365 n_pre=715350 n_req=703495 n_req_1=364586 n_req_2=208480 n_req_3=130429 n_rd=1148536 n_write=671111 bw_util=0.4785 bw_util_1=0.2525 bw_util_2=0.1444 bw_util_3=0.08165 blp=9.948741 blp_1= 4.144022 blp_2= 2.684253 blp_3= 1.945196
 n_activity=5752303 dram_eff=0.4805 dram_eff_1=0.2535 dram_eff_2=0.145 dram_eff_3=0.08199
bk0: 75118a 2179990i bk1: 78816a 1885848i bk2: 74038a 2205901i bk3: 76216a 2008904i bk4: 70604a 2202817i bk5: 74880a 1884972i bk6: 71860a 2006257i bk7: 75292a 1736742i bk8: 67190a 2737541i bk9: 69926a 2493044i bk10: 68596a 2511192i bk11: 75888a 2025802i bk12: 68184a 2428540i bk13: 68046a 2365009i bk14: 65026a 2457781i bk15: 68856a 2152157i 
bw_dist = 0.252	0.144	0.082	0.517	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8861
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5776412 n_nop=2637609 n_act=688995 n_pre=688982 n_req=687518 n_req_1=364591 n_req_2=194754 n_req_3=128173 n_rd=1118894 n_write=641932 bw_util=0.4678 bw_util_1=0.2525 bw_util_2=0.1349 bw_util_3=0.08049 blp=9.556551 blp_1= 4.185957 blp_2= 2.607944 blp_3= 1.935761
 n_activity=5702739 dram_eff=0.4739 dram_eff_1=0.2557 dram_eff_2=0.1366 dram_eff_3=0.08153
bk0: 75212a 2268109i bk1: 76276a 2110097i bk2: 74166a 2258032i bk3: 71922a 2321320i bk4: 70466a 2296838i bk5: 73068a 2081380i bk6: 70680a 2162863i bk7: 70304a 2123250i bk8: 67520a 2746769i bk9: 67506a 2670537i bk10: 68810a 2578389i bk11: 69692a 2469463i bk12: 65238a 2679615i bk13: 66564a 2529086i bk14: 65120a 2517521i bk15: 66350a 2347027i 
bw_dist = 0.252	0.135	0.080	0.519	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 356374, Miss = 282583, Miss_rate = 0.793, Pending_hits = 1890, Reservation_fails = 145824
L2_cache_bank[1]: Access = 396156, Miss = 297861, Miss_rate = 0.752, Pending_hits = 2446, Reservation_fails = 322718
L2_cache_bank[2]: Access = 354821, Miss = 278851, Miss_rate = 0.786, Pending_hits = 1682, Reservation_fails = 196935
L2_cache_bank[3]: Access = 361093, Miss = 281862, Miss_rate = 0.781, Pending_hits = 1775, Reservation_fails = 219768
L2_cache_bank[4]: Access = 372781, Miss = 295612, Miss_rate = 0.793, Pending_hits = 2459, Reservation_fails = 286693
L2_cache_bank[5]: Access = 360737, Miss = 282596, Miss_rate = 0.783, Pending_hits = 1944, Reservation_fails = 193667
L2_cache_bank[6]: Access = 355887, Miss = 281500, Miss_rate = 0.791, Pending_hits = 1727, Reservation_fails = 181139
L2_cache_bank[7]: Access = 361596, Miss = 282899, Miss_rate = 0.782, Pending_hits = 1859, Reservation_fails = 212630
L2_cache_bank[8]: Access = 353912, Miss = 280308, Miss_rate = 0.792, Pending_hits = 1679, Reservation_fails = 171482
L2_cache_bank[9]: Access = 371026, Miss = 293961, Miss_rate = 0.792, Pending_hits = 2553, Reservation_fails = 313481
L2_cache_bank[10]: Access = 353184, Miss = 278623, Miss_rate = 0.789, Pending_hits = 1594, Reservation_fails = 176880
L2_cache_bank[11]: Access = 354675, Miss = 280844, Miss_rate = 0.792, Pending_hits = 1642, Reservation_fails = 201639
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 356374, Miss = 282583 (0.793), PendingHit = 1890 (0.0053)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 396156, Miss = 297861 (0.752), PendingHit = 2446 (0.00617)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354821, Miss = 278851 (0.786), PendingHit = 1682 (0.00474)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361093, Miss = 281862 (0.781), PendingHit = 1775 (0.00492)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 372781, Miss = 295612 (0.793), PendingHit = 2459 (0.0066)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360737, Miss = 282596 (0.783), PendingHit = 1944 (0.00539)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355887, Miss = 281500 (0.791), PendingHit = 1727 (0.00485)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361596, Miss = 282899 (0.782), PendingHit = 1859 (0.00514)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353912, Miss = 280308 (0.792), PendingHit = 1679 (0.00474)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 371026, Miss = 293961 (0.792), PendingHit = 2553 (0.00688)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353184, Miss = 278623 (0.789), PendingHit = 1594 (0.00451)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354675, Miss = 280844 (0.792), PendingHit = 1642 (0.00463)
L2 Cache Total Miss Rate = 0.785
Stream 1: L2 Cache Miss Rate = 0.942
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.785
Stream 1: Accesses  = 2285991
Stream 1: Misses  = 2154167
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 4352242
Stream 3: Misses  = 3417500
Stream 1+2: Accesses  = 2285991
Stream 1+2: Misses  = 2154167
Stream 1+2+3: Accesses  = 6638233
Stream 1+2+3: Misses  = 5571667
Total Accesses  = 4352242
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	80.304
CORE_L2MPKI_21	84.125
CORE_L2MPKI_22	75.742
CORE_L2MPKI_23	83.114
CORE_L2MPKI_24	82.011
CORE_L2MPKI_25	80.640
CORE_L2MPKI_26	84.277
CORE_L2MPKI_27	85.168
CORE_L2MPKI_28	81.735
CORE_L2MPKI_29	83.979
CORE_L2MPKI_30	84.153
CORE_L2MPKI_31	82.335
CORE_L2MPKI_32	84.472
CORE_L2MPKI_33	85.342
CORE_L2MPKI_34	83.434
CORE_L2MPKI_35	85.577
CORE_L2MPKI_36	84.239
CORE_L2MPKI_37	82.516
CORE_L2MPKI_38	81.601
CORE_L2MPKI_39	83.453
CORE_L2MPKI_40	31.584
CORE_L2MPKI_41	30.880
CORE_L2MPKI_42	31.547
CORE_L2MPKI_43	36.361
CORE_L2MPKI_44	31.109
CORE_L2MPKI_45	31.106
CORE_L2MPKI_46	30.860
CORE_L2MPKI_47	30.800
CORE_L2MPKI_48	31.627
CORE_L2MPKI_49	30.633
CORE_L2MPKI_50	33.922
CORE_L2MPKI_51	30.615
CORE_L2MPKI_52	36.656
CORE_L2MPKI_53	31.962
CORE_L2MPKI_54	31.818
CORE_L2MPKI_55	30.461
CORE_L2MPKI_56	31.803
CORE_L2MPKI_57	31.254
CORE_L2MPKI_58	31.621
CORE_L2MPKI_59	31.769
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 82.911
Avg_MPKI_Stream3= 31.919
MISSES-CORES
CORE_MISSES_0	78772
CORE_MISSES_1	76166
CORE_MISSES_2	79402
CORE_MISSES_3	78142
CORE_MISSES_4	79367
CORE_MISSES_5	79364
CORE_MISSES_6	80062
CORE_MISSES_7	79422
CORE_MISSES_8	77480
CORE_MISSES_9	80101
CORE_MISSES_10	78821
CORE_MISSES_11	75561
CORE_MISSES_12	74900
CORE_MISSES_13	76842
CORE_MISSES_14	78121
CORE_MISSES_15	75520
CORE_MISSES_16	78840
CORE_MISSES_17	79361
CORE_MISSES_18	77521
CORE_MISSES_19	78780
CORE_MISSES_20	54455
CORE_MISSES_21	60850
CORE_MISSES_22	47983
CORE_MISSES_23	62100
CORE_MISSES_24	55581
CORE_MISSES_25	56732
CORE_MISSES_26	65067
CORE_MISSES_27	68440
CORE_MISSES_28	56168
CORE_MISSES_29	64246
CORE_MISSES_30	63862
CORE_MISSES_31	58127
CORE_MISSES_32	68132
CORE_MISSES_33	67004
CORE_MISSES_34	61581
CORE_MISSES_35	66367
CORE_MISSES_36	67728
CORE_MISSES_37	62963
CORE_MISSES_38	59027
CORE_MISSES_39	58217
CORE_MISSES_40	30690
CORE_MISSES_41	29154
CORE_MISSES_42	30541
CORE_MISSES_43	38926
CORE_MISSES_44	31463
CORE_MISSES_45	30274
CORE_MISSES_46	30167
CORE_MISSES_47	30486
CORE_MISSES_48	30531
CORE_MISSES_49	30484
CORE_MISSES_50	33632
CORE_MISSES_51	30145
CORE_MISSES_52	38947
CORE_MISSES_53	32290
CORE_MISSES_54	30955
CORE_MISSES_55	29765
CORE_MISSES_56	30864
CORE_MISSES_57	30609
CORE_MISSES_58	30172
CORE_MISSES_59	30230
L2_MISSES = 3417500
L2_total_cache_accesses = 4352242
L2_total_cache_misses = 3417500
L2_total_cache_miss_rate = 0.7852
L2_total_cache_pending_hits = 23250
L2_total_cache_reservation_fails = 2622856
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 696217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2651894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2049087
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 214130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 765457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 560306
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1089
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 204
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 148
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13363
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13380132
icnt_total_pkts_simt_to_mem=8712734
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     221.2300
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.1991
gpu_tot_sim_cycle_stream_1 = 5309815
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 5309815
gpu_sim_insn_1 = 1174690560
gpu_sim_insn_2 = 17883328
gpu_sim_insn_3 = 22296538
gpu_sim_cycle = 5309816
gpu_sim_insn = 1214870426
gpu_ipc =     228.7971
gpu_tot_sim_cycle = 5309816
gpu_tot_sim_insn = 1214870426
gpu_tot_ipc =     228.7971
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21479471
gpu_stall_icnt2sh    = 1141734
gpu_total_sim_rate=132410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20155289
	L1I_total_cache_misses = 24877
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 100178
L1D_cache:
	L1D_cache_core[0]: Access = 93720, Miss = 93720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4744000
	L1D_cache_core[1]: Access = 91760, Miss = 91760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4785592
	L1D_cache_core[2]: Access = 95020, Miss = 95020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4668266
	L1D_cache_core[3]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4748176
	L1D_cache_core[4]: Access = 95000, Miss = 95000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4688501
	L1D_cache_core[5]: Access = 95640, Miss = 95640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4733313
	L1D_cache_core[6]: Access = 96360, Miss = 96360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4698771
	L1D_cache_core[7]: Access = 94400, Miss = 94400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4702297
	L1D_cache_core[8]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4726006
	L1D_cache_core[9]: Access = 95720, Miss = 95720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4731434
	L1D_cache_core[10]: Access = 94440, Miss = 94440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4720001
	L1D_cache_core[11]: Access = 91180, Miss = 91180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4728012
	L1D_cache_core[12]: Access = 90520, Miss = 90520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4732335
	L1D_cache_core[13]: Access = 92460, Miss = 92460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4768800
	L1D_cache_core[14]: Access = 93740, Miss = 93740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4748476
	L1D_cache_core[15]: Access = 91140, Miss = 91140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4726060
	L1D_cache_core[16]: Access = 95120, Miss = 95120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4672780
	L1D_cache_core[17]: Access = 94980, Miss = 94980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4692838
	L1D_cache_core[18]: Access = 92480, Miss = 92480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4667891
	L1D_cache_core[19]: Access = 93760, Miss = 93760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4640808
	L1D_cache_core[20]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 104364, Miss = 81638, Miss_rate = 0.782, Pending_hits = 5883, Reservation_fails = 4314066
	L1D_cache_core[41]: Access = 98906, Miss = 77199, Miss_rate = 0.781, Pending_hits = 5755, Reservation_fails = 4163394
	L1D_cache_core[42]: Access = 102657, Miss = 80243, Miss_rate = 0.782, Pending_hits = 5786, Reservation_fails = 4282412
	L1D_cache_core[43]: Access = 116304, Miss = 91650, Miss_rate = 0.788, Pending_hits = 6401, Reservation_fails = 4758078
	L1D_cache_core[44]: Access = 105207, Miss = 81748, Miss_rate = 0.777, Pending_hits = 5876, Reservation_fails = 4352798
	L1D_cache_core[45]: Access = 101115, Miss = 79076, Miss_rate = 0.782, Pending_hits = 5679, Reservation_fails = 4225104
	L1D_cache_core[46]: Access = 102467, Miss = 79626, Miss_rate = 0.777, Pending_hits = 5781, Reservation_fails = 4306560
	L1D_cache_core[47]: Access = 103488, Miss = 80914, Miss_rate = 0.782, Pending_hits = 5921, Reservation_fails = 4288502
	L1D_cache_core[48]: Access = 104148, Miss = 81125, Miss_rate = 0.779, Pending_hits = 5874, Reservation_fails = 4331458
	L1D_cache_core[49]: Access = 102127, Miss = 80139, Miss_rate = 0.785, Pending_hits = 5799, Reservation_fails = 4329152
	L1D_cache_core[50]: Access = 107524, Miss = 84884, Miss_rate = 0.789, Pending_hits = 6089, Reservation_fails = 4450103
	L1D_cache_core[51]: Access = 103687, Miss = 80545, Miss_rate = 0.777, Pending_hits = 5814, Reservation_fails = 4293314
	L1D_cache_core[52]: Access = 115041, Miss = 90711, Miss_rate = 0.789, Pending_hits = 6591, Reservation_fails = 4750131
	L1D_cache_core[53]: Access = 110376, Miss = 85213, Miss_rate = 0.772, Pending_hits = 6141, Reservation_fails = 4461387
	L1D_cache_core[54]: Access = 102622, Miss = 80867, Miss_rate = 0.788, Pending_hits = 5808, Reservation_fails = 4273729
	L1D_cache_core[55]: Access = 102224, Miss = 79640, Miss_rate = 0.779, Pending_hits = 5623, Reservation_fails = 4336840
	L1D_cache_core[56]: Access = 103820, Miss = 80870, Miss_rate = 0.779, Pending_hits = 5863, Reservation_fails = 4286003
	L1D_cache_core[57]: Access = 103740, Miss = 80663, Miss_rate = 0.778, Pending_hits = 5856, Reservation_fails = 4243620
	L1D_cache_core[58]: Access = 101748, Miss = 79651, Miss_rate = 0.783, Pending_hits = 5655, Reservation_fails = 4334418
	L1D_cache_core[59]: Access = 102158, Miss = 80171, Miss_rate = 0.785, Pending_hits = 5661, Reservation_fails = 4270586
	L1D_total_cache_accesses = 3970667
	L1D_total_cache_misses = 3513517
	L1D_total_cache_miss_rate = 0.8849
	L1D_total_cache_pending_hits = 117856
	L1D_total_cache_reservation_fails = 181389159
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 299078
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 334214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2350086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146670325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 297478
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1163431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34718834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20130412
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24877
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 100178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
121167, 121167, 121167, 121167, 117935, 117935, 117935, 117935, 114703, 114703, 114703, 114703, 105201, 105201, 105201, 105201, 
gpgpu_n_tot_thrd_icount = 1269022016
gpgpu_n_tot_w_icount = 39656938
gpgpu_n_stall_shd_mem = 289043096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4149787
gpgpu_n_mem_write_global = 1168709
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 40798132
gpgpu_n_store_insn = 24684687
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120566
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 289035799
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:457047803	W0_Idle:95742730	W0_Scoreboard:44730151	W1:369144	W2:318005	W3:330037	W4:277051	W5:203227	W6:110703	W7:63019	W8:26121	W9:10271	W10:4854	W11:2213	W12:2427	W13:1567	W14:2467	W15:1904	W16:3185	W17:4826	W18:6494	W19:15719	W20:18315	W21:32818	W22:43698	W23:41947	W24:44896	W25:45492	W26:34781	W27:20397	W28:8660	W29:3647	W30:1279	W31:0	W32:37608072
Warp Occupancy Distribution:
Stall:222453649	W0_Idle:27165402	W0_Scoreboard:31963051	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37006858
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.062239
warp_utilization1: 0.116159
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18800152 {8:2350019,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 118762856 {40:418518,72:60,136:750131,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 72533440 {40:1791694,72:3631,136:4443,}
traffic_breakdown_coretomem[INST_ACC_R] = 13288 {8:1661,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 319542472 {136:2349577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9349088 {8:1168636,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 72512504 {40:1791174,72:3631,136:4442,}
traffic_breakdown_memtocore[INST_ACC_R] = 225896 {136:1661,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1276 
averagemflatency_1 = 1222 
averagemflatency_3 = 1334 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 5309815 
mrq_lat_table:1918445 	63247 	110238 	225110 	613273 	1050527 	1367223 	1050180 	272673 	6454 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80401 	349392 	1666040 	2606176 	609137 	6372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34257 	79819 	309991 	335019 	340834 	799924 	1784476 	1425802 	207705 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3154433 	931916 	60893 	1641 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	215958 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	43 	567 	10008 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        20        22        30        32        12        38        40        19        22        32        32        24        32 
dram[1]:        15        15        16        20        22        16        30        16        34        32        22        20        32        32        28        24 
dram[2]:        24        32        32        18        16        20        28        20        37        40        30        15        32        32        28        24 
dram[3]:        24        21        26        14        30        14        28        14        44        18        32        18        32        32        30        35 
dram[4]:        22        30        22        36        36        20        16        28        44        28        16        22        32        32        32        32 
dram[5]:        20        26        26        32        30        28        22        28        17        40        13        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:       976      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:      1012      1451      1390      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1268      1109      1171      1356      1388 
dram[4]:      1222      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.325864  1.311609  1.277583  1.259069  1.294786  1.285893  1.292893  1.274519  1.254662  1.234011  1.273347  1.258924  1.285804  1.271334  1.302110  1.289577 
dram[1]:  1.322084  1.315791  1.278059  1.279708  1.303199  1.297316  1.297546  1.292634  1.253848  1.263217  1.279041  1.282992  1.297212  1.295326  1.306351  1.308949 
dram[2]:  1.314331  1.315889  1.268792  1.277767  1.286085  1.297429  1.296397  1.286502  1.239856  1.256442  1.264984  1.273765  1.279308  1.289707  1.290842  1.313390 
dram[3]:  1.325831  1.318568  1.283987  1.274390  1.299356  1.296836  1.298207  1.297935  1.253828  1.260713  1.285309  1.280744  1.291822  1.292886  1.309787  1.308973 
dram[4]:  1.322153  1.317193  1.274189  1.277156  1.299260  1.293983  1.297272  1.290220  1.256817  1.251510  1.278350  1.272813  1.286732  1.289314  1.314517  1.298922 
dram[5]:  1.321427  1.326917  1.275772  1.283585  1.296612  1.306617  1.300697  1.296260  1.255086  1.261461  1.286216  1.287833  1.301686  1.297804  1.314570  1.315025 
average row locality = 6677378/5180270 = 1.289002
average row locality_1 = 4952630/3914584 = 1.265174
average row locality_2 = 1724748/1265686 = 1.362698
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46388     51473     43681     45622     43914     44661     43780     45001     41265     43877     43224     45544     41697     43321     40414     41899 
dram[1]:     45423     47182     43381     45183     43088     43160     43860     42866     41180     41217     43365     43216     40961     41753     41377     41304 
dram[2]:     47202     46580     46077     44379     44618     43080     47684     43999     42624     40707     44938     44523     43284     41388     43056     40512 
dram[3]:     45652     46267     43996     45602     43756     43229     43228     42211     42253     41404     42850     44067     42006     42350     41641     41282 
dram[4]:     45547     47599     44547     45662     42545     44930     43354     45100     41389     42772     42758     46811     42312     42334     40461     42585 
dram[5]:     45722     46421     45040     43761     42734     44095     42672     42555     41404     41254     42746     43377     41016     41719     40621     41655 
total reads: 4178220
bank skew: 51473/40414 = 1.27
chip skew: 705761/686792 = 1.03
number of total write accesses:
dram[0]:     30060     34688     25427     26918     26556     27305     26587     27537     24069     26549     25701     27923     23654     25373     23755     25110 
dram[1]:     28541     30326     24567     26624     25850     25853     26685     25747     23906     23990     25551     25800     22656     23536     24325     24328 
dram[2]:     30847     30039     27263     25810     27260     25698     30433     26729     25242     23604     27328     27006     25217     23542     26179     23982 
dram[3]:     28979     29225     25234     26647     26482     25799     26056     24926     24897     24085     25094     26242     23594     24041     24591     24041 
dram[4]:     29308     30966     26002     27141     25405     27549     26124     27631     24066     25603     25286     28999     24177     24593     23811     25629 
dram[5]:     28636     29411     26180     25147     25172     26674     25452     25277     23991     24125     25071     25732     22613     23519     23484     24839 
total reads: 2499222
bank skew: 34688/22613 = 1.53
chip skew: 427212/405323 = 1.05
average mf latency per bank:
dram[0]:       1222      1768      1147      1392       868      1049       874      1164       844      1025      1159      1334       974      1117       880      1051
dram[1]:       1201      1208      1090      1065       818       819       815       818       794       815      1131      1135       939       908       835       860
dram[2]:       1342      1295      1239      1167       961       901      1003       891       927       893      1239      1201      1053       971       955       920
dram[3]:       1191      1264      1105      1127       834       868       843       856       817       849      1169      1186       958       962       857       894
dram[4]:       1186      1302      1092      1118       840       908       849       906       822       893      1146      1207       948       971       852       915
dram[5]:       1192      1193      1065      1013       812       814       813       812       792       798      1112      1109       896       892       840       826
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      5257      5771      5175      6408      5476      7025      6893      5855      4878      5871      5253      6674
dram[1]:       5881      5961      5353      5504      5199      6251      5371      5164      5182      5549      5207      5495      5057      5474      5907      5300
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5581      5220      6827      5790      5492      5544      5641      5930
dram[3]:       5366      6431      5607      5504      5638      5832      5732      5405      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5661      5954      5520      6078      5248      5419      5901      6340      5205      5722      6828      5695      5253      6302      5460      5663
dram[5]:       5269      6136      5245      5236      5294      4788      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3004279 n_act=884510 n_pre=884496 n_req=861021 n_req_1=437508 n_req_2=259767 n_req_3=163746 n_rd=1411506 n_write=824165 bw_util=0.4827 bw_util_1=0.2497 bw_util_2=0.1482 bw_util_3=0.08482 blp=10.177279 blp_1= 4.113359 blp_2= 2.721114 blp_3= 1.991197
 n_activity=6996419 dram_eff=0.4836 dram_eff_1=0.2501 dram_eff_2=0.1485 dram_eff_3=0.08497
bk0: 92776a 2557969i bk1: 102944a 1836263i bk2: 87360a 2732050i bk3: 91244a 2445618i bk4: 87826a 2527645i bk5: 89318a 2313766i bk6: 87560a 2355248i bk7: 90002a 2112635i bk8: 82530a 3232752i bk9: 87754a 2795237i bk10: 86448a 2827774i bk11: 91088a 2418301i bk12: 83392a 2901220i bk13: 86642a 2579326i bk14: 80824a 2815561i bk15: 83798a 2532210i 
bw_dist = 0.250	0.148	0.085	0.515	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4144
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3148198 n_act=848740 n_pre=848727 n_req=843784 n_req_1=437508 n_req_2=240644 n_req_3=165632 n_rd=1377006 n_write=786285 bw_util=0.4729 bw_util_1=0.2497 bw_util_2=0.1373 bw_util_3=0.08589 blp=9.730918 blp_1= 4.136252 blp_2= 2.633999 blp_3= 1.973005
 n_activity=6938038 dram_eff=0.4777 dram_eff_1=0.2522 dram_eff_2=0.1387 dram_eff_3=0.08676
bk0: 90846a 2797360i bk1: 94364a 2455166i bk2: 86762a 2922663i bk3: 90366a 2622489i bk4: 86170a 2723262i bk5: 86316a 2645182i bk6: 87720a 2453775i bk7: 85732a 2489099i bk8: 82360a 3273858i bk9: 82432a 3203425i bk10: 86730a 2893784i bk11: 86432a 2816831i bk12: 81918a 3098182i bk13: 83504a 2913669i bk14: 82748a 2812074i bk15: 82606a 2733597i 
bw_dist = 0.250	0.137	0.086	0.517	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0543
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3017411 n_act=880299 n_pre=880284 n_req=860315 n_req_1=437516 n_req_2=258313 n_req_3=164486 n_rd=1409274 n_write=821688 bw_util=0.4822 bw_util_1=0.2497 bw_util_2=0.1474 bw_util_3=0.08512 blp=10.138887 blp_1= 4.114784 blp_2= 2.715973 blp_3= 1.977894
 n_activity=6991578 dram_eff=0.4834 dram_eff_1=0.2503 dram_eff_2=0.1478 dram_eff_3=0.08533
bk0: 94398a 2458170i bk1: 93156a 2409596i bk2: 92154a 2520384i bk3: 88758a 2630330i bk4: 89235a 2425539i bk5: 86160a 2557965i bk6: 95368a 1886007i bk7: 87998a 2265353i bk8: 85248a 3058002i bk9: 81414a 3185342i bk10: 89876a 2607597i bk11: 89042a 2574158i bk12: 86564a 2682060i bk13: 82774a 2850702i bk14: 86106a 2488590i bk15: 81023a 2718709i 
bw_dist = 0.250	0.147	0.085	0.515	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2948
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3130988 n_act=852397 n_pre=852381 n_req=847070 n_req_1=437516 n_req_2=242304 n_req_3=167250 n_rd=1383588 n_write=789602 bw_util=0.4748 bw_util_1=0.2497 bw_util_2=0.1383 bw_util_3=0.08681 blp=9.775107 blp_1= 4.138925 blp_2= 2.639506 blp_3= 1.987830
 n_activity=6945716 dram_eff=0.4791 dram_eff_1=0.252 dram_eff_2=0.1395 dram_eff_3=0.0876
bk0: 91304a 2741337i bk1: 92534a 2571195i bk2: 87992a 2869683i bk3: 91204a 2587514i bk4: 87512a 2629626i bk5: 86458a 2620816i bk6: 86456a 2546063i bk7: 84422a 2599684i bk8: 84506a 3161042i bk9: 82808a 3169648i bk10: 85700a 2958781i bk11: 88134a 2712627i bk12: 84012a 2948847i bk13: 84700a 2820752i bk14: 83282a 2768236i bk15: 82564a 2751945i 
bw_dist = 0.250	0.138	0.087	0.516	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2326
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3051137 n_act=871351 n_pre=871338 n_req=856530 n_req_1=437500 n_req_2=254089 n_req_3=164941 n_rd=1401382 n_write=813748 bw_util=0.48 bw_util_1=0.2497 bw_util_2=0.145 bw_util_3=0.08534 blp=10.006911 blp_1= 4.111252 blp_2= 2.688960 blp_3= 1.966480
 n_activity=6982283 dram_eff=0.4819 dram_eff_1=0.2506 dram_eff_2=0.1456 dram_eff_3=0.08566
bk0: 91094a 2683404i bk1: 95196a 2319449i bk2: 89090a 2724011i bk3: 91322a 2498562i bk4: 85090a 2720466i bk5: 89854a 2348527i bk6: 86708a 2471490i bk7: 90200a 2183336i bk8: 82770a 3245473i bk9: 85544a 2971031i bk10: 85516a 2904730i bk11: 93622a 2342388i bk12: 84622a 2850484i bk13: 84666a 2751291i bk14: 80922a 2852362i bk15: 85166a 2503162i 
bw_dist = 0.250	0.145	0.085	0.516	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9497
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3168349 n_act=842959 n_pre=842943 n_req=841303 n_req_1=437506 n_req_2=238723 n_req_3=165074 n_rd=1373565 n_write=781140 bw_util=0.4717 bw_util_1=0.2497 bw_util_2=0.1362 bw_util_3=0.08579 blp=9.645911 blp_1= 4.138391 blp_2= 2.611494 blp_3= 1.962667
 n_activity=6932306 dram_eff=0.4769 dram_eff_1=0.2524 dram_eff_2=0.1377 dram_eff_3=0.08673
bk0: 91444a 2787487i bk1: 92842a 2578227i bk2: 90080a 2745896i bk3: 87522a 2820999i bk4: 85458a 2801964i bk5: 88190a 2558152i bk6: 85344a 2655588i bk7: 85110a 2591386i bk8: 82808a 3281706i bk9: 82508a 3197595i bk10: 85492a 2990334i bk11: 86754a 2833895i bk12: 82032a 3109101i bk13: 83438a 2941165i bk14: 81242a 2929521i bk15: 83301a 2701895i 
bw_dist = 0.250	0.136	0.086	0.517	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9181

========= L2 cache stats =========
L2_cache_bank[0]: Access = 435323, Miss = 344374, Miss_rate = 0.791, Pending_hits = 2195, Reservation_fails = 182204
L2_cache_bank[1]: Access = 478101, Miss = 361405, Miss_rate = 0.756, Pending_hits = 2861, Reservation_fails = 380822
L2_cache_bank[2]: Access = 435566, Miss = 342648, Miss_rate = 0.787, Pending_hits = 1968, Reservation_fails = 238231
L2_cache_bank[3]: Access = 442865, Miss = 345892, Miss_rate = 0.781, Pending_hits = 2133, Reservation_fails = 270708
L2_cache_bank[4]: Access = 454127, Miss = 359501, Miss_rate = 0.792, Pending_hits = 2859, Reservation_fails = 329666
L2_cache_bank[5]: Access = 441154, Miss = 345182, Miss_rate = 0.782, Pending_hits = 2328, Reservation_fails = 233582
L2_cache_bank[6]: Access = 436907, Miss = 345389, Miss_rate = 0.791, Pending_hits = 2094, Reservation_fails = 227207
L2_cache_bank[7]: Access = 442731, Miss = 346421, Miss_rate = 0.782, Pending_hits = 2208, Reservation_fails = 264737
L2_cache_bank[8]: Access = 433706, Miss = 342929, Miss_rate = 0.791, Pending_hits = 2003, Reservation_fails = 201436
L2_cache_bank[9]: Access = 451354, Miss = 357808, Miss_rate = 0.793, Pending_hits = 2916, Reservation_fails = 356800
L2_cache_bank[10]: Access = 432640, Miss = 341961, Miss_rate = 0.790, Pending_hits = 1923, Reservation_fails = 218812
L2_cache_bank[11]: Access = 434947, Miss = 344844, Miss_rate = 0.793, Pending_hits = 1996, Reservation_fails = 256265
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 435323, Miss = 344374 (0.791), PendingHit = 2195 (0.00504)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 478101, Miss = 361405 (0.756), PendingHit = 2861 (0.00598)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 435566, Miss = 342648 (0.787), PendingHit = 1968 (0.00452)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 442865, Miss = 345892 (0.781), PendingHit = 2133 (0.00482)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 454127, Miss = 359501 (0.792), PendingHit = 2859 (0.0063)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441154, Miss = 345182 (0.782), PendingHit = 2328 (0.00528)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 436907, Miss = 345389 (0.791), PendingHit = 2094 (0.00479)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 442731, Miss = 346421 (0.782), PendingHit = 2208 (0.00499)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 433706, Miss = 342929 (0.791), PendingHit = 2003 (0.00462)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 451354, Miss = 357808 (0.793), PendingHit = 2916 (0.00646)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 432640, Miss = 341961 (0.79), PendingHit = 1923 (0.00444)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 434947, Miss = 344844 (0.793), PendingHit = 1996 (0.00459)
L2 Cache Total Miss Rate = 0.785
Stream 1: L2 Cache Miss Rate = 0.943
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.785
Stream 1: Accesses  = 2758069
Stream 1: Misses  = 2601231
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 5319421
Stream 3: Misses  = 4178354
Stream 1+2: Accesses  = 2758069
Stream 1+2: Misses  = 2601231
Stream 1+2+3: Accesses  = 8077490
Stream 1+2+3: Misses  = 6779585
Total Accesses  = 5319421
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	80.908
CORE_L2MPKI_21	83.369
CORE_L2MPKI_22	78.321
CORE_L2MPKI_23	83.456
CORE_L2MPKI_24	83.313
CORE_L2MPKI_25	80.986
CORE_L2MPKI_26	84.822
CORE_L2MPKI_27	85.664
CORE_L2MPKI_28	82.929
CORE_L2MPKI_29	84.027
CORE_L2MPKI_30	84.785
CORE_L2MPKI_31	83.467
CORE_L2MPKI_32	85.117
CORE_L2MPKI_33	85.830
CORE_L2MPKI_34	83.779
CORE_L2MPKI_35	85.435
CORE_L2MPKI_36	84.525
CORE_L2MPKI_37	83.363
CORE_L2MPKI_38	80.914
CORE_L2MPKI_39	84.157
CORE_L2MPKI_40	36.104
CORE_L2MPKI_41	35.374
CORE_L2MPKI_42	36.111
CORE_L2MPKI_43	40.011
CORE_L2MPKI_44	35.310
CORE_L2MPKI_45	35.659
CORE_L2MPKI_46	35.331
CORE_L2MPKI_47	35.260
CORE_L2MPKI_48	36.228
CORE_L2MPKI_49	35.139
CORE_L2MPKI_50	37.978
CORE_L2MPKI_51	34.995
CORE_L2MPKI_52	40.170
CORE_L2MPKI_53	36.411
CORE_L2MPKI_54	36.228
CORE_L2MPKI_55	34.927
CORE_L2MPKI_56	36.285
CORE_L2MPKI_57	35.627
CORE_L2MPKI_58	36.060
CORE_L2MPKI_59	36.218
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 83.458
Avg_MPKI_Stream3= 36.271
MISSES-CORES
CORE_MISSES_0	93732
CORE_MISSES_1	91767
CORE_MISSES_2	95022
CORE_MISSES_3	93786
CORE_MISSES_4	95008
CORE_MISSES_5	95646
CORE_MISSES_6	96362
CORE_MISSES_7	94402
CORE_MISSES_8	93780
CORE_MISSES_9	95721
CORE_MISSES_10	94441
CORE_MISSES_11	91181
CORE_MISSES_12	90520
CORE_MISSES_13	92462
CORE_MISSES_14	93741
CORE_MISSES_15	91141
CORE_MISSES_16	95120
CORE_MISSES_17	94981
CORE_MISSES_18	92481
CORE_MISSES_19	93760
CORE_MISSES_20	67807
CORE_MISSES_21	73218
CORE_MISSES_22	61865
CORE_MISSES_23	75511
CORE_MISSES_24	69327
CORE_MISSES_25	69702
CORE_MISSES_26	79013
CORE_MISSES_27	82273
CORE_MISSES_28	69987
CORE_MISSES_29	77474
CORE_MISSES_30	77245
CORE_MISSES_31	71597
CORE_MISSES_32	81968
CORE_MISSES_33	80664
CORE_MISSES_34	75047
CORE_MISSES_35	79472
CORE_MISSES_36	81855
CORE_MISSES_37	76510
CORE_MISSES_38	71458
CORE_MISSES_39	71923
CORE_MISSES_40	39854
CORE_MISSES_41	37964
CORE_MISSES_42	39590
CORE_MISSES_43	47893
CORE_MISSES_44	40205
CORE_MISSES_45	39135
CORE_MISSES_46	39024
CORE_MISSES_47	39580
CORE_MISSES_48	39745
CORE_MISSES_49	39411
CORE_MISSES_50	42610
CORE_MISSES_51	39035
CORE_MISSES_52	47750
CORE_MISSES_53	41614
CORE_MISSES_54	39839
CORE_MISSES_55	38653
CORE_MISSES_56	39877
CORE_MISSES_57	39500
CORE_MISSES_58	38937
CORE_MISSES_59	39168
L2_MISSES = 4178354
L2_total_cache_accesses = 5319421
L2_total_cache_misses = 4178354
L2_total_cache_miss_rate = 0.7855
L2_total_cache_pending_hits = 27484
L2_total_cache_reservation_fails = 3160470
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 875430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3255404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2474512
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 236839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 922775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 671284
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1258
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 229
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14574
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16540457
icnt_total_pkts_simt_to_mem=10556107
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     221.2300
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.1991
gpu_tot_sim_cycle_stream_1 = 5309815
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 5309815
gpu_sim_insn_1 = 1174690560
gpu_sim_insn_2 = 17883328
gpu_sim_insn_3 = 22296538
gpu_sim_cycle = 5309816
gpu_sim_insn = 1214870426
gpu_ipc =     228.7971
gpu_tot_sim_cycle = 5309816
gpu_tot_sim_insn = 1214870426
gpu_tot_ipc =     228.7971
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21479471
gpu_stall_icnt2sh    = 1141734
gpu_total_sim_rate=132410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20155289
	L1I_total_cache_misses = 24877
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 100178
L1D_cache:
	L1D_cache_core[0]: Access = 93720, Miss = 93720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4744000
	L1D_cache_core[1]: Access = 91760, Miss = 91760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4785592
	L1D_cache_core[2]: Access = 95020, Miss = 95020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4668266
	L1D_cache_core[3]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4748176
	L1D_cache_core[4]: Access = 95000, Miss = 95000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4688501
	L1D_cache_core[5]: Access = 95640, Miss = 95640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4733313
	L1D_cache_core[6]: Access = 96360, Miss = 96360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4698771
	L1D_cache_core[7]: Access = 94400, Miss = 94400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4702297
	L1D_cache_core[8]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4726006
	L1D_cache_core[9]: Access = 95720, Miss = 95720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4731434
	L1D_cache_core[10]: Access = 94440, Miss = 94440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4720001
	L1D_cache_core[11]: Access = 91180, Miss = 91180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4728012
	L1D_cache_core[12]: Access = 90520, Miss = 90520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4732335
	L1D_cache_core[13]: Access = 92460, Miss = 92460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4768800
	L1D_cache_core[14]: Access = 93740, Miss = 93740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4748476
	L1D_cache_core[15]: Access = 91140, Miss = 91140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4726060
	L1D_cache_core[16]: Access = 95120, Miss = 95120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4672780
	L1D_cache_core[17]: Access = 94980, Miss = 94980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4692838
	L1D_cache_core[18]: Access = 92480, Miss = 92480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4667891
	L1D_cache_core[19]: Access = 93760, Miss = 93760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4640808
	L1D_cache_core[20]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 104364, Miss = 81638, Miss_rate = 0.782, Pending_hits = 5883, Reservation_fails = 4314066
	L1D_cache_core[41]: Access = 98906, Miss = 77199, Miss_rate = 0.781, Pending_hits = 5755, Reservation_fails = 4163394
	L1D_cache_core[42]: Access = 102657, Miss = 80243, Miss_rate = 0.782, Pending_hits = 5786, Reservation_fails = 4282412
	L1D_cache_core[43]: Access = 116304, Miss = 91650, Miss_rate = 0.788, Pending_hits = 6401, Reservation_fails = 4758078
	L1D_cache_core[44]: Access = 105207, Miss = 81748, Miss_rate = 0.777, Pending_hits = 5876, Reservation_fails = 4352798
	L1D_cache_core[45]: Access = 101115, Miss = 79076, Miss_rate = 0.782, Pending_hits = 5679, Reservation_fails = 4225104
	L1D_cache_core[46]: Access = 102467, Miss = 79626, Miss_rate = 0.777, Pending_hits = 5781, Reservation_fails = 4306560
	L1D_cache_core[47]: Access = 103488, Miss = 80914, Miss_rate = 0.782, Pending_hits = 5921, Reservation_fails = 4288502
	L1D_cache_core[48]: Access = 104148, Miss = 81125, Miss_rate = 0.779, Pending_hits = 5874, Reservation_fails = 4331458
	L1D_cache_core[49]: Access = 102127, Miss = 80139, Miss_rate = 0.785, Pending_hits = 5799, Reservation_fails = 4329152
	L1D_cache_core[50]: Access = 107524, Miss = 84884, Miss_rate = 0.789, Pending_hits = 6089, Reservation_fails = 4450103
	L1D_cache_core[51]: Access = 103687, Miss = 80545, Miss_rate = 0.777, Pending_hits = 5814, Reservation_fails = 4293314
	L1D_cache_core[52]: Access = 115041, Miss = 90711, Miss_rate = 0.789, Pending_hits = 6591, Reservation_fails = 4750131
	L1D_cache_core[53]: Access = 110376, Miss = 85213, Miss_rate = 0.772, Pending_hits = 6141, Reservation_fails = 4461387
	L1D_cache_core[54]: Access = 102622, Miss = 80867, Miss_rate = 0.788, Pending_hits = 5808, Reservation_fails = 4273729
	L1D_cache_core[55]: Access = 102224, Miss = 79640, Miss_rate = 0.779, Pending_hits = 5623, Reservation_fails = 4336840
	L1D_cache_core[56]: Access = 103820, Miss = 80870, Miss_rate = 0.779, Pending_hits = 5863, Reservation_fails = 4286003
	L1D_cache_core[57]: Access = 103740, Miss = 80663, Miss_rate = 0.778, Pending_hits = 5856, Reservation_fails = 4243620
	L1D_cache_core[58]: Access = 101748, Miss = 79651, Miss_rate = 0.783, Pending_hits = 5655, Reservation_fails = 4334418
	L1D_cache_core[59]: Access = 102158, Miss = 80171, Miss_rate = 0.785, Pending_hits = 5661, Reservation_fails = 4270586
	L1D_total_cache_accesses = 3970667
	L1D_total_cache_misses = 3513517
	L1D_total_cache_miss_rate = 0.8849
	L1D_total_cache_pending_hits = 117856
	L1D_total_cache_reservation_fails = 181389159
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 299078
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 334214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2350086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146670325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 297478
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1163431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34718834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20130412
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24877
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 100178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
121167, 121167, 121167, 121167, 117935, 117935, 117935, 117935, 114703, 114703, 114703, 114703, 105201, 105201, 105201, 105201, 
gpgpu_n_tot_thrd_icount = 1269022016
gpgpu_n_tot_w_icount = 39656938
gpgpu_n_stall_shd_mem = 289043096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4149787
gpgpu_n_mem_write_global = 1168709
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 40798132
gpgpu_n_store_insn = 24684687
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120566
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 289035799
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:457047803	W0_Idle:95742730	W0_Scoreboard:44730151	W1:369144	W2:318005	W3:330037	W4:277051	W5:203227	W6:110703	W7:63019	W8:26121	W9:10271	W10:4854	W11:2213	W12:2427	W13:1567	W14:2467	W15:1904	W16:3185	W17:4826	W18:6494	W19:15719	W20:18315	W21:32818	W22:43698	W23:41947	W24:44896	W25:45492	W26:34781	W27:20397	W28:8660	W29:3647	W30:1279	W31:0	W32:37608072
Warp Occupancy Distribution:
Stall:222453649	W0_Idle:27165402	W0_Scoreboard:31963051	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37006858
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.062239
warp_utilization1: 0.116159
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18800152 {8:2350019,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 118762856 {40:418518,72:60,136:750131,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 72533440 {40:1791694,72:3631,136:4443,}
traffic_breakdown_coretomem[INST_ACC_R] = 13288 {8:1661,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 319542472 {136:2349577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9349088 {8:1168636,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 72512504 {40:1791174,72:3631,136:4442,}
traffic_breakdown_memtocore[INST_ACC_R] = 225896 {136:1661,}
maxmrqlatency = 1172 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1276 
averagemflatency_1 = 1222 
averagemflatency_3 = 1334 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 5309815 
mrq_lat_table:1918445 	63247 	110238 	225110 	613273 	1050527 	1367223 	1050180 	272673 	6454 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80401 	349392 	1666040 	2606176 	609137 	6372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34257 	79819 	309991 	335019 	340834 	799924 	1784476 	1425802 	207705 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3154433 	931916 	60893 	1641 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	215958 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	43 	567 	10008 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        20        22        30        32        12        38        40        19        22        32        32        24        32 
dram[1]:        15        15        16        20        22        16        30        16        34        32        22        20        32        32        28        24 
dram[2]:        24        32        32        18        16        20        28        20        37        40        30        15        32        32        28        24 
dram[3]:        24        21        26        14        30        14        28        14        44        18        32        18        32        32        30        35 
dram[4]:        22        30        22        36        36        20        16        28        44        28        16        22        32        32        32        32 
dram[5]:        20        26        26        32        30        28        22        28        17        40        13        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:       976      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:      1012      1451      1390      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1268      1109      1171      1356      1388 
dram[4]:      1222      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.325864  1.311609  1.277583  1.259069  1.294786  1.285893  1.292893  1.274519  1.254662  1.234011  1.273347  1.258924  1.285804  1.271334  1.302110  1.289577 
dram[1]:  1.322084  1.315791  1.278059  1.279708  1.303199  1.297316  1.297546  1.292634  1.253848  1.263217  1.279041  1.282992  1.297212  1.295326  1.306351  1.308949 
dram[2]:  1.314331  1.315889  1.268792  1.277767  1.286085  1.297429  1.296397  1.286502  1.239856  1.256442  1.264984  1.273765  1.279308  1.289707  1.290842  1.313390 
dram[3]:  1.325831  1.318568  1.283987  1.274390  1.299356  1.296836  1.298207  1.297935  1.253828  1.260713  1.285309  1.280744  1.291822  1.292886  1.309787  1.308973 
dram[4]:  1.322153  1.317193  1.274189  1.277156  1.299260  1.293983  1.297272  1.290220  1.256817  1.251510  1.278350  1.272813  1.286732  1.289314  1.314517  1.298922 
dram[5]:  1.321427  1.326917  1.275772  1.283585  1.296612  1.306617  1.300697  1.296260  1.255086  1.261461  1.286216  1.287833  1.301686  1.297804  1.314570  1.315025 
average row locality = 6677378/5180270 = 1.289002
average row locality_1 = 4952630/3914584 = 1.265174
average row locality_2 = 1724748/1265686 = 1.362698
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46388     51473     43681     45622     43914     44661     43780     45001     41265     43877     43224     45544     41697     43321     40414     41899 
dram[1]:     45423     47182     43381     45183     43088     43160     43860     42866     41180     41217     43365     43216     40961     41753     41377     41304 
dram[2]:     47202     46580     46077     44379     44618     43080     47684     43999     42624     40707     44938     44523     43284     41388     43056     40512 
dram[3]:     45652     46267     43996     45602     43756     43229     43228     42211     42253     41404     42850     44067     42006     42350     41641     41282 
dram[4]:     45547     47599     44547     45662     42545     44930     43354     45100     41389     42772     42758     46811     42312     42334     40461     42585 
dram[5]:     45722     46421     45040     43761     42734     44095     42672     42555     41404     41254     42746     43377     41016     41719     40621     41655 
total reads: 4178220
bank skew: 51473/40414 = 1.27
chip skew: 705761/686792 = 1.03
number of total write accesses:
dram[0]:     30060     34688     25427     26918     26556     27305     26587     27537     24069     26549     25701     27923     23654     25373     23755     25110 
dram[1]:     28541     30326     24567     26624     25850     25853     26685     25747     23906     23990     25551     25800     22656     23536     24325     24328 
dram[2]:     30847     30039     27263     25810     27260     25698     30433     26729     25242     23604     27328     27006     25217     23542     26179     23982 
dram[3]:     28979     29225     25234     26647     26482     25799     26056     24926     24897     24085     25094     26242     23594     24041     24591     24041 
dram[4]:     29308     30966     26002     27141     25405     27549     26124     27631     24066     25603     25286     28999     24177     24593     23811     25629 
dram[5]:     28636     29411     26180     25147     25172     26674     25452     25277     23991     24125     25071     25732     22613     23519     23484     24839 
total reads: 2499222
bank skew: 34688/22613 = 1.53
chip skew: 427212/405323 = 1.05
average mf latency per bank:
dram[0]:       1222      1768      1147      1392       868      1049       874      1164       844      1025      1159      1334       974      1117       880      1051
dram[1]:       1201      1208      1090      1065       818       819       815       818       794       815      1131      1135       939       908       835       860
dram[2]:       1342      1295      1239      1167       961       901      1003       891       927       893      1239      1201      1053       971       955       920
dram[3]:       1191      1264      1105      1127       834       868       843       856       817       849      1169      1186       958       962       857       894
dram[4]:       1186      1302      1092      1118       840       908       849       906       822       893      1146      1207       948       971       852       915
dram[5]:       1192      1193      1065      1013       812       814       813       812       792       798      1112      1109       896       892       840       826
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      5257      5771      5175      6408      5476      7025      6893      5855      4878      5871      5253      6674
dram[1]:       5881      5961      5353      5504      5199      6251      5371      5164      5182      5549      5207      5495      5057      5474      5907      5300
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5581      5220      6827      5790      5492      5544      5641      5930
dram[3]:       5366      6431      5607      5504      5638      5832      5732      5405      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5661      5954      5520      6078      5248      5419      5901      6340      5205      5722      6828      5695      5253      6302      5460      5663
dram[5]:       5269      6136      5245      5236      5294      4788      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3004279 n_act=884510 n_pre=884496 n_req=861021 n_req_1=437508 n_req_2=259767 n_req_3=163746 n_rd=1411506 n_write=824165 bw_util=0.4827 bw_util_1=0.2497 bw_util_2=0.1482 bw_util_3=0.08482 blp=10.177279 blp_1= 4.113359 blp_2= 2.721114 blp_3= 1.991197
 n_activity=6996419 dram_eff=0.4836 dram_eff_1=0.2501 dram_eff_2=0.1485 dram_eff_3=0.08497
bk0: 92776a 2557969i bk1: 102944a 1836263i bk2: 87360a 2732050i bk3: 91244a 2445618i bk4: 87826a 2527645i bk5: 89318a 2313766i bk6: 87560a 2355248i bk7: 90002a 2112635i bk8: 82530a 3232752i bk9: 87754a 2795237i bk10: 86448a 2827774i bk11: 91088a 2418301i bk12: 83392a 2901220i bk13: 86642a 2579326i bk14: 80824a 2815561i bk15: 83798a 2532210i 
bw_dist = 0.250	0.148	0.085	0.515	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4144
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3148198 n_act=848740 n_pre=848727 n_req=843784 n_req_1=437508 n_req_2=240644 n_req_3=165632 n_rd=1377006 n_write=786285 bw_util=0.4729 bw_util_1=0.2497 bw_util_2=0.1373 bw_util_3=0.08589 blp=9.730918 blp_1= 4.136252 blp_2= 2.633999 blp_3= 1.973005
 n_activity=6938038 dram_eff=0.4777 dram_eff_1=0.2522 dram_eff_2=0.1387 dram_eff_3=0.08676
bk0: 90846a 2797360i bk1: 94364a 2455166i bk2: 86762a 2922663i bk3: 90366a 2622489i bk4: 86170a 2723262i bk5: 86316a 2645182i bk6: 87720a 2453775i bk7: 85732a 2489099i bk8: 82360a 3273858i bk9: 82432a 3203425i bk10: 86730a 2893784i bk11: 86432a 2816831i bk12: 81918a 3098182i bk13: 83504a 2913669i bk14: 82748a 2812074i bk15: 82606a 2733597i 
bw_dist = 0.250	0.137	0.086	0.517	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0543
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3017411 n_act=880299 n_pre=880284 n_req=860315 n_req_1=437516 n_req_2=258313 n_req_3=164486 n_rd=1409274 n_write=821688 bw_util=0.4822 bw_util_1=0.2497 bw_util_2=0.1474 bw_util_3=0.08512 blp=10.138887 blp_1= 4.114784 blp_2= 2.715973 blp_3= 1.977894
 n_activity=6991578 dram_eff=0.4834 dram_eff_1=0.2503 dram_eff_2=0.1478 dram_eff_3=0.08533
bk0: 94398a 2458170i bk1: 93156a 2409596i bk2: 92154a 2520384i bk3: 88758a 2630330i bk4: 89235a 2425539i bk5: 86160a 2557965i bk6: 95368a 1886007i bk7: 87998a 2265353i bk8: 85248a 3058002i bk9: 81414a 3185342i bk10: 89876a 2607597i bk11: 89042a 2574158i bk12: 86564a 2682060i bk13: 82774a 2850702i bk14: 86106a 2488590i bk15: 81023a 2718709i 
bw_dist = 0.250	0.147	0.085	0.515	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2948
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3130988 n_act=852397 n_pre=852381 n_req=847070 n_req_1=437516 n_req_2=242304 n_req_3=167250 n_rd=1383588 n_write=789602 bw_util=0.4748 bw_util_1=0.2497 bw_util_2=0.1383 bw_util_3=0.08681 blp=9.775107 blp_1= 4.138925 blp_2= 2.639506 blp_3= 1.987830
 n_activity=6945716 dram_eff=0.4791 dram_eff_1=0.252 dram_eff_2=0.1395 dram_eff_3=0.0876
bk0: 91304a 2741337i bk1: 92534a 2571195i bk2: 87992a 2869683i bk3: 91204a 2587514i bk4: 87512a 2629626i bk5: 86458a 2620816i bk6: 86456a 2546063i bk7: 84422a 2599684i bk8: 84506a 3161042i bk9: 82808a 3169648i bk10: 85700a 2958781i bk11: 88134a 2712627i bk12: 84012a 2948847i bk13: 84700a 2820752i bk14: 83282a 2768236i bk15: 82564a 2751945i 
bw_dist = 0.250	0.138	0.087	0.516	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2326
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3051137 n_act=871351 n_pre=871338 n_req=856530 n_req_1=437500 n_req_2=254089 n_req_3=164941 n_rd=1401382 n_write=813748 bw_util=0.48 bw_util_1=0.2497 bw_util_2=0.145 bw_util_3=0.08534 blp=10.006911 blp_1= 4.111252 blp_2= 2.688960 blp_3= 1.966480
 n_activity=6982283 dram_eff=0.4819 dram_eff_1=0.2506 dram_eff_2=0.1456 dram_eff_3=0.08566
bk0: 91094a 2683404i bk1: 95196a 2319449i bk2: 89090a 2724011i bk3: 91322a 2498562i bk4: 85090a 2720466i bk5: 89854a 2348527i bk6: 86708a 2471490i bk7: 90200a 2183336i bk8: 82770a 3245473i bk9: 85544a 2971031i bk10: 85516a 2904730i bk11: 93622a 2342388i bk12: 84622a 2850484i bk13: 84666a 2751291i bk14: 80922a 2852362i bk15: 85166a 2503162i 
bw_dist = 0.250	0.145	0.085	0.516	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9497
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7008956 n_nop=3168349 n_act=842959 n_pre=842943 n_req=841303 n_req_1=437506 n_req_2=238723 n_req_3=165074 n_rd=1373565 n_write=781140 bw_util=0.4717 bw_util_1=0.2497 bw_util_2=0.1362 bw_util_3=0.08579 blp=9.645911 blp_1= 4.138391 blp_2= 2.611494 blp_3= 1.962667
 n_activity=6932306 dram_eff=0.4769 dram_eff_1=0.2524 dram_eff_2=0.1377 dram_eff_3=0.08673
bk0: 91444a 2787487i bk1: 92842a 2578227i bk2: 90080a 2745896i bk3: 87522a 2820999i bk4: 85458a 2801964i bk5: 88190a 2558152i bk6: 85344a 2655588i bk7: 85110a 2591386i bk8: 82808a 3281706i bk9: 82508a 3197595i bk10: 85492a 2990334i bk11: 86754a 2833895i bk12: 82032a 3109101i bk13: 83438a 2941165i bk14: 81242a 2929521i bk15: 83301a 2701895i 
bw_dist = 0.250	0.136	0.086	0.517	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9181

========= L2 cache stats =========
L2_cache_bank[0]: Access = 435323, Miss = 344374, Miss_rate = 0.791, Pending_hits = 2195, Reservation_fails = 182204
L2_cache_bank[1]: Access = 478101, Miss = 361405, Miss_rate = 0.756, Pending_hits = 2861, Reservation_fails = 380822
L2_cache_bank[2]: Access = 435566, Miss = 342648, Miss_rate = 0.787, Pending_hits = 1968, Reservation_fails = 238231
L2_cache_bank[3]: Access = 442865, Miss = 345892, Miss_rate = 0.781, Pending_hits = 2133, Reservation_fails = 270708
L2_cache_bank[4]: Access = 454127, Miss = 359501, Miss_rate = 0.792, Pending_hits = 2859, Reservation_fails = 329666
L2_cache_bank[5]: Access = 441154, Miss = 345182, Miss_rate = 0.782, Pending_hits = 2328, Reservation_fails = 233582
L2_cache_bank[6]: Access = 436907, Miss = 345389, Miss_rate = 0.791, Pending_hits = 2094, Reservation_fails = 227207
L2_cache_bank[7]: Access = 442731, Miss = 346421, Miss_rate = 0.782, Pending_hits = 2208, Reservation_fails = 264737
L2_cache_bank[8]: Access = 433706, Miss = 342929, Miss_rate = 0.791, Pending_hits = 2003, Reservation_fails = 201436
L2_cache_bank[9]: Access = 451354, Miss = 357808, Miss_rate = 0.793, Pending_hits = 2916, Reservation_fails = 356800
L2_cache_bank[10]: Access = 432640, Miss = 341961, Miss_rate = 0.790, Pending_hits = 1923, Reservation_fails = 218812
L2_cache_bank[11]: Access = 434947, Miss = 344844, Miss_rate = 0.793, Pending_hits = 1996, Reservation_fails = 256265
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 435323, Miss = 344374 (0.791), PendingHit = 2195 (0.00504)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 478101, Miss = 361405 (0.756), PendingHit = 2861 (0.00598)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 435566, Miss = 342648 (0.787), PendingHit = 1968 (0.00452)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 442865, Miss = 345892 (0.781), PendingHit = 2133 (0.00482)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 454127, Miss = 359501 (0.792), PendingHit = 2859 (0.0063)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441154, Miss = 345182 (0.782), PendingHit = 2328 (0.00528)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 436907, Miss = 345389 (0.791), PendingHit = 2094 (0.00479)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 442731, Miss = 346421 (0.782), PendingHit = 2208 (0.00499)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 433706, Miss = 342929 (0.791), PendingHit = 2003 (0.00462)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 451354, Miss = 357808 (0.793), PendingHit = 2916 (0.00646)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 432640, Miss = 341961 (0.79), PendingHit = 1923 (0.00444)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 434947, Miss = 344844 (0.793), PendingHit = 1996 (0.00459)
L2 Cache Total Miss Rate = 0.785
Stream 1: L2 Cache Miss Rate = 0.943
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.785
Stream 1: Accesses  = 2758069
Stream 1: Misses  = 2601231
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 5319421
Stream 3: Misses  = 4178354
Stream 1+2: Accesses  = 2758069
Stream 1+2: Misses  = 2601231
Stream 1+2+3: Accesses  = 8077490
Stream 1+2+3: Misses  = 6779585
Total Accesses  = 5319421
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	80.908
CORE_L2MPKI_21	83.369
CORE_L2MPKI_22	78.321
CORE_L2MPKI_23	83.456
CORE_L2MPKI_24	83.313
CORE_L2MPKI_25	80.986
CORE_L2MPKI_26	84.822
CORE_L2MPKI_27	85.664
CORE_L2MPKI_28	82.929
CORE_L2MPKI_29	84.027
CORE_L2MPKI_30	84.785
CORE_L2MPKI_31	83.467
CORE_L2MPKI_32	85.117
CORE_L2MPKI_33	85.830
CORE_L2MPKI_34	83.779
CORE_L2MPKI_35	85.435
CORE_L2MPKI_36	84.525
CORE_L2MPKI_37	83.363
CORE_L2MPKI_38	80.914
CORE_L2MPKI_39	84.157
CORE_L2MPKI_40	36.104
CORE_L2MPKI_41	35.374
CORE_L2MPKI_42	36.111
CORE_L2MPKI_43	40.011
CORE_L2MPKI_44	35.310
CORE_L2MPKI_45	35.659
CORE_L2MPKI_46	35.331
CORE_L2MPKI_47	35.260
CORE_L2MPKI_48	36.228
CORE_L2MPKI_49	35.139
CORE_L2MPKI_50	37.978
CORE_L2MPKI_51	34.995
CORE_L2MPKI_52	40.170
CORE_L2MPKI_53	36.411
CORE_L2MPKI_54	36.228
CORE_L2MPKI_55	34.927
CORE_L2MPKI_56	36.285
CORE_L2MPKI_57	35.627
CORE_L2MPKI_58	36.060
CORE_L2MPKI_59	36.218
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 83.458
Avg_MPKI_Stream3= 36.271
MISSES-CORES
CORE_MISSES_0	93732
CORE_MISSES_1	91767
CORE_MISSES_2	95022
CORE_MISSES_3	93786
CORE_MISSES_4	95008
CORE_MISSES_5	95646
CORE_MISSES_6	96362
CORE_MISSES_7	94402
CORE_MISSES_8	93780
CORE_MISSES_9	95721
CORE_MISSES_10	94441
CORE_MISSES_11	91181
CORE_MISSES_12	90520
CORE_MISSES_13	92462
CORE_MISSES_14	93741
CORE_MISSES_15	91141
CORE_MISSES_16	95120
CORE_MISSES_17	94981
CORE_MISSES_18	92481
CORE_MISSES_19	93760
CORE_MISSES_20	67807
CORE_MISSES_21	73218
CORE_MISSES_22	61865
CORE_MISSES_23	75511
CORE_MISSES_24	69327
CORE_MISSES_25	69702
CORE_MISSES_26	79013
CORE_MISSES_27	82273
CORE_MISSES_28	69987
CORE_MISSES_29	77474
CORE_MISSES_30	77245
CORE_MISSES_31	71597
CORE_MISSES_32	81968
CORE_MISSES_33	80664
CORE_MISSES_34	75047
CORE_MISSES_35	79472
CORE_MISSES_36	81855
CORE_MISSES_37	76510
CORE_MISSES_38	71458
CORE_MISSES_39	71923
CORE_MISSES_40	39854
CORE_MISSES_41	37964
CORE_MISSES_42	39590
CORE_MISSES_43	47893
CORE_MISSES_44	40205
CORE_MISSES_45	39135
CORE_MISSES_46	39024
CORE_MISSES_47	39580
CORE_MISSES_48	39745
CORE_MISSES_49	39411
CORE_MISSES_50	42610
CORE_MISSES_51	39035
CORE_MISSES_52	47750
CORE_MISSES_53	41614
CORE_MISSES_54	39839
CORE_MISSES_55	38653
CORE_MISSES_56	39877
CORE_MISSES_57	39500
CORE_MISSES_58	38937
CORE_MISSES_59	39168
L2_MISSES = 4178354
L2_total_cache_accesses = 5319421
L2_total_cache_misses = 4178354
L2_total_cache_miss_rate = 0.7855
L2_total_cache_pending_hits = 27484
L2_total_cache_reservation_fails = 3160470
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 875430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3255404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2474512
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 236839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 922775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 671284
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1258
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 229
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14574
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16540457
icnt_total_pkts_simt_to_mem=10556107
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     219.8684
gpu_ipc_2 =          inf
gpu_ipc_3 =       3.9077
gpu_tot_sim_cycle_stream_1 = 6233147
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 6233147
gpu_sim_insn_1 = 1370472320
gpu_sim_insn_2 = 21102528
gpu_sim_insn_3 = 24357307
gpu_sim_cycle = 6233148
gpu_sim_insn = 1415932155
gpu_ipc =     227.1617
gpu_tot_sim_cycle = 6233148
gpu_tot_sim_insn = 1415932155
gpu_tot_ipc =     227.1617
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25494206
gpu_stall_icnt2sh    = 1286172
gpu_total_sim_rate=134109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23397874
	L1I_total_cache_misses = 27610
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 100178
L1D_cache:
	L1D_cache_core[0]: Access = 109980, Miss = 109980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5582147
	L1D_cache_core[1]: Access = 107380, Miss = 107380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5599462
	L1D_cache_core[2]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5484205
	L1D_cache_core[3]: Access = 108760, Miss = 108760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5592722
	L1D_cache_core[4]: Access = 111260, Miss = 111260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5496712
	L1D_cache_core[5]: Access = 111900, Miss = 111900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5572028
	L1D_cache_core[6]: Access = 111980, Miss = 111980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5523404
	L1D_cache_core[7]: Access = 109380, Miss = 109380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5542091
	L1D_cache_core[8]: Access = 108740, Miss = 108740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5569570
	L1D_cache_core[9]: Access = 111360, Miss = 111360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5554880
	L1D_cache_core[10]: Access = 110080, Miss = 110080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5532513
	L1D_cache_core[11]: Access = 108120, Miss = 108120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5544517
	L1D_cache_core[12]: Access = 106140, Miss = 106140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5580804
	L1D_cache_core[13]: Access = 108080, Miss = 108080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5601225
	L1D_cache_core[14]: Access = 110020, Miss = 110020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5559846
	L1D_cache_core[15]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5563855
	L1D_cache_core[16]: Access = 110100, Miss = 110100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5497247
	L1D_cache_core[17]: Access = 109980, Miss = 109980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5508189
	L1D_cache_core[18]: Access = 108760, Miss = 108760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5504966
	L1D_cache_core[19]: Access = 108720, Miss = 108720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5485330
	L1D_cache_core[20]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 124739, Miss = 98453, Miss_rate = 0.789, Pending_hits = 7007, Reservation_fails = 5196166
	L1D_cache_core[41]: Access = 115076, Miss = 90313, Miss_rate = 0.785, Pending_hits = 6638, Reservation_fails = 4930694
	L1D_cache_core[42]: Access = 117370, Miss = 92242, Miss_rate = 0.786, Pending_hits = 6529, Reservation_fails = 4948488
	L1D_cache_core[43]: Access = 131451, Miss = 104066, Miss_rate = 0.792, Pending_hits = 7255, Reservation_fails = 5478189
	L1D_cache_core[44]: Access = 120202, Miss = 93994, Miss_rate = 0.782, Pending_hits = 6662, Reservation_fails = 5064036
	L1D_cache_core[45]: Access = 115683, Miss = 90856, Miss_rate = 0.785, Pending_hits = 6484, Reservation_fails = 4905211
	L1D_cache_core[46]: Access = 117989, Miss = 92362, Miss_rate = 0.783, Pending_hits = 6637, Reservation_fails = 5025291
	L1D_cache_core[47]: Access = 117998, Miss = 92621, Miss_rate = 0.785, Pending_hits = 6656, Reservation_fails = 4969866
	L1D_cache_core[48]: Access = 118362, Miss = 92733, Miss_rate = 0.783, Pending_hits = 6636, Reservation_fails = 4983890
	L1D_cache_core[49]: Access = 122973, Miss = 97532, Miss_rate = 0.793, Pending_hits = 6932, Reservation_fails = 5230628
	L1D_cache_core[50]: Access = 122314, Miss = 96956, Miss_rate = 0.793, Pending_hits = 6909, Reservation_fails = 5143669
	L1D_cache_core[51]: Access = 119294, Miss = 93261, Miss_rate = 0.782, Pending_hits = 6658, Reservation_fails = 5043599
	L1D_cache_core[52]: Access = 130601, Miss = 103495, Miss_rate = 0.792, Pending_hits = 7418, Reservation_fails = 5492526
	L1D_cache_core[53]: Access = 131201, Miss = 102455, Miss_rate = 0.781, Pending_hits = 7310, Reservation_fails = 5362875
	L1D_cache_core[54]: Access = 117203, Miss = 92801, Miss_rate = 0.792, Pending_hits = 6605, Reservation_fails = 4929663
	L1D_cache_core[55]: Access = 117450, Miss = 92058, Miss_rate = 0.784, Pending_hits = 6429, Reservation_fails = 5038640
	L1D_cache_core[56]: Access = 118888, Miss = 93134, Miss_rate = 0.783, Pending_hits = 6689, Reservation_fails = 4990240
	L1D_cache_core[57]: Access = 119321, Miss = 93404, Miss_rate = 0.783, Pending_hits = 6684, Reservation_fails = 4978610
	L1D_cache_core[58]: Access = 117083, Miss = 92118, Miss_rate = 0.787, Pending_hits = 6536, Reservation_fails = 5047296
	L1D_cache_core[59]: Access = 117770, Miss = 92866, Miss_rate = 0.789, Pending_hits = 6485, Reservation_fails = 4975558
	L1D_total_cache_accesses = 4602752
	L1D_total_cache_misses = 4087504
	L1D_total_cache_miss_rate = 0.8881
	L1D_total_cache_pending_hits = 135159
	L1D_total_cache_reservation_fails = 212643995
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 328823
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 134925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2753802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 173035559
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 327223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1333702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39608436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23370264
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27610
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 100178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
143500, 143500, 143500, 143500, 137036, 137036, 137036, 137036, 133804, 133804, 133804, 133804, 124302, 124302, 124302, 124302, 
gpgpu_n_tot_thrd_icount = 1473860480
gpgpu_n_tot_w_icount = 46058140
gpgpu_n_stall_shd_mem = 339025797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4879280
gpgpu_n_mem_write_global = 1339111
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 47505623
gpgpu_n_store_insn = 28733953
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5692462
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 339018500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:522032177	W0_Idle:126104816	W0_Scoreboard:53782484	W1:381952	W2:337642	W3:352588	W4:296382	W5:216173	W6:118231	W7:67102	W8:28331	W9:11390	W10:5809	W11:2896	W12:3018	W13:2112	W14:3098	W15:2596	W16:3878	W17:5813	W18:7844	W19:18898	W20:22752	W21:37450	W22:54333	W23:50989	W24:55763	W25:54316	W26:43494	W27:24217	W28:11252	W29:4268	W30:1552	W31:0	W32:43832144
Warp Occupancy Distribution:
Stall:259457767	W0_Idle:33856686	W0_Scoreboard:37495513	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43178914
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061577
warp_utilization1: 0.115455
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22030360 {8:2753795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 137581208 {40:463891,72:68,136:875152,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 85584392 {40:2117095,72:3757,136:4633,}
traffic_breakdown_coretomem[INST_ACC_R] = 15048 {8:1881,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 374509048 {136:2753743,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10712776 {8:1339097,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 85569032 {40:2116711,72:3757,136:4633,}
traffic_breakdown_memtocore[INST_ACC_R] = 255816 {136:1881,}
maxmrqlatency = 1224 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1283 
averagemflatency_1 = 1226 
averagemflatency_3 = 1345 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 6233147 
mrq_lat_table:2252520 	74214 	129573 	264401 	719741 	1233966 	1609298 	1236177 	319964 	7419 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	92894 	400758 	1928312 	3062454 	726118 	7464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38154 	92483 	358739 	386015 	398347 	933038 	2088131 	1676282 	246564 	2374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3723491 	1084558 	69070 	1784 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	386420 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	57 	643 	11765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        20        22        30        32        12        38        40        19        22        32        32        24        32 
dram[1]:        15        15        16        20        22        16        30        16        34        36        22        20        32        32        28        24 
dram[2]:        24        32        32        18        16        20        28        20        37        40        30        15        32        32        28        24 
dram[3]:        24        21        26        14        30        14        28        14        44        18        32        18        32        32        30        35 
dram[4]:        22        30        22        36        36        20        16        28        44        34        16        22        32        32        32        32 
dram[5]:        20        26        26        32        30        28        22        28        17        40        13        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:      1012      1451      1390      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1268      1120      1171      1356      1388 
dram[4]:      1222      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.319450  1.305202  1.272124  1.255820  1.288031  1.277277  1.286336  1.269099  1.253151  1.235749  1.279952  1.266766  1.287243  1.273935  1.302554  1.294888 
dram[1]:  1.316320  1.311191  1.273775  1.275910  1.296104  1.291191  1.292265  1.288757  1.255381  1.263935  1.285144  1.288982  1.297378  1.296557  1.311297  1.313713 
dram[2]:  1.307601  1.309542  1.264675  1.272275  1.279527  1.289282  1.289559  1.280950  1.240345  1.256400  1.271024  1.279305  1.282763  1.290755  1.295943  1.316556 
dram[3]:  1.318578  1.314080  1.279217  1.271072  1.292902  1.290838  1.292696  1.290843  1.255177  1.262188  1.291690  1.287309  1.292588  1.293944  1.314874  1.313457 
dram[4]:  1.316347  1.310049  1.268388  1.271579  1.289621  1.286055  1.288458  1.283527  1.254551  1.252335  1.283644  1.279145  1.286829  1.291309  1.315202  1.302326 
dram[5]:  1.316673  1.321065  1.271423  1.278845  1.290945  1.299391  1.294318  1.290621  1.255782  1.263481  1.291869  1.292399  1.300777  1.297478  1.319207  1.317066 
average row locality = 7847289/6095626 = 1.287364
average row locality_1 = 5818167/4605611 = 1.263278
average row locality_2 = 2029122/1490015 = 1.361813
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     54348     59758     51175     53250     51419     52157     51219     52612     48678     51220     51497     53894     49277     51023     48304     50296 
dram[1]:     53003     54832     50502     52495     50488     50417     51199     50317     48451     48233     51376     51353     48127     49070     49145     49202 
dram[2]:     55212     54733     53631     51956     52102     50426     55189     51642     49796     47989     53292     52943     51108     49015     51353     48618 
dram[3]:     53224     53949     51070     52987     51357     50719     50443     49432     49394     48704     50764     52119     49462     49892     49641     49020 
dram[4]:     53546     55619     52125     53394     49917     52351     50777     52608     48647     50209     50979     55285     49956     50246     48583     50866 
dram[5]:     53107     54051     52245     50839     49990     51359     50157     49779     48366     48584     50883     51386     48181     49089     48342     49518 
total reads: 4910503
bank skew: 59758/47989 = 1.25
chip skew: 830127/805876 = 1.03
number of total write accesses:
dram[0]:     34703     39718     29583     31334     30778     31557     30894     31979     28580     31161     31033     33276     28049     30107     28084     29943 
dram[1]:     33162     35000     28738     31012     30026     29949     30847     29990     28362     28364     30713     31098     27021     28127     28967     28983 
dram[2]:     35580     34875     31537     30079     31513     29798     34859     31175     29663     28135     32750     32350     29996     28105     31001     28630 
dram[3]:     33583     33938     29394     31055     30827     30082     30154     29019     29288     28683     30236     31484     28156     28816     29400     28692 
dram[4]:     33970     35772     30286     31564     29503     31714     30402     32047     28538     30237     30499     34567     28695     29320     28483     30420 
dram[5]:     33089     34101     30448     29266     29194     30769     29730     29389     28199     28688     30322     30998     27027     28024     28015     29612 
total reads: 2936879
bank skew: 39718/27021 = 1.47
chip skew: 500779/476871 = 1.05
average mf latency per bank:
dram[0]:       1182      1670      1114      1336       874      1043       876      1144       851      1021      1249      1418      1017      1145       896      1058
dram[1]:       1140      1155      1042      1023       810       815       808       814       791       813      1181      1192       955       925       833       861
dram[2]:       1288      1246      1198      1133       958       905       992       895       928       899      1321      1290      1087      1002       964       938
dram[3]:       1137      1203      1059      1078       829       861       836       848       814       842      1229      1237       975       965       857       887
dram[4]:       1155      1266      1068      1101       853       921       859       919       835       910      1251      1305      1001      1018       876       942
dram[5]:       1136      1136      1020       977       807       806       807       804       790       796      1171      1166       912       902       837       823
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      5257      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5353      5504      5199      6251      5371      5164      5182      5549      5209      5495      5132      5474      5907      5313
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5581      5257      6827      5790      5492      6193      5641      5930
dram[3]:       5366      6431      5607      5504      5638      5832      5732      5405      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5661      5954      5520      6078      5248      5419      5901      6340      5205      5722      6828      5695      5429      6302      5460      5663
dram[5]:       5269      6136      5245      5236      5294      4788      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3519962 n_act=1040348 n_pre=1040332 n_req=1010627 n_req_1=510428 n_req_2=306997 n_req_3=193202 n_rd=1660232 n_write=966881 bw_util=0.4829 bw_util_1=0.2481 bw_util_2=0.1492 bw_util_3=0.0855 blp=10.209782 blp_1= 4.094424 blp_2= 2.737712 blp_3= 1.994157
 n_activity=8213734 dram_eff=0.4837 dram_eff_1=0.2486 dram_eff_2=0.1495 dram_eff_3=0.08565
bk0: 108696a 3034623i bk1: 119516a 2246793i bk2: 102350a 3228779i bk3: 106498a 2896321i bk4: 102838a 2988897i bk5: 104314a 2748635i bk6: 102434a 2787726i bk7: 105222a 2510504i bk8: 97354a 3741595i bk9: 102436a 3277233i bk10: 102994a 3202158i bk11: 107786a 2768422i bk12: 98554a 3344157i bk13: 102042a 2974038i bk14: 96606a 3226410i bk15: 100592a 2858798i 
bw_dist = 0.248	0.149	0.086	0.515	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4227
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3689672 n_act=997955 n_pre=997941 n_req=988953 n_req_1=510428 n_req_2=286074 n_req_3=192451 n_rd=1616394 n_write=925793 bw_util=0.4723 bw_util_1=0.2481 bw_util_2=0.1391 bw_util_3=0.08508 blp=9.742198 blp_1= 4.114336 blp_2= 2.654497 blp_3= 1.952940
 n_activity=8147416 dram_eff=0.477 dram_eff_1=0.2506 dram_eff_2=0.1404 dram_eff_3=0.08592
bk0: 106006a 3310168i bk1: 109662a 2948299i bk2: 101002a 3455471i bk3: 104990a 3117850i bk4: 100974a 3225702i bk5: 100832a 3142765i bk6: 102392a 2941219i bk7: 100630a 2949109i bk8: 96902a 3815963i bk9: 96466a 3749103i bk10: 102750a 3324412i bk11: 102706a 3209175i bk12: 96254a 3589539i bk13: 98140a 3369360i bk14: 98288a 3240312i bk15: 98400a 3140269i 
bw_dist = 0.248	0.139	0.085	0.518	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.059
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3533243 n_act=1035935 n_pre=1035921 n_req=1010249 n_req_1=510432 n_req_2=305414 n_req_3=194403 n_rd=1657982 n_write=964674 bw_util=0.4825 bw_util_1=0.2482 bw_util_2=0.1485 bw_util_3=0.08591 blp=10.168362 blp_1= 4.094797 blp_2= 2.730886 blp_3= 1.981788
 n_activity=8208490 dram_eff=0.4837 dram_eff_1=0.2487 dram_eff_2=0.1488 dram_eff_3=0.08611
bk0: 110424a 2931055i bk1: 109466a 2839616i bk2: 107260a 3005478i bk3: 103912a 3106495i bk4: 104202a 2889895i bk5: 100850a 3035452i bk6: 110372a 2313041i bk7: 103282a 2668021i bk8: 99592a 3587534i bk9: 95978a 3684120i bk10: 106584a 2972734i bk11: 105880a 2918594i bk12: 102216a 3085324i bk13: 98030a 3274367i bk14: 102702a 2845798i bk15: 97232a 3086694i 
bw_dist = 0.248	0.148	0.086	0.515	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3274
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3667231 n_act=1002810 n_pre=1002798 n_req=993033 n_req_1=510432 n_req_2=288375 n_req_3=194226 n_rd=1624334 n_write=930582 bw_util=0.4743 bw_util_1=0.2482 bw_util_2=0.1402 bw_util_3=0.08591 blp=9.797535 blp_1= 4.117022 blp_2= 2.660913 blp_3= 1.966792
 n_activity=8157041 dram_eff=0.4784 dram_eff_1=0.2503 dram_eff_2=0.1414 dram_eff_3=0.08666
bk0: 106444a 3256794i bk1: 107898a 3061623i bk2: 102140a 3403063i bk3: 105974a 3078087i bk4: 102710a 3103028i bk5: 101434a 3086101i bk6: 100886a 3028638i bk7: 98864a 3075739i bk8: 98788a 3713213i bk9: 97408a 3681943i bk10: 101526a 3394019i bk11: 104238a 3103471i bk12: 98920a 3408750i bk13: 99782a 3249241i bk14: 99282a 3165763i bk15: 98040a 3155693i 
bw_dist = 0.248	0.140	0.086	0.517	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2577
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3566914 n_act=1027155 n_pre=1027141 n_req=1006610 n_req_1=510418 n_req_2=300844 n_req_3=195348 n_rd=1650195 n_write=956350 bw_util=0.4807 bw_util_1=0.2481 bw_util_2=0.1463 bw_util_3=0.0863 blp=10.060084 blp_1= 4.094657 blp_2= 2.704882 blp_3= 1.980310
 n_activity=8199174 dram_eff=0.4824 dram_eff_1=0.249 dram_eff_2=0.1468 dram_eff_3=0.0866
bk0: 107092a 3162919i bk1: 111235a 2760398i bk2: 104248a 3211172i bk3: 106788a 2952603i bk4: 99834a 3201322i bk5: 104698a 2807651i bk6: 101552a 2915389i bk7: 105216a 2589104i bk8: 97294a 3766952i bk9: 100418a 3449363i bk10: 101958a 3289285i bk11: 110568a 2664717i bk12: 99912a 3279496i bk13: 100490a 3142430i bk14: 97160a 3231981i bk15: 101732a 2840025i 
bw_dist = 0.248	0.146	0.086	0.516	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0243
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3713599 n_act=991404 n_pre=991390 n_req=985805 n_req_1=510425 n_req_2=283658 n_req_3=191722 n_rd=1611724 n_write=919638 bw_util=0.471 bw_util_1=0.2481 bw_util_2=0.1379 bw_util_3=0.08492 blp=9.653831 blp_1= 4.116179 blp_2= 2.628658 blp_3= 1.943105
 n_activity=8141335 dram_eff=0.476 dram_eff_1=0.2508 dram_eff_2=0.1394 dram_eff_3=0.08582
bk0: 106214a 3332813i bk1: 108100a 3072527i bk2: 104488a 3276087i bk3: 101674a 3358124i bk4: 99978a 3326282i bk5: 102718a 3066462i bk6: 100308a 3128184i bk7: 99558a 3070308i bk8: 96732a 3856118i bk9: 97168a 3715371i bk10: 101762a 3410377i bk11: 102770a 3236373i bk12: 96360a 3601061i bk13: 98178a 3403107i bk14: 96682a 3374934i bk15: 99034a 3103729i 
bw_dist = 0.248	0.138	0.085	0.519	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9118

========= L2 cache stats =========
L2_cache_bank[0]: Access = 511065, Miss = 405931, Miss_rate = 0.794, Pending_hits = 2413, Reservation_fails = 209303
L2_cache_bank[1]: Access = 555328, Miss = 424223, Miss_rate = 0.764, Pending_hits = 3158, Reservation_fails = 425155
L2_cache_bank[2]: Access = 508936, Miss = 402299, Miss_rate = 0.790, Pending_hits = 2148, Reservation_fails = 272141
L2_cache_bank[3]: Access = 517192, Miss = 405931, Miss_rate = 0.785, Pending_hits = 2371, Reservation_fails = 314215
L2_cache_bank[4]: Access = 530760, Miss = 421693, Miss_rate = 0.795, Pending_hits = 3108, Reservation_fails = 360714
L2_cache_bank[5]: Access = 517607, Miss = 407335, Miss_rate = 0.787, Pending_hits = 2558, Reservation_fails = 267922
L2_cache_bank[6]: Access = 511012, Miss = 405356, Miss_rate = 0.793, Pending_hits = 2333, Reservation_fails = 268409
L2_cache_bank[7]: Access = 517086, Miss = 406824, Miss_rate = 0.787, Pending_hits = 2455, Reservation_fails = 314987
L2_cache_bank[8]: Access = 509774, Miss = 404541, Miss_rate = 0.794, Pending_hits = 2224, Reservation_fails = 232013
L2_cache_bank[9]: Access = 527599, Miss = 420595, Miss_rate = 0.797, Pending_hits = 3176, Reservation_fails = 401925
L2_cache_bank[10]: Access = 505567, Miss = 401282, Miss_rate = 0.794, Pending_hits = 2123, Reservation_fails = 252511
L2_cache_bank[11]: Access = 508173, Miss = 404620, Miss_rate = 0.796, Pending_hits = 2218, Reservation_fails = 295431
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 511065, Miss = 405931 (0.794), PendingHit = 2413 (0.00472)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 555328, Miss = 424223 (0.764), PendingHit = 3158 (0.00569)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 508936, Miss = 402299 (0.79), PendingHit = 2148 (0.00422)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517192, Miss = 405931 (0.785), PendingHit = 2371 (0.00458)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 530760, Miss = 421693 (0.795), PendingHit = 3108 (0.00586)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517607, Miss = 407335 (0.787), PendingHit = 2558 (0.00494)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 511012, Miss = 405356 (0.793), PendingHit = 2333 (0.00457)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517086, Miss = 406824 (0.787), PendingHit = 2455 (0.00475)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 509774, Miss = 404541 (0.794), PendingHit = 2224 (0.00436)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 527599, Miss = 420595 (0.797), PendingHit = 3176 (0.00602)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 505567, Miss = 401282 (0.794), PendingHit = 2123 (0.0042)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 508173, Miss = 404620 (0.796), PendingHit = 2218 (0.00436)
L2 Cache Total Miss Rate = 0.789
Stream 1: L2 Cache Miss Rate = 0.944
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.789
Stream 1: Accesses  = 3232759
Stream 1: Misses  = 3051910
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 6220099
Stream 3: Misses  = 4910630
Stream 1+2: Accesses  = 3232759
Stream 1+2: Misses  = 3051910
Stream 1+2+3: Accesses  = 9452858
Stream 1+2+3: Misses  = 7962540
Total Accesses  = 6220099
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	81.539
CORE_L2MPKI_21	83.259
CORE_L2MPKI_22	79.827
CORE_L2MPKI_23	84.354
CORE_L2MPKI_24	83.669
CORE_L2MPKI_25	82.024
CORE_L2MPKI_26	85.169
CORE_L2MPKI_27	85.809
CORE_L2MPKI_28	83.574
CORE_L2MPKI_29	84.531
CORE_L2MPKI_30	84.816
CORE_L2MPKI_31	83.880
CORE_L2MPKI_32	85.168
CORE_L2MPKI_33	85.772
CORE_L2MPKI_34	84.200
CORE_L2MPKI_35	85.292
CORE_L2MPKI_36	84.856
CORE_L2MPKI_37	83.444
CORE_L2MPKI_38	81.912
CORE_L2MPKI_39	84.737
CORE_L2MPKI_40	40.012
CORE_L2MPKI_41	38.355
CORE_L2MPKI_42	38.773
CORE_L2MPKI_43	42.212
CORE_L2MPKI_44	37.816
CORE_L2MPKI_45	38.160
CORE_L2MPKI_46	38.059
CORE_L2MPKI_47	37.726
CORE_L2MPKI_48	38.712
CORE_L2MPKI_49	39.176
CORE_L2MPKI_50	40.317
CORE_L2MPKI_51	37.751
CORE_L2MPKI_52	42.441
CORE_L2MPKI_53	40.153
CORE_L2MPKI_54	38.811
CORE_L2MPKI_55	37.618
CORE_L2MPKI_56	38.877
CORE_L2MPKI_57	38.244
CORE_L2MPKI_58	38.678
CORE_L2MPKI_59	38.895
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 83.892
Avg_MPKI_Stream3= 39.039
MISSES-CORES
CORE_MISSES_0	109994
CORE_MISSES_1	107387
CORE_MISSES_2	110002
CORE_MISSES_3	108766
CORE_MISSES_4	111269
CORE_MISSES_5	111910
CORE_MISSES_6	111983
CORE_MISSES_7	109382
CORE_MISSES_8	108740
CORE_MISSES_9	111361
CORE_MISSES_10	110081
CORE_MISSES_11	108122
CORE_MISSES_12	106140
CORE_MISSES_13	108082
CORE_MISSES_14	110021
CORE_MISSES_15	106761
CORE_MISSES_16	110100
CORE_MISSES_17	109981
CORE_MISSES_18	108761
CORE_MISSES_19	108720
CORE_MISSES_20	81581
CORE_MISSES_21	86779
CORE_MISSES_22	75998
CORE_MISSES_23	88897
CORE_MISSES_24	82660
CORE_MISSES_25	83315
CORE_MISSES_26	92767
CORE_MISSES_27	96652
CORE_MISSES_28	84077
CORE_MISSES_29	91621
CORE_MISSES_30	91278
CORE_MISSES_31	85783
CORE_MISSES_32	96015
CORE_MISSES_33	94314
CORE_MISSES_34	89435
CORE_MISSES_35	92981
CORE_MISSES_36	95115
CORE_MISSES_37	90435
CORE_MISSES_38	85590
CORE_MISSES_39	86177
CORE_MISSES_40	49571
CORE_MISSES_41	45138
CORE_MISSES_42	46100
CORE_MISSES_43	54562
CORE_MISSES_44	46696
CORE_MISSES_45	45396
CORE_MISSES_46	45804
CORE_MISSES_47	45851
CORE_MISSES_48	45963
CORE_MISSES_49	49530
CORE_MISSES_50	49056
CORE_MISSES_51	45859
CORE_MISSES_52	54688
CORE_MISSES_53	51578
CORE_MISSES_54	46284
CORE_MISSES_55	45275
CORE_MISSES_56	46470
CORE_MISSES_57	46229
CORE_MISSES_58	45590
CORE_MISSES_59	45957
L2_MISSES = 4910630
L2_total_cache_accesses = 6220099
L2_total_cache_misses = 4910630
L2_total_cache_miss_rate = 0.7895
L2_total_cache_pending_hits = 30285
L2_total_cache_reservation_fails = 3614726
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1023375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3835397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2831429
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 254325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1075033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 767205
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1428
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 254
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15992
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19385255
icnt_total_pkts_simt_to_mem=12328108
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     219.8684
gpu_ipc_2 =          inf
gpu_ipc_3 =       3.9077
gpu_tot_sim_cycle_stream_1 = 6233147
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 6233147
gpu_sim_insn_1 = 1370472320
gpu_sim_insn_2 = 21102528
gpu_sim_insn_3 = 24357307
gpu_sim_cycle = 6233148
gpu_sim_insn = 1415932155
gpu_ipc =     227.1617
gpu_tot_sim_cycle = 6233148
gpu_tot_sim_insn = 1415932155
gpu_tot_ipc =     227.1617
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25494206
gpu_stall_icnt2sh    = 1286172
gpu_total_sim_rate=134109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23397874
	L1I_total_cache_misses = 27610
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 100178
L1D_cache:
	L1D_cache_core[0]: Access = 109980, Miss = 109980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5582147
	L1D_cache_core[1]: Access = 107380, Miss = 107380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5599462
	L1D_cache_core[2]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5484205
	L1D_cache_core[3]: Access = 108760, Miss = 108760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5592722
	L1D_cache_core[4]: Access = 111260, Miss = 111260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5496712
	L1D_cache_core[5]: Access = 111900, Miss = 111900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5572028
	L1D_cache_core[6]: Access = 111980, Miss = 111980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5523404
	L1D_cache_core[7]: Access = 109380, Miss = 109380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5542091
	L1D_cache_core[8]: Access = 108740, Miss = 108740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5569570
	L1D_cache_core[9]: Access = 111360, Miss = 111360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5554880
	L1D_cache_core[10]: Access = 110080, Miss = 110080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5532513
	L1D_cache_core[11]: Access = 108120, Miss = 108120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5544517
	L1D_cache_core[12]: Access = 106140, Miss = 106140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5580804
	L1D_cache_core[13]: Access = 108080, Miss = 108080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5601225
	L1D_cache_core[14]: Access = 110020, Miss = 110020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5559846
	L1D_cache_core[15]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5563855
	L1D_cache_core[16]: Access = 110100, Miss = 110100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5497247
	L1D_cache_core[17]: Access = 109980, Miss = 109980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5508189
	L1D_cache_core[18]: Access = 108760, Miss = 108760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5504966
	L1D_cache_core[19]: Access = 108720, Miss = 108720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5485330
	L1D_cache_core[20]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 124739, Miss = 98453, Miss_rate = 0.789, Pending_hits = 7007, Reservation_fails = 5196166
	L1D_cache_core[41]: Access = 115076, Miss = 90313, Miss_rate = 0.785, Pending_hits = 6638, Reservation_fails = 4930694
	L1D_cache_core[42]: Access = 117370, Miss = 92242, Miss_rate = 0.786, Pending_hits = 6529, Reservation_fails = 4948488
	L1D_cache_core[43]: Access = 131451, Miss = 104066, Miss_rate = 0.792, Pending_hits = 7255, Reservation_fails = 5478189
	L1D_cache_core[44]: Access = 120202, Miss = 93994, Miss_rate = 0.782, Pending_hits = 6662, Reservation_fails = 5064036
	L1D_cache_core[45]: Access = 115683, Miss = 90856, Miss_rate = 0.785, Pending_hits = 6484, Reservation_fails = 4905211
	L1D_cache_core[46]: Access = 117989, Miss = 92362, Miss_rate = 0.783, Pending_hits = 6637, Reservation_fails = 5025291
	L1D_cache_core[47]: Access = 117998, Miss = 92621, Miss_rate = 0.785, Pending_hits = 6656, Reservation_fails = 4969866
	L1D_cache_core[48]: Access = 118362, Miss = 92733, Miss_rate = 0.783, Pending_hits = 6636, Reservation_fails = 4983890
	L1D_cache_core[49]: Access = 122973, Miss = 97532, Miss_rate = 0.793, Pending_hits = 6932, Reservation_fails = 5230628
	L1D_cache_core[50]: Access = 122314, Miss = 96956, Miss_rate = 0.793, Pending_hits = 6909, Reservation_fails = 5143669
	L1D_cache_core[51]: Access = 119294, Miss = 93261, Miss_rate = 0.782, Pending_hits = 6658, Reservation_fails = 5043599
	L1D_cache_core[52]: Access = 130601, Miss = 103495, Miss_rate = 0.792, Pending_hits = 7418, Reservation_fails = 5492526
	L1D_cache_core[53]: Access = 131201, Miss = 102455, Miss_rate = 0.781, Pending_hits = 7310, Reservation_fails = 5362875
	L1D_cache_core[54]: Access = 117203, Miss = 92801, Miss_rate = 0.792, Pending_hits = 6605, Reservation_fails = 4929663
	L1D_cache_core[55]: Access = 117450, Miss = 92058, Miss_rate = 0.784, Pending_hits = 6429, Reservation_fails = 5038640
	L1D_cache_core[56]: Access = 118888, Miss = 93134, Miss_rate = 0.783, Pending_hits = 6689, Reservation_fails = 4990240
	L1D_cache_core[57]: Access = 119321, Miss = 93404, Miss_rate = 0.783, Pending_hits = 6684, Reservation_fails = 4978610
	L1D_cache_core[58]: Access = 117083, Miss = 92118, Miss_rate = 0.787, Pending_hits = 6536, Reservation_fails = 5047296
	L1D_cache_core[59]: Access = 117770, Miss = 92866, Miss_rate = 0.789, Pending_hits = 6485, Reservation_fails = 4975558
	L1D_total_cache_accesses = 4602752
	L1D_total_cache_misses = 4087504
	L1D_total_cache_miss_rate = 0.8881
	L1D_total_cache_pending_hits = 135159
	L1D_total_cache_reservation_fails = 212643995
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 328823
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 134925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2753802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 173035559
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 327223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1333702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39608436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23370264
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27610
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 100178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
143500, 143500, 143500, 143500, 137036, 137036, 137036, 137036, 133804, 133804, 133804, 133804, 124302, 124302, 124302, 124302, 
gpgpu_n_tot_thrd_icount = 1473860480
gpgpu_n_tot_w_icount = 46058140
gpgpu_n_stall_shd_mem = 339025797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4879280
gpgpu_n_mem_write_global = 1339111
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 47505623
gpgpu_n_store_insn = 28733953
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5692462
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 339018500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:522032177	W0_Idle:126104816	W0_Scoreboard:53782484	W1:381952	W2:337642	W3:352588	W4:296382	W5:216173	W6:118231	W7:67102	W8:28331	W9:11390	W10:5809	W11:2896	W12:3018	W13:2112	W14:3098	W15:2596	W16:3878	W17:5813	W18:7844	W19:18898	W20:22752	W21:37450	W22:54333	W23:50989	W24:55763	W25:54316	W26:43494	W27:24217	W28:11252	W29:4268	W30:1552	W31:0	W32:43832144
Warp Occupancy Distribution:
Stall:259457767	W0_Idle:33856686	W0_Scoreboard:37495513	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43178914
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061577
warp_utilization1: 0.115455
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22030360 {8:2753795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 137581208 {40:463891,72:68,136:875152,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 85584392 {40:2117095,72:3757,136:4633,}
traffic_breakdown_coretomem[INST_ACC_R] = 15048 {8:1881,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 374509048 {136:2753743,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10712776 {8:1339097,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 85569032 {40:2116711,72:3757,136:4633,}
traffic_breakdown_memtocore[INST_ACC_R] = 255816 {136:1881,}
maxmrqlatency = 1224 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1283 
averagemflatency_1 = 1226 
averagemflatency_3 = 1345 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 6233147 
mrq_lat_table:2252520 	74214 	129573 	264401 	719741 	1233966 	1609298 	1236177 	319964 	7419 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	92894 	400758 	1928312 	3062454 	726118 	7464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38154 	92483 	358739 	386015 	398347 	933038 	2088131 	1676282 	246564 	2374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3723491 	1084558 	69070 	1784 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	386420 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	57 	643 	11765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        20        22        30        32        12        38        40        19        22        32        32        24        32 
dram[1]:        15        15        16        20        22        16        30        16        34        36        22        20        32        32        28        24 
dram[2]:        24        32        32        18        16        20        28        20        37        40        30        15        32        32        28        24 
dram[3]:        24        21        26        14        30        14        28        14        44        18        32        18        32        32        30        35 
dram[4]:        22        30        22        36        36        20        16        28        44        34        16        22        32        32        32        32 
dram[5]:        20        26        26        32        30        28        22        28        17        40        13        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1175      1323      1137 
dram[2]:      1012      1451      1390      1565      1771      1929      1785      1916      1990      2250      1076      1098      1168      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1268      1120      1171      1356      1388 
dram[4]:      1222      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1182      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.319450  1.305202  1.272124  1.255820  1.288031  1.277277  1.286336  1.269099  1.253151  1.235749  1.279952  1.266766  1.287243  1.273935  1.302554  1.294888 
dram[1]:  1.316320  1.311191  1.273775  1.275910  1.296104  1.291191  1.292265  1.288757  1.255381  1.263935  1.285144  1.288982  1.297378  1.296557  1.311297  1.313713 
dram[2]:  1.307601  1.309542  1.264675  1.272275  1.279527  1.289282  1.289559  1.280950  1.240345  1.256400  1.271024  1.279305  1.282763  1.290755  1.295943  1.316556 
dram[3]:  1.318578  1.314080  1.279217  1.271072  1.292902  1.290838  1.292696  1.290843  1.255177  1.262188  1.291690  1.287309  1.292588  1.293944  1.314874  1.313457 
dram[4]:  1.316347  1.310049  1.268388  1.271579  1.289621  1.286055  1.288458  1.283527  1.254551  1.252335  1.283644  1.279145  1.286829  1.291309  1.315202  1.302326 
dram[5]:  1.316673  1.321065  1.271423  1.278845  1.290945  1.299391  1.294318  1.290621  1.255782  1.263481  1.291869  1.292399  1.300777  1.297478  1.319207  1.317066 
average row locality = 7847289/6095626 = 1.287364
average row locality_1 = 5818167/4605611 = 1.263278
average row locality_2 = 2029122/1490015 = 1.361813
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     54348     59758     51175     53250     51419     52157     51219     52612     48678     51220     51497     53894     49277     51023     48304     50296 
dram[1]:     53003     54832     50502     52495     50488     50417     51199     50317     48451     48233     51376     51353     48127     49070     49145     49202 
dram[2]:     55212     54733     53631     51956     52102     50426     55189     51642     49796     47989     53292     52943     51108     49015     51353     48618 
dram[3]:     53224     53949     51070     52987     51357     50719     50443     49432     49394     48704     50764     52119     49462     49892     49641     49020 
dram[4]:     53546     55619     52125     53394     49917     52351     50777     52608     48647     50209     50979     55285     49956     50246     48583     50866 
dram[5]:     53107     54051     52245     50839     49990     51359     50157     49779     48366     48584     50883     51386     48181     49089     48342     49518 
total reads: 4910503
bank skew: 59758/47989 = 1.25
chip skew: 830127/805876 = 1.03
number of total write accesses:
dram[0]:     34703     39718     29583     31334     30778     31557     30894     31979     28580     31161     31033     33276     28049     30107     28084     29943 
dram[1]:     33162     35000     28738     31012     30026     29949     30847     29990     28362     28364     30713     31098     27021     28127     28967     28983 
dram[2]:     35580     34875     31537     30079     31513     29798     34859     31175     29663     28135     32750     32350     29996     28105     31001     28630 
dram[3]:     33583     33938     29394     31055     30827     30082     30154     29019     29288     28683     30236     31484     28156     28816     29400     28692 
dram[4]:     33970     35772     30286     31564     29503     31714     30402     32047     28538     30237     30499     34567     28695     29320     28483     30420 
dram[5]:     33089     34101     30448     29266     29194     30769     29730     29389     28199     28688     30322     30998     27027     28024     28015     29612 
total reads: 2936879
bank skew: 39718/27021 = 1.47
chip skew: 500779/476871 = 1.05
average mf latency per bank:
dram[0]:       1182      1670      1114      1336       874      1043       876      1144       851      1021      1249      1418      1017      1145       896      1058
dram[1]:       1140      1155      1042      1023       810       815       808       814       791       813      1181      1192       955       925       833       861
dram[2]:       1288      1246      1198      1133       958       905       992       895       928       899      1321      1290      1087      1002       964       938
dram[3]:       1137      1203      1059      1078       829       861       836       848       814       842      1229      1237       975       965       857       887
dram[4]:       1155      1266      1068      1101       853       921       859       919       835       910      1251      1305      1001      1018       876       942
dram[5]:       1136      1136      1020       977       807       806       807       804       790       796      1171      1166       912       902       837       823
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      5257      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5353      5504      5199      6251      5371      5164      5182      5549      5209      5495      5132      5474      5907      5313
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5581      5257      6827      5790      5492      6193      5641      5930
dram[3]:       5366      6431      5607      5504      5638      5832      5732      5405      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5661      5954      5520      6078      5248      5419      5901      6340      5205      5722      6828      5695      5429      6302      5460      5663
dram[5]:       5269      6136      5245      5236      5294      4788      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3519962 n_act=1040348 n_pre=1040332 n_req=1010627 n_req_1=510428 n_req_2=306997 n_req_3=193202 n_rd=1660232 n_write=966881 bw_util=0.4829 bw_util_1=0.2481 bw_util_2=0.1492 bw_util_3=0.0855 blp=10.209782 blp_1= 4.094424 blp_2= 2.737712 blp_3= 1.994157
 n_activity=8213734 dram_eff=0.4837 dram_eff_1=0.2486 dram_eff_2=0.1495 dram_eff_3=0.08565
bk0: 108696a 3034623i bk1: 119516a 2246793i bk2: 102350a 3228779i bk3: 106498a 2896321i bk4: 102838a 2988897i bk5: 104314a 2748635i bk6: 102434a 2787726i bk7: 105222a 2510504i bk8: 97354a 3741595i bk9: 102436a 3277233i bk10: 102994a 3202158i bk11: 107786a 2768422i bk12: 98554a 3344157i bk13: 102042a 2974038i bk14: 96606a 3226410i bk15: 100592a 2858798i 
bw_dist = 0.248	0.149	0.086	0.515	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4227
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3689672 n_act=997955 n_pre=997941 n_req=988953 n_req_1=510428 n_req_2=286074 n_req_3=192451 n_rd=1616394 n_write=925793 bw_util=0.4723 bw_util_1=0.2481 bw_util_2=0.1391 bw_util_3=0.08508 blp=9.742198 blp_1= 4.114336 blp_2= 2.654497 blp_3= 1.952940
 n_activity=8147416 dram_eff=0.477 dram_eff_1=0.2506 dram_eff_2=0.1404 dram_eff_3=0.08592
bk0: 106006a 3310168i bk1: 109662a 2948299i bk2: 101002a 3455471i bk3: 104990a 3117850i bk4: 100974a 3225702i bk5: 100832a 3142765i bk6: 102392a 2941219i bk7: 100630a 2949109i bk8: 96902a 3815963i bk9: 96466a 3749103i bk10: 102750a 3324412i bk11: 102706a 3209175i bk12: 96254a 3589539i bk13: 98140a 3369360i bk14: 98288a 3240312i bk15: 98400a 3140269i 
bw_dist = 0.248	0.139	0.085	0.518	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.059
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3533243 n_act=1035935 n_pre=1035921 n_req=1010249 n_req_1=510432 n_req_2=305414 n_req_3=194403 n_rd=1657982 n_write=964674 bw_util=0.4825 bw_util_1=0.2482 bw_util_2=0.1485 bw_util_3=0.08591 blp=10.168362 blp_1= 4.094797 blp_2= 2.730886 blp_3= 1.981788
 n_activity=8208490 dram_eff=0.4837 dram_eff_1=0.2487 dram_eff_2=0.1488 dram_eff_3=0.08611
bk0: 110424a 2931055i bk1: 109466a 2839616i bk2: 107260a 3005478i bk3: 103912a 3106495i bk4: 104202a 2889895i bk5: 100850a 3035452i bk6: 110372a 2313041i bk7: 103282a 2668021i bk8: 99592a 3587534i bk9: 95978a 3684120i bk10: 106584a 2972734i bk11: 105880a 2918594i bk12: 102216a 3085324i bk13: 98030a 3274367i bk14: 102702a 2845798i bk15: 97232a 3086694i 
bw_dist = 0.248	0.148	0.086	0.515	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3274
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3667231 n_act=1002810 n_pre=1002798 n_req=993033 n_req_1=510432 n_req_2=288375 n_req_3=194226 n_rd=1624334 n_write=930582 bw_util=0.4743 bw_util_1=0.2482 bw_util_2=0.1402 bw_util_3=0.08591 blp=9.797535 blp_1= 4.117022 blp_2= 2.660913 blp_3= 1.966792
 n_activity=8157041 dram_eff=0.4784 dram_eff_1=0.2503 dram_eff_2=0.1414 dram_eff_3=0.08666
bk0: 106444a 3256794i bk1: 107898a 3061623i bk2: 102140a 3403063i bk3: 105974a 3078087i bk4: 102710a 3103028i bk5: 101434a 3086101i bk6: 100886a 3028638i bk7: 98864a 3075739i bk8: 98788a 3713213i bk9: 97408a 3681943i bk10: 101526a 3394019i bk11: 104238a 3103471i bk12: 98920a 3408750i bk13: 99782a 3249241i bk14: 99282a 3165763i bk15: 98040a 3155693i 
bw_dist = 0.248	0.140	0.086	0.517	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2577
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3566914 n_act=1027155 n_pre=1027141 n_req=1006610 n_req_1=510418 n_req_2=300844 n_req_3=195348 n_rd=1650195 n_write=956350 bw_util=0.4807 bw_util_1=0.2481 bw_util_2=0.1463 bw_util_3=0.0863 blp=10.060084 blp_1= 4.094657 blp_2= 2.704882 blp_3= 1.980310
 n_activity=8199174 dram_eff=0.4824 dram_eff_1=0.249 dram_eff_2=0.1468 dram_eff_3=0.0866
bk0: 107092a 3162919i bk1: 111235a 2760398i bk2: 104248a 3211172i bk3: 106788a 2952603i bk4: 99834a 3201322i bk5: 104698a 2807651i bk6: 101552a 2915389i bk7: 105216a 2589104i bk8: 97294a 3766952i bk9: 100418a 3449363i bk10: 101958a 3289285i bk11: 110568a 2664717i bk12: 99912a 3279496i bk13: 100490a 3142430i bk14: 97160a 3231981i bk15: 101732a 2840025i 
bw_dist = 0.248	0.146	0.086	0.516	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0243
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8227755 n_nop=3713599 n_act=991404 n_pre=991390 n_req=985805 n_req_1=510425 n_req_2=283658 n_req_3=191722 n_rd=1611724 n_write=919638 bw_util=0.471 bw_util_1=0.2481 bw_util_2=0.1379 bw_util_3=0.08492 blp=9.653831 blp_1= 4.116179 blp_2= 2.628658 blp_3= 1.943105
 n_activity=8141335 dram_eff=0.476 dram_eff_1=0.2508 dram_eff_2=0.1394 dram_eff_3=0.08582
bk0: 106214a 3332813i bk1: 108100a 3072527i bk2: 104488a 3276087i bk3: 101674a 3358124i bk4: 99978a 3326282i bk5: 102718a 3066462i bk6: 100308a 3128184i bk7: 99558a 3070308i bk8: 96732a 3856118i bk9: 97168a 3715371i bk10: 101762a 3410377i bk11: 102770a 3236373i bk12: 96360a 3601061i bk13: 98178a 3403107i bk14: 96682a 3374934i bk15: 99034a 3103729i 
bw_dist = 0.248	0.138	0.085	0.519	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9118

========= L2 cache stats =========
L2_cache_bank[0]: Access = 511065, Miss = 405931, Miss_rate = 0.794, Pending_hits = 2413, Reservation_fails = 209303
L2_cache_bank[1]: Access = 555328, Miss = 424223, Miss_rate = 0.764, Pending_hits = 3158, Reservation_fails = 425155
L2_cache_bank[2]: Access = 508936, Miss = 402299, Miss_rate = 0.790, Pending_hits = 2148, Reservation_fails = 272141
L2_cache_bank[3]: Access = 517192, Miss = 405931, Miss_rate = 0.785, Pending_hits = 2371, Reservation_fails = 314215
L2_cache_bank[4]: Access = 530760, Miss = 421693, Miss_rate = 0.795, Pending_hits = 3108, Reservation_fails = 360714
L2_cache_bank[5]: Access = 517607, Miss = 407335, Miss_rate = 0.787, Pending_hits = 2558, Reservation_fails = 267922
L2_cache_bank[6]: Access = 511012, Miss = 405356, Miss_rate = 0.793, Pending_hits = 2333, Reservation_fails = 268409
L2_cache_bank[7]: Access = 517086, Miss = 406824, Miss_rate = 0.787, Pending_hits = 2455, Reservation_fails = 314987
L2_cache_bank[8]: Access = 509774, Miss = 404541, Miss_rate = 0.794, Pending_hits = 2224, Reservation_fails = 232013
L2_cache_bank[9]: Access = 527599, Miss = 420595, Miss_rate = 0.797, Pending_hits = 3176, Reservation_fails = 401925
L2_cache_bank[10]: Access = 505567, Miss = 401282, Miss_rate = 0.794, Pending_hits = 2123, Reservation_fails = 252511
L2_cache_bank[11]: Access = 508173, Miss = 404620, Miss_rate = 0.796, Pending_hits = 2218, Reservation_fails = 295431
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 511065, Miss = 405931 (0.794), PendingHit = 2413 (0.00472)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 555328, Miss = 424223 (0.764), PendingHit = 3158 (0.00569)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 508936, Miss = 402299 (0.79), PendingHit = 2148 (0.00422)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517192, Miss = 405931 (0.785), PendingHit = 2371 (0.00458)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 530760, Miss = 421693 (0.795), PendingHit = 3108 (0.00586)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517607, Miss = 407335 (0.787), PendingHit = 2558 (0.00494)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 511012, Miss = 405356 (0.793), PendingHit = 2333 (0.00457)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517086, Miss = 406824 (0.787), PendingHit = 2455 (0.00475)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 509774, Miss = 404541 (0.794), PendingHit = 2224 (0.00436)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 527599, Miss = 420595 (0.797), PendingHit = 3176 (0.00602)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 505567, Miss = 401282 (0.794), PendingHit = 2123 (0.0042)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 508173, Miss = 404620 (0.796), PendingHit = 2218 (0.00436)
L2 Cache Total Miss Rate = 0.789
Stream 1: L2 Cache Miss Rate = 0.944
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.789
Stream 1: Accesses  = 3232759
Stream 1: Misses  = 3051910
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 6220099
Stream 3: Misses  = 4910630
Stream 1+2: Accesses  = 3232759
Stream 1+2: Misses  = 3051910
Stream 1+2+3: Accesses  = 9452858
Stream 1+2+3: Misses  = 7962540
Total Accesses  = 6220099
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	81.539
CORE_L2MPKI_21	83.259
CORE_L2MPKI_22	79.827
CORE_L2MPKI_23	84.354
CORE_L2MPKI_24	83.669
CORE_L2MPKI_25	82.024
CORE_L2MPKI_26	85.169
CORE_L2MPKI_27	85.809
CORE_L2MPKI_28	83.574
CORE_L2MPKI_29	84.531
CORE_L2MPKI_30	84.816
CORE_L2MPKI_31	83.880
CORE_L2MPKI_32	85.168
CORE_L2MPKI_33	85.772
CORE_L2MPKI_34	84.200
CORE_L2MPKI_35	85.292
CORE_L2MPKI_36	84.856
CORE_L2MPKI_37	83.444
CORE_L2MPKI_38	81.912
CORE_L2MPKI_39	84.737
CORE_L2MPKI_40	40.012
CORE_L2MPKI_41	38.355
CORE_L2MPKI_42	38.773
CORE_L2MPKI_43	42.212
CORE_L2MPKI_44	37.816
CORE_L2MPKI_45	38.160
CORE_L2MPKI_46	38.059
CORE_L2MPKI_47	37.726
CORE_L2MPKI_48	38.712
CORE_L2MPKI_49	39.176
CORE_L2MPKI_50	40.317
CORE_L2MPKI_51	37.751
CORE_L2MPKI_52	42.441
CORE_L2MPKI_53	40.153
CORE_L2MPKI_54	38.811
CORE_L2MPKI_55	37.618
CORE_L2MPKI_56	38.877
CORE_L2MPKI_57	38.244
CORE_L2MPKI_58	38.678
CORE_L2MPKI_59	38.895
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 83.892
Avg_MPKI_Stream3= 39.039
MISSES-CORES
CORE_MISSES_0	109994
CORE_MISSES_1	107387
CORE_MISSES_2	110002
CORE_MISSES_3	108766
CORE_MISSES_4	111269
CORE_MISSES_5	111910
CORE_MISSES_6	111983
CORE_MISSES_7	109382
CORE_MISSES_8	108740
CORE_MISSES_9	111361
CORE_MISSES_10	110081
CORE_MISSES_11	108122
CORE_MISSES_12	106140
CORE_MISSES_13	108082
CORE_MISSES_14	110021
CORE_MISSES_15	106761
CORE_MISSES_16	110100
CORE_MISSES_17	109981
CORE_MISSES_18	108761
CORE_MISSES_19	108720
CORE_MISSES_20	81581
CORE_MISSES_21	86779
CORE_MISSES_22	75998
CORE_MISSES_23	88897
CORE_MISSES_24	82660
CORE_MISSES_25	83315
CORE_MISSES_26	92767
CORE_MISSES_27	96652
CORE_MISSES_28	84077
CORE_MISSES_29	91621
CORE_MISSES_30	91278
CORE_MISSES_31	85783
CORE_MISSES_32	96015
CORE_MISSES_33	94314
CORE_MISSES_34	89435
CORE_MISSES_35	92981
CORE_MISSES_36	95115
CORE_MISSES_37	90435
CORE_MISSES_38	85590
CORE_MISSES_39	86177
CORE_MISSES_40	49571
CORE_MISSES_41	45138
CORE_MISSES_42	46100
CORE_MISSES_43	54562
CORE_MISSES_44	46696
CORE_MISSES_45	45396
CORE_MISSES_46	45804
CORE_MISSES_47	45851
CORE_MISSES_48	45963
CORE_MISSES_49	49530
CORE_MISSES_50	49056
CORE_MISSES_51	45859
CORE_MISSES_52	54688
CORE_MISSES_53	51578
CORE_MISSES_54	46284
CORE_MISSES_55	45275
CORE_MISSES_56	46470
CORE_MISSES_57	46229
CORE_MISSES_58	45590
CORE_MISSES_59	45957
L2_MISSES = 4910630
L2_total_cache_accesses = 6220099
L2_total_cache_misses = 4910630
L2_total_cache_miss_rate = 0.7895
L2_total_cache_pending_hits = 30285
L2_total_cache_reservation_fails = 3614726
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1023375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3835397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2831429
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 254325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1075033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 767205
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1428
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 254
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15992
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19385255
icnt_total_pkts_simt_to_mem=12328108
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     221.6558
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.2562
gpu_tot_sim_cycle_stream_1 = 7066154
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 7066154
gpu_sim_insn_1 = 1566254080
gpu_sim_insn_2 = 24359424
gpu_sim_insn_3 = 30074938
gpu_sim_cycle = 7066155
gpu_sim_insn = 1620688442
gpu_ipc =     229.3593
gpu_tot_sim_cycle = 7066155
gpu_tot_sim_insn = 1620688442
gpu_tot_ipc =     229.3593
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29599047
gpu_stall_icnt2sh    = 1412670
gpu_total_sim_rate=137416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 26841313
	L1I_total_cache_misses = 33803
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 144783
L1D_cache:
	L1D_cache_core[0]: Access = 124940, Miss = 124940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6336862
	L1D_cache_core[1]: Access = 122360, Miss = 122360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6325707
	L1D_cache_core[2]: Access = 126280, Miss = 126280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6211600
	L1D_cache_core[3]: Access = 125040, Miss = 125040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6322820
	L1D_cache_core[4]: Access = 126240, Miss = 126240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6231403
	L1D_cache_core[5]: Access = 127520, Miss = 127520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6282809
	L1D_cache_core[6]: Access = 128240, Miss = 128240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6273274
	L1D_cache_core[7]: Access = 124340, Miss = 124340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6290684
	L1D_cache_core[8]: Access = 124360, Miss = 124360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6297870
	L1D_cache_core[9]: Access = 127660, Miss = 127660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6292950
	L1D_cache_core[10]: Access = 127000, Miss = 127000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6250742
	L1D_cache_core[11]: Access = 123760, Miss = 123760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6266968
	L1D_cache_core[12]: Access = 121780, Miss = 121780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6298390
	L1D_cache_core[13]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6324259
	L1D_cache_core[14]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6294083
	L1D_cache_core[15]: Access = 121100, Miss = 121100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6301095
	L1D_cache_core[16]: Access = 125700, Miss = 125700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6223679
	L1D_cache_core[17]: Access = 124960, Miss = 124960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6241872
	L1D_cache_core[18]: Access = 125040, Miss = 125040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6213579
	L1D_cache_core[19]: Access = 123680, Miss = 123680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6232233
	L1D_cache_core[20]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 134471, Miss = 104952, Miss_rate = 0.780, Pending_hits = 7517, Reservation_fails = 5507955
	L1D_cache_core[41]: Access = 124916, Miss = 96759, Miss_rate = 0.775, Pending_hits = 7182, Reservation_fails = 5256911
	L1D_cache_core[42]: Access = 127267, Miss = 98999, Miss_rate = 0.778, Pending_hits = 7060, Reservation_fails = 5285201
	L1D_cache_core[43]: Access = 142565, Miss = 111374, Miss_rate = 0.781, Pending_hits = 7819, Reservation_fails = 5832889
	L1D_cache_core[44]: Access = 130249, Miss = 100667, Miss_rate = 0.773, Pending_hits = 7234, Reservation_fails = 5375461
	L1D_cache_core[45]: Access = 126546, Miss = 98296, Miss_rate = 0.777, Pending_hits = 7037, Reservation_fails = 5272593
	L1D_cache_core[46]: Access = 130473, Miss = 100647, Miss_rate = 0.771, Pending_hits = 7239, Reservation_fails = 5396935
	L1D_cache_core[47]: Access = 129063, Miss = 99954, Miss_rate = 0.774, Pending_hits = 7181, Reservation_fails = 5335719
	L1D_cache_core[48]: Access = 128646, Miss = 99658, Miss_rate = 0.775, Pending_hits = 7190, Reservation_fails = 5306069
	L1D_cache_core[49]: Access = 139842, Miss = 109838, Miss_rate = 0.785, Pending_hits = 7819, Reservation_fails = 5804847
	L1D_cache_core[50]: Access = 132236, Miss = 103433, Miss_rate = 0.782, Pending_hits = 7477, Reservation_fails = 5456619
	L1D_cache_core[51]: Access = 128878, Miss = 99614, Miss_rate = 0.773, Pending_hits = 7198, Reservation_fails = 5345969
	L1D_cache_core[52]: Access = 141103, Miss = 110456, Miss_rate = 0.783, Pending_hits = 7968, Reservation_fails = 5837139
	L1D_cache_core[53]: Access = 149257, Miss = 115415, Miss_rate = 0.773, Pending_hits = 8217, Reservation_fails = 5968141
	L1D_cache_core[54]: Access = 127964, Miss = 100080, Miss_rate = 0.782, Pending_hits = 7176, Reservation_fails = 5270776
	L1D_cache_core[55]: Access = 127748, Miss = 98954, Miss_rate = 0.775, Pending_hits = 6979, Reservation_fails = 5370799
	L1D_cache_core[56]: Access = 129549, Miss = 100343, Miss_rate = 0.775, Pending_hits = 7259, Reservation_fails = 5317463
	L1D_cache_core[57]: Access = 129315, Miss = 100004, Miss_rate = 0.773, Pending_hits = 7207, Reservation_fails = 5310406
	L1D_cache_core[58]: Access = 126889, Miss = 98722, Miss_rate = 0.778, Pending_hits = 7085, Reservation_fails = 5363115
	L1D_cache_core[59]: Access = 130984, Miss = 101830, Miss_rate = 0.777, Pending_hits = 7167, Reservation_fails = 5395509
	L1D_total_cache_accesses = 5140559
	L1D_total_cache_misses = 4552593
	L1D_total_cache_miss_rate = 0.8856
	L1D_total_cache_pending_hits = 147011
	L1D_total_cache_reservation_fails = 234536542
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 385669
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 434129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 146767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3071642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191175641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 384069
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1480951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43360901
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26807510
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33803
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 144783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
162601, 162601, 162601, 162601, 156137, 156137, 156137, 156137, 152905, 152905, 152905, 152905, 140268, 140268, 140268, 140268, 
gpgpu_n_tot_thrd_icount = 1689311488
gpgpu_n_tot_w_icount = 52790984
gpgpu_n_stall_shd_mem = 377703017
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5527732
gpgpu_n_mem_write_global = 1487940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 54373324
gpgpu_n_store_insn = 32789052
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6900137
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377695720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:576530404	W0_Idle:155454909	W0_Scoreboard:63161930	W1:490361	W2:377121	W3:395815	W4:347614	W5:258400	W6:150168	W7:89206	W8:39296	W9:15738	W10:8170	W11:3112	W12:3622	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:50205330
Warp Occupancy Distribution:
Stall:291556390	W0_Idle:39877284	W0_Scoreboard:43183584	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:49352042
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.062258
warp_utilization1: 0.116405
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24572608 {8:3071576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155534496 {40:487718,72:69,136:1000153,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 98840544 {40:2447336,72:3944,136:4876,}
traffic_breakdown_coretomem[INST_ACC_R] = 18168 {8:2271,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 417705368 {136:3071363,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11902552 {8:1487819,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 98825272 {40:2446956,72:3943,136:4876,}
traffic_breakdown_memtocore[INST_ACC_R] = 308856 {136:2271,}
maxmrqlatency = 1275 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1274 
averagemflatency_1 = 1223 
averagemflatency_3 = 1331 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 7066154 
mrq_lat_table:2550787 	84002 	147231 	300020 	812477 	1397569 	1828067 	1408626 	366608 	8615 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103064 	444987 	2198984 	3480274 	780042 	7665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	42774 	104278 	399336 	435049 	463983 	1090112 	2384236 	1835490 	259881 	2435 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4251699 	1201185 	72509 	1805 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	535141 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	60 	715 	13356 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        20        26        30        32        12        38        40        19        22        32        32        24        32 
dram[1]:        15        15        16        20        40        34        30        16        34        36        22        30        32        32        28        24 
dram[2]:        24        32        32        18        16        34        28        20        37        40        30        18        32        32        28        24 
dram[3]:        24        21        26        14        38        40        28        14        44        18        32        18        32        32        30        35 
dram[4]:        22        30        22        36        46        20        16        28        44        34        30        22        32        32        32        32 
dram[5]:        20        26        26        32        50        28        22        28        17        40        16        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1137 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1076      1098      1229      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1535      1120      1171      1356      1424 
dram[4]:      1222      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.310014  1.297913  1.266888  1.253905  1.283408  1.274104  1.280837  1.266374  1.251259  1.235582  1.275951  1.264934  1.281808  1.269261  1.298779  1.291759 
dram[1]:  1.307289  1.302607  1.268628  1.270667  1.290424  1.285967  1.285775  1.282640  1.252115  1.259664  1.278961  1.282559  1.290417  1.289851  1.307300  1.307971 
dram[2]:  1.300202  1.301279  1.260424  1.268193  1.275951  1.284581  1.284231  1.276191  1.239633  1.253253  1.267353  1.273588  1.277096  1.284099  1.292491  1.311443 
dram[3]:  1.309289  1.305562  1.273477  1.266995  1.287463  1.285394  1.286156  1.284108  1.252520  1.258598  1.285533  1.282416  1.286207  1.287928  1.309478  1.309105 
dram[4]:  1.306168  1.301682  1.264972  1.268419  1.284536  1.281947  1.283457  1.279136  1.251311  1.250383  1.278867  1.274180  1.281379  1.284028  1.309700  1.299566 
dram[5]:  1.306780  1.310784  1.267145  1.273839  1.285851  1.293640  1.288303  1.284761  1.252700  1.259320  1.284744  1.286447  1.293559  1.290643  1.312856  1.311978 
average row locality = 8904024/6945028 = 1.282072
average row locality_1 = 6675359/5285176 = 1.263034
average row locality_2 = 2228665/1659852 = 1.342689
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60842     66745     57981     59965     58103     58862     58304     59402     55400     57983     58650     60796     55621     57514     54816     56890 
dram[1]:     59431     61683     57272     59178     57161     57197     58145     57143     55055     54848     58421     58361     54370     55705     55746     55772 
dram[2]:     61991     61528     60437     58768     58951     57313     62275     58624     56549     54567     60174     60058     57629     55561     57679     55327 
dram[3]:     59845     60527     57878     59535     58067     57440     57145     56160     55990     55224     57623     59224     55882     56258     56235     55639 
dram[4]:     60208     62424     58924     60304     56686     59277     57478     59650     55380     56818     57894     62425     56368     56694     55082     57492 
dram[5]:     59806     60791     59045     57463     56661     58185     56887     56524     55080     55283     57965     58471     54375     55566     54772     56046 
total reads: 5555489
bank skew: 66745/54370 = 1.23
chip skew: 937874/912920 = 1.03
number of total write accesses:
dram[0]:     38871     44198     33897     35571     35068     35832     35338     36227     33034     35707     35431     37626     32079     34119     32223     34201 
dram[1]:     37243     39412     33090     35367     34362     34243     35319     34349     32698     32676     35115     35430     30886     32277     33273     33243 
dram[2]:     39899     39204     35880     34486     35948     34207     39256     35602     34059     32403     36999     36793     34092     32125     35065     32899 
dram[3]:     37826     38169     33806     35314     35209     34395     34392     33274     33708     32976     34488     35980     32182     32905     33696     32973 
dram[4]:     38235     40116     34628     36002     33781     36196     34552     36554     32892     34652     34751     38988     32693     33398     32681     34786 
dram[5]:     37392     38340     34804     33498     33490     35200     33959     33568     32604     33188     34746     35323     30899     32119     32143     33835 
total reads: 3348628
bank skew: 44198/30886 = 1.43
chip skew: 569422/545108 = 1.04
average mf latency per bank:
dram[0]:       1148      1589      1079      1277       868      1018       870      1138       845       993      1248      1396      1013      1124       892      1036
dram[1]:       1122      1123      1010       996       807       817       804       815       789       811      1182      1201       955       927       832       863
dram[2]:       1246      1210      1157      1101       946       903       980       894       917       897      1316      1302      1080      1006       956       940
dram[3]:       1101      1162      1023      1041       821       854       828       840       807       834      1222      1226       971       953       851       878
dram[4]:       1122      1232      1039      1078       851       918       857       918       834       906      1252      1309      1002      1019       877       940
dram[5]:       1101      1104       993       954       804       803       805       804       789       792      1176      1175       912       902       837       823
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      5257      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5353      5504      5199      6251      5371      5164      5182      5549      5209      5495      5262      5474      5907      5313
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5581      5257      6827      5790      5492      6193      5641      5930
dram[3]:       5366      6431      5607      5504      5638      5832      5732      5405      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5661      5954      5520      6078      5248      5419      5901      6340      5205      5722      6828      5695      5429      6302      5460      5663
dram[5]:       5269      6136      5285      5236      5294      4788      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=3984808 n_act=1182024 n_pre=1182013 n_req=1140616 n_req_1=583344 n_req_2=352594 n_req_3=204678 n_rd=1875708 n_write=1102771 bw_util=0.4814 bw_util_1=0.2502 bw_util_2=0.1512 bw_util_3=0.08004 blp=10.231262 blp_1= 4.130022 blp_2= 2.761688 blp_3= 1.967361
 n_activity=9312737 dram_eff=0.4822 dram_eff_1=0.2506 dram_eff_2=0.1514 dram_eff_3=0.08017
bk0: 121682a 3490982i bk1: 133490a 2638377i bk2: 115958a 3628474i bk3: 119926a 3293724i bk4: 116202a 3371508i bk5: 117710a 3119763i bk6: 116606a 3102480i bk7: 118804a 2841483i bk8: 110798a 4168950i bk9: 115960a 3677002i bk10: 117300a 3580205i bk11: 121592a 3145405i bk12: 111242a 3758867i bk13: 115028a 3369843i bk14: 109630a 3611949i bk15: 113780a 3213541i 
bw_dist = 0.250	0.151	0.080	0.517	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4108
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=4155885 n_act=1139484 n_pre=1139474 n_req=1118565 n_req_1=583344 n_req_2=331516 n_req_3=203705 n_rd=1830940 n_write=1061541 bw_util=0.4719 bw_util_1=0.2502 bw_util_2=0.1422 bw_util_3=0.07955 blp=9.817446 blp_1= 4.149386 blp_2= 2.690922 blp_3= 1.926512
 n_activity=9245140 dram_eff=0.4761 dram_eff_1=0.2524 dram_eff_2=0.1434 dram_eff_3=0.08026
bk0: 118862a 3784003i bk1: 123362a 3356618i bk2: 114538a 3848187i bk3: 118352a 3502719i bk4: 114320a 3603941i bk5: 114394a 3504956i bk6: 116288a 3264079i bk7: 114284a 3267602i bk8: 110106a 4257540i bk9: 109694a 4180331i bk10: 116836a 3709703i bk11: 116722a 3585997i bk12: 108736a 4024190i bk13: 111410a 3749283i bk14: 111492a 3607097i bk15: 111544a 3495871i 
bw_dist = 0.250	0.142	0.080	0.519	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2017
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=3994387 n_act=1178569 n_pre=1178553 n_req=1140943 n_req_1=583352 n_req_2=351204 n_req_3=206387 n_rd=1874830 n_write=1100985 bw_util=0.4814 bw_util_1=0.2502 bw_util_2=0.1506 bw_util_3=0.08061 blp=10.211596 blp_1= 4.135158 blp_2= 2.757803 blp_3= 1.958700
 n_activity=9306915 dram_eff=0.4824 dram_eff_1=0.2507 dram_eff_2=0.1509 dram_eff_3=0.08079
bk0: 123981a 3359635i bk1: 123054a 3247211i bk2: 120870a 3396850i bk3: 117536a 3472667i bk4: 117894a 3247777i bk5: 114626a 3372872i bk6: 124546a 2627081i bk7: 117246a 2977192i bk8: 113094a 4011701i bk9: 109131a 4108669i bk10: 120348a 3366427i bk11: 120114a 3273214i bk12: 115258a 3486974i bk13: 111122a 3657789i bk14: 115356a 3234780i bk15: 110654a 3428746i 
bw_dist = 0.250	0.151	0.081	0.516	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3516
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=4137137 n_act=1143396 n_pre=1143381 n_req=1121829 n_req_1=583352 n_req_2=333746 n_req_3=204731 n_rd=1837313 n_write=1066097 bw_util=0.4733 bw_util_1=0.2502 bw_util_2=0.1431 bw_util_3=0.07998 blp=9.854095 blp_1= 4.148949 blp_2= 2.695088 blp_3= 1.938129
 n_activity=9253947 dram_eff=0.477 dram_eff_1=0.2522 dram_eff_2=0.1443 dram_eff_3=0.08061
bk0: 119686a 3712394i bk1: 121050a 3505874i bk2: 115756a 3800485i bk3: 119063a 3486826i bk4: 116124a 3477571i bk5: 114880a 3451589i bk6: 114290a 3386486i bk7: 112320a 3426293i bk8: 111980a 4155667i bk9: 110448a 4110445i bk10: 115246a 3804404i bk11: 118448a 3463392i bk12: 111764a 3823672i bk13: 112512a 3644917i bk14: 112470a 3540831i bk15: 111276a 3508950i 
bw_dist = 0.250	0.143	0.080	0.519	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3375
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=4030029 n_act=1169239 n_pre=1169229 n_req=1136925 n_req_1=583336 n_req_2=346572 n_req_3=207017 n_rd=1866174 n_write=1092653 bw_util=0.4796 bw_util_1=0.2502 bw_util_2=0.1486 bw_util_3=0.08081 blp=10.108770 blp_1= 4.132413 blp_2= 2.735932 blp_3= 1.955978
 n_activity=9297385 dram_eff=0.4811 dram_eff_1=0.251 dram_eff_2=0.1491 dram_eff_3=0.08107
bk0: 120414a 3603066i bk1: 124848a 3172181i bk2: 117846a 3602765i bk3: 120608a 3320564i bk4: 113370a 3568356i bk5: 118554a 3140437i bk6: 114952a 3274358i bk7: 119293a 2886275i bk8: 110756a 4198955i bk9: 113630a 3859724i bk10: 115788a 3693331i bk11: 124848a 3027533i bk12: 112736a 3690377i bk13: 113388a 3535569i bk14: 110162a 3606641i bk15: 114981a 3181939i 
bw_dist = 0.250	0.149	0.081	0.517	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0738
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=4182350 n_act=1132292 n_pre=1132281 n_req=1115210 n_req_1=583344 n_req_2=328733 n_req_3=203133 n_rd=1825813 n_write=1054588 bw_util=0.4706 bw_util_1=0.2502 bw_util_2=0.141 bw_util_3=0.07948 blp=9.728469 blp_1= 4.146386 blp_2= 2.666888 blp_3= 1.920270
 n_activity=9238860 dram_eff=0.4751 dram_eff_1=0.2526 dram_eff_2=0.1423 dram_eff_3=0.08024
bk0: 119608a 3775702i bk1: 121578a 3501765i bk2: 118086a 3681593i bk3: 114924a 3761408i bk4: 113322a 3716355i bk5: 116366a 3422531i bk6: 113774a 3489698i bk7: 113046a 3422123i bk8: 110160a 4288923i bk9: 110566a 4130856i bk10: 115930a 3788434i bk11: 116938a 3607046i bk12: 108750a 4031610i bk13: 111131a 3798881i bk14: 109544a 3769536i bk15: 112090a 3463663i 
bw_dist = 0.250	0.141	0.079	0.520	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577488, Miss = 459737, Miss_rate = 0.796, Pending_hits = 2722, Reservation_fails = 243100
L2_cache_bank[1]: Access = 623595, Miss = 478177, Miss_rate = 0.767, Pending_hits = 3456, Reservation_fails = 466223
L2_cache_bank[2]: Access = 575609, Miss = 455605, Miss_rate = 0.792, Pending_hits = 2408, Reservation_fails = 296525
L2_cache_bank[3]: Access = 583954, Miss = 459890, Miss_rate = 0.788, Pending_hits = 2697, Reservation_fails = 342429
L2_cache_bank[4]: Access = 597572, Miss = 475697, Miss_rate = 0.796, Pending_hits = 3415, Reservation_fails = 379522
L2_cache_bank[5]: Access = 584935, Miss = 461758, Miss_rate = 0.789, Pending_hits = 2834, Reservation_fails = 300480
L2_cache_bank[6]: Access = 576759, Miss = 458676, Miss_rate = 0.795, Pending_hits = 2578, Reservation_fails = 293252
L2_cache_bank[7]: Access = 583030, Miss = 460015, Miss_rate = 0.789, Pending_hits = 2728, Reservation_fails = 339122
L2_cache_bank[8]: Access = 575908, Miss = 458028, Miss_rate = 0.795, Pending_hits = 2517, Reservation_fails = 251007
L2_cache_bank[9]: Access = 593990, Miss = 475102, Miss_rate = 0.800, Pending_hits = 3462, Reservation_fails = 428027
L2_cache_bank[10]: Access = 570799, Miss = 454593, Miss_rate = 0.796, Pending_hits = 2407, Reservation_fails = 280962
L2_cache_bank[11]: Access = 573888, Miss = 458332, Miss_rate = 0.799, Pending_hits = 2537, Reservation_fails = 329389
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577488, Miss = 459737 (0.796), PendingHit = 2722 (0.00471)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 623595, Miss = 478177 (0.767), PendingHit = 3456 (0.00554)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 575609, Miss = 455605 (0.792), PendingHit = 2408 (0.00418)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 583954, Miss = 459890 (0.788), PendingHit = 2697 (0.00462)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 597572, Miss = 475697 (0.796), PendingHit = 3415 (0.00571)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 584935, Miss = 461758 (0.789), PendingHit = 2834 (0.00484)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 576759, Miss = 458676 (0.795), PendingHit = 2578 (0.00447)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 583030, Miss = 460015 (0.789), PendingHit = 2728 (0.00468)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 575908, Miss = 458028 (0.795), PendingHit = 2517 (0.00437)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 593990, Miss = 475102 (0.8), PendingHit = 3462 (0.00583)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 570799, Miss = 454593 (0.796), PendingHit = 2407 (0.00422)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573888, Miss = 458332 (0.799), PendingHit = 2537 (0.00442)
L2 Cache Total Miss Rate = 0.792
Stream 1: L2 Cache Miss Rate = 0.944
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.792
Stream 1: Accesses  = 3710814
Stream 1: Misses  = 3501512
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 7017527
Stream 3: Misses  = 5555610
Stream 1+2: Accesses  = 3710814
Stream 1+2: Misses  = 3501512
Stream 1+2+3: Accesses  = 10728341
Stream 1+2+3: Misses  = 9057122
Total Accesses  = 7017527
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	81.381
CORE_L2MPKI_21	83.439
CORE_L2MPKI_22	80.619
CORE_L2MPKI_23	84.368
CORE_L2MPKI_24	83.174
CORE_L2MPKI_25	82.492
CORE_L2MPKI_26	85.167
CORE_L2MPKI_27	85.751
CORE_L2MPKI_28	84.149
CORE_L2MPKI_29	84.280
CORE_L2MPKI_30	84.664
CORE_L2MPKI_31	83.722
CORE_L2MPKI_32	85.010
CORE_L2MPKI_33	85.754
CORE_L2MPKI_34	83.878
CORE_L2MPKI_35	85.100
CORE_L2MPKI_36	84.860
CORE_L2MPKI_37	82.801
CORE_L2MPKI_38	82.185
CORE_L2MPKI_39	84.988
CORE_L2MPKI_40	34.352
CORE_L2MPKI_41	32.558
CORE_L2MPKI_42	33.228
CORE_L2MPKI_43	36.346
CORE_L2MPKI_44	32.439
CORE_L2MPKI_45	32.938
CORE_L2MPKI_46	32.372
CORE_L2MPKI_47	32.527
CORE_L2MPKI_48	32.969
CORE_L2MPKI_49	35.623
CORE_L2MPKI_50	34.472
CORE_L2MPKI_51	32.281
CORE_L2MPKI_52	36.675
CORE_L2MPKI_53	36.607
CORE_L2MPKI_54	32.995
CORE_L2MPKI_55	32.408
CORE_L2MPKI_56	32.626
CORE_L2MPKI_57	32.548
CORE_L2MPKI_58	32.826
CORE_L2MPKI_59	32.894
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 83.889
Avg_MPKI_Stream3= 33.584
MISSES-CORES
CORE_MISSES_0	124961
CORE_MISSES_1	122367
CORE_MISSES_2	126282
CORE_MISSES_3	125046
CORE_MISSES_4	126250
CORE_MISSES_5	127531
CORE_MISSES_6	128243
CORE_MISSES_7	124342
CORE_MISSES_8	124360
CORE_MISSES_9	127661
CORE_MISSES_10	127001
CORE_MISSES_11	123762
CORE_MISSES_12	121780
CORE_MISSES_13	125002
CORE_MISSES_14	125001
CORE_MISSES_15	121101
CORE_MISSES_16	125700
CORE_MISSES_17	124961
CORE_MISSES_18	125041
CORE_MISSES_19	123680
CORE_MISSES_20	95121
CORE_MISSES_21	100866
CORE_MISSES_22	89610
CORE_MISSES_23	102653
CORE_MISSES_24	95598
CORE_MISSES_25	97150
CORE_MISSES_26	106970
CORE_MISSES_27	110220
CORE_MISSES_28	98097
CORE_MISSES_29	105155
CORE_MISSES_30	105111
CORE_MISSES_31	99263
CORE_MISSES_32	109634
CORE_MISSES_33	108165
CORE_MISSES_34	102964
CORE_MISSES_35	106491
CORE_MISSES_36	108860
CORE_MISSES_37	103209
CORE_MISSES_38	99608
CORE_MISSES_39	99715
CORE_MISSES_40	51787
CORE_MISSES_41	47603
CORE_MISSES_42	48693
CORE_MISSES_43	57157
CORE_MISSES_44	49052
CORE_MISSES_45	48258
CORE_MISSES_46	48741
CORE_MISSES_47	48456
CORE_MISSES_48	48297
CORE_MISSES_49	56242
CORE_MISSES_50	51450
CORE_MISSES_51	48090
CORE_MISSES_52	57217
CORE_MISSES_53	58657
CORE_MISSES_54	48849
CORE_MISSES_55	47803
CORE_MISSES_56	48961
CORE_MISSES_57	48506
CORE_MISSES_58	47996
CORE_MISSES_59	49263
L2_MISSES = 5555610
L2_total_cache_accesses = 7017527
L2_total_cache_misses = 5555610
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 33761
L2_total_cache_reservation_fails = 3950038
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4347860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3093281
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1207507
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 836176
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 311
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 242
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20481
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21786290
icnt_total_pkts_simt_to_mem=13981199
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     221.6558
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.2562
gpu_tot_sim_cycle_stream_1 = 7066154
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 7066154
gpu_sim_insn_1 = 1566254080
gpu_sim_insn_2 = 24359424
gpu_sim_insn_3 = 30074938
gpu_sim_cycle = 7066155
gpu_sim_insn = 1620688442
gpu_ipc =     229.3593
gpu_tot_sim_cycle = 7066155
gpu_tot_sim_insn = 1620688442
gpu_tot_ipc =     229.3593
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29599047
gpu_stall_icnt2sh    = 1412670
gpu_total_sim_rate=137416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 26841313
	L1I_total_cache_misses = 33803
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 144783
L1D_cache:
	L1D_cache_core[0]: Access = 124940, Miss = 124940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6336862
	L1D_cache_core[1]: Access = 122360, Miss = 122360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6325707
	L1D_cache_core[2]: Access = 126280, Miss = 126280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6211600
	L1D_cache_core[3]: Access = 125040, Miss = 125040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6322820
	L1D_cache_core[4]: Access = 126240, Miss = 126240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6231403
	L1D_cache_core[5]: Access = 127520, Miss = 127520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6282809
	L1D_cache_core[6]: Access = 128240, Miss = 128240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6273274
	L1D_cache_core[7]: Access = 124340, Miss = 124340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6290684
	L1D_cache_core[8]: Access = 124360, Miss = 124360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6297870
	L1D_cache_core[9]: Access = 127660, Miss = 127660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6292950
	L1D_cache_core[10]: Access = 127000, Miss = 127000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6250742
	L1D_cache_core[11]: Access = 123760, Miss = 123760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6266968
	L1D_cache_core[12]: Access = 121780, Miss = 121780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6298390
	L1D_cache_core[13]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6324259
	L1D_cache_core[14]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6294083
	L1D_cache_core[15]: Access = 121100, Miss = 121100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6301095
	L1D_cache_core[16]: Access = 125700, Miss = 125700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6223679
	L1D_cache_core[17]: Access = 124960, Miss = 124960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6241872
	L1D_cache_core[18]: Access = 125040, Miss = 125040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6213579
	L1D_cache_core[19]: Access = 123680, Miss = 123680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6232233
	L1D_cache_core[20]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 134471, Miss = 104952, Miss_rate = 0.780, Pending_hits = 7517, Reservation_fails = 5507955
	L1D_cache_core[41]: Access = 124916, Miss = 96759, Miss_rate = 0.775, Pending_hits = 7182, Reservation_fails = 5256911
	L1D_cache_core[42]: Access = 127267, Miss = 98999, Miss_rate = 0.778, Pending_hits = 7060, Reservation_fails = 5285201
	L1D_cache_core[43]: Access = 142565, Miss = 111374, Miss_rate = 0.781, Pending_hits = 7819, Reservation_fails = 5832889
	L1D_cache_core[44]: Access = 130249, Miss = 100667, Miss_rate = 0.773, Pending_hits = 7234, Reservation_fails = 5375461
	L1D_cache_core[45]: Access = 126546, Miss = 98296, Miss_rate = 0.777, Pending_hits = 7037, Reservation_fails = 5272593
	L1D_cache_core[46]: Access = 130473, Miss = 100647, Miss_rate = 0.771, Pending_hits = 7239, Reservation_fails = 5396935
	L1D_cache_core[47]: Access = 129063, Miss = 99954, Miss_rate = 0.774, Pending_hits = 7181, Reservation_fails = 5335719
	L1D_cache_core[48]: Access = 128646, Miss = 99658, Miss_rate = 0.775, Pending_hits = 7190, Reservation_fails = 5306069
	L1D_cache_core[49]: Access = 139842, Miss = 109838, Miss_rate = 0.785, Pending_hits = 7819, Reservation_fails = 5804847
	L1D_cache_core[50]: Access = 132236, Miss = 103433, Miss_rate = 0.782, Pending_hits = 7477, Reservation_fails = 5456619
	L1D_cache_core[51]: Access = 128878, Miss = 99614, Miss_rate = 0.773, Pending_hits = 7198, Reservation_fails = 5345969
	L1D_cache_core[52]: Access = 141103, Miss = 110456, Miss_rate = 0.783, Pending_hits = 7968, Reservation_fails = 5837139
	L1D_cache_core[53]: Access = 149257, Miss = 115415, Miss_rate = 0.773, Pending_hits = 8217, Reservation_fails = 5968141
	L1D_cache_core[54]: Access = 127964, Miss = 100080, Miss_rate = 0.782, Pending_hits = 7176, Reservation_fails = 5270776
	L1D_cache_core[55]: Access = 127748, Miss = 98954, Miss_rate = 0.775, Pending_hits = 6979, Reservation_fails = 5370799
	L1D_cache_core[56]: Access = 129549, Miss = 100343, Miss_rate = 0.775, Pending_hits = 7259, Reservation_fails = 5317463
	L1D_cache_core[57]: Access = 129315, Miss = 100004, Miss_rate = 0.773, Pending_hits = 7207, Reservation_fails = 5310406
	L1D_cache_core[58]: Access = 126889, Miss = 98722, Miss_rate = 0.778, Pending_hits = 7085, Reservation_fails = 5363115
	L1D_cache_core[59]: Access = 130984, Miss = 101830, Miss_rate = 0.777, Pending_hits = 7167, Reservation_fails = 5395509
	L1D_total_cache_accesses = 5140559
	L1D_total_cache_misses = 4552593
	L1D_total_cache_miss_rate = 0.8856
	L1D_total_cache_pending_hits = 147011
	L1D_total_cache_reservation_fails = 234536542
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 385669
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 434129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 146767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3071642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191175641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 384069
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1480951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43360901
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26807510
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33803
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 144783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
162601, 162601, 162601, 162601, 156137, 156137, 156137, 156137, 152905, 152905, 152905, 152905, 140268, 140268, 140268, 140268, 
gpgpu_n_tot_thrd_icount = 1689311488
gpgpu_n_tot_w_icount = 52790984
gpgpu_n_stall_shd_mem = 377703017
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5527732
gpgpu_n_mem_write_global = 1487940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 54373324
gpgpu_n_store_insn = 32789052
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6900137
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377695720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:576530404	W0_Idle:155454909	W0_Scoreboard:63161930	W1:490361	W2:377121	W3:395815	W4:347614	W5:258400	W6:150168	W7:89206	W8:39296	W9:15738	W10:8170	W11:3112	W12:3622	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:50205330
Warp Occupancy Distribution:
Stall:291556390	W0_Idle:39877284	W0_Scoreboard:43183584	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:49352042
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.062258
warp_utilization1: 0.116405
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24572608 {8:3071576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155534496 {40:487718,72:69,136:1000153,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 98840544 {40:2447336,72:3944,136:4876,}
traffic_breakdown_coretomem[INST_ACC_R] = 18168 {8:2271,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 417705368 {136:3071363,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11902552 {8:1487819,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 98825272 {40:2446956,72:3943,136:4876,}
traffic_breakdown_memtocore[INST_ACC_R] = 308856 {136:2271,}
maxmrqlatency = 1275 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1274 
averagemflatency_1 = 1223 
averagemflatency_3 = 1331 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 7066154 
mrq_lat_table:2550787 	84002 	147231 	300020 	812477 	1397569 	1828067 	1408626 	366608 	8615 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103064 	444987 	2198984 	3480274 	780042 	7665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	42774 	104278 	399336 	435049 	463983 	1090112 	2384236 	1835490 	259881 	2435 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4251699 	1201185 	72509 	1805 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	535141 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	60 	715 	13356 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        20        26        30        32        12        38        40        19        22        32        32        24        32 
dram[1]:        15        15        16        20        40        34        30        16        34        36        22        30        32        32        28        24 
dram[2]:        24        32        32        18        16        34        28        20        37        40        30        18        32        32        28        24 
dram[3]:        24        21        26        14        38        40        28        14        44        18        32        18        32        32        30        35 
dram[4]:        22        30        22        36        46        20        16        28        44        34        30        22        32        32        32        32 
dram[5]:        20        26        26        32        50        28        22        28        17        40        16        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1137 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1076      1098      1229      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1344      1535      1120      1171      1356      1424 
dram[4]:      1222      1021      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1691      1663      2236      1785      1263      1140      1405      1239      1787      1447 
average row accesses per activate:
dram[0]:  1.310014  1.297913  1.266888  1.253905  1.283408  1.274104  1.280837  1.266374  1.251259  1.235582  1.275951  1.264934  1.281808  1.269261  1.298779  1.291759 
dram[1]:  1.307289  1.302607  1.268628  1.270667  1.290424  1.285967  1.285775  1.282640  1.252115  1.259664  1.278961  1.282559  1.290417  1.289851  1.307300  1.307971 
dram[2]:  1.300202  1.301279  1.260424  1.268193  1.275951  1.284581  1.284231  1.276191  1.239633  1.253253  1.267353  1.273588  1.277096  1.284099  1.292491  1.311443 
dram[3]:  1.309289  1.305562  1.273477  1.266995  1.287463  1.285394  1.286156  1.284108  1.252520  1.258598  1.285533  1.282416  1.286207  1.287928  1.309478  1.309105 
dram[4]:  1.306168  1.301682  1.264972  1.268419  1.284536  1.281947  1.283457  1.279136  1.251311  1.250383  1.278867  1.274180  1.281379  1.284028  1.309700  1.299566 
dram[5]:  1.306780  1.310784  1.267145  1.273839  1.285851  1.293640  1.288303  1.284761  1.252700  1.259320  1.284744  1.286447  1.293559  1.290643  1.312856  1.311978 
average row locality = 8904024/6945028 = 1.282072
average row locality_1 = 6675359/5285176 = 1.263034
average row locality_2 = 2228665/1659852 = 1.342689
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60842     66745     57981     59965     58103     58862     58304     59402     55400     57983     58650     60796     55621     57514     54816     56890 
dram[1]:     59431     61683     57272     59178     57161     57197     58145     57143     55055     54848     58421     58361     54370     55705     55746     55772 
dram[2]:     61991     61528     60437     58768     58951     57313     62275     58624     56549     54567     60174     60058     57629     55561     57679     55327 
dram[3]:     59845     60527     57878     59535     58067     57440     57145     56160     55990     55224     57623     59224     55882     56258     56235     55639 
dram[4]:     60208     62424     58924     60304     56686     59277     57478     59650     55380     56818     57894     62425     56368     56694     55082     57492 
dram[5]:     59806     60791     59045     57463     56661     58185     56887     56524     55080     55283     57965     58471     54375     55566     54772     56046 
total reads: 5555489
bank skew: 66745/54370 = 1.23
chip skew: 937874/912920 = 1.03
number of total write accesses:
dram[0]:     38871     44198     33897     35571     35068     35832     35338     36227     33034     35707     35431     37626     32079     34119     32223     34201 
dram[1]:     37243     39412     33090     35367     34362     34243     35319     34349     32698     32676     35115     35430     30886     32277     33273     33243 
dram[2]:     39899     39204     35880     34486     35948     34207     39256     35602     34059     32403     36999     36793     34092     32125     35065     32899 
dram[3]:     37826     38169     33806     35314     35209     34395     34392     33274     33708     32976     34488     35980     32182     32905     33696     32973 
dram[4]:     38235     40116     34628     36002     33781     36196     34552     36554     32892     34652     34751     38988     32693     33398     32681     34786 
dram[5]:     37392     38340     34804     33498     33490     35200     33959     33568     32604     33188     34746     35323     30899     32119     32143     33835 
total reads: 3348628
bank skew: 44198/30886 = 1.43
chip skew: 569422/545108 = 1.04
average mf latency per bank:
dram[0]:       1148      1589      1079      1277       868      1018       870      1138       845       993      1248      1396      1013      1124       892      1036
dram[1]:       1122      1123      1010       996       807       817       804       815       789       811      1182      1201       955       927       832       863
dram[2]:       1246      1210      1157      1101       946       903       980       894       917       897      1316      1302      1080      1006       956       940
dram[3]:       1101      1162      1023      1041       821       854       828       840       807       834      1222      1226       971       953       851       878
dram[4]:       1122      1232      1039      1078       851       918       857       918       834       906      1252      1309      1002      1019       877       940
dram[5]:       1101      1104       993       954       804       803       805       804       789       792      1176      1175       912       902       837       823
maximum mf latency per bank:
dram[0]:       5502      6961      5560      5855      5257      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5353      5504      5199      6251      5371      5164      5182      5549      5209      5495      5262      5474      5907      5313
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5581      5257      6827      5790      5492      6193      5641      5930
dram[3]:       5366      6431      5607      5504      5638      5832      5732      5405      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5661      5954      5520      6078      5248      5419      5901      6340      5205      5722      6828      5695      5429      6302      5460      5663
dram[5]:       5269      6136      5285      5236      5294      4788      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=3984808 n_act=1182024 n_pre=1182013 n_req=1140616 n_req_1=583344 n_req_2=352594 n_req_3=204678 n_rd=1875708 n_write=1102771 bw_util=0.4814 bw_util_1=0.2502 bw_util_2=0.1512 bw_util_3=0.08004 blp=10.231262 blp_1= 4.130022 blp_2= 2.761688 blp_3= 1.967361
 n_activity=9312737 dram_eff=0.4822 dram_eff_1=0.2506 dram_eff_2=0.1514 dram_eff_3=0.08017
bk0: 121682a 3490982i bk1: 133490a 2638377i bk2: 115958a 3628474i bk3: 119926a 3293724i bk4: 116202a 3371508i bk5: 117710a 3119763i bk6: 116606a 3102480i bk7: 118804a 2841483i bk8: 110798a 4168950i bk9: 115960a 3677002i bk10: 117300a 3580205i bk11: 121592a 3145405i bk12: 111242a 3758867i bk13: 115028a 3369843i bk14: 109630a 3611949i bk15: 113780a 3213541i 
bw_dist = 0.250	0.151	0.080	0.517	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4108
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=4155885 n_act=1139484 n_pre=1139474 n_req=1118565 n_req_1=583344 n_req_2=331516 n_req_3=203705 n_rd=1830940 n_write=1061541 bw_util=0.4719 bw_util_1=0.2502 bw_util_2=0.1422 bw_util_3=0.07955 blp=9.817446 blp_1= 4.149386 blp_2= 2.690922 blp_3= 1.926512
 n_activity=9245140 dram_eff=0.4761 dram_eff_1=0.2524 dram_eff_2=0.1434 dram_eff_3=0.08026
bk0: 118862a 3784003i bk1: 123362a 3356618i bk2: 114538a 3848187i bk3: 118352a 3502719i bk4: 114320a 3603941i bk5: 114394a 3504956i bk6: 116288a 3264079i bk7: 114284a 3267602i bk8: 110106a 4257540i bk9: 109694a 4180331i bk10: 116836a 3709703i bk11: 116722a 3585997i bk12: 108736a 4024190i bk13: 111410a 3749283i bk14: 111492a 3607097i bk15: 111544a 3495871i 
bw_dist = 0.250	0.142	0.080	0.519	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2017
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=3994387 n_act=1178569 n_pre=1178553 n_req=1140943 n_req_1=583352 n_req_2=351204 n_req_3=206387 n_rd=1874830 n_write=1100985 bw_util=0.4814 bw_util_1=0.2502 bw_util_2=0.1506 bw_util_3=0.08061 blp=10.211596 blp_1= 4.135158 blp_2= 2.757803 blp_3= 1.958700
 n_activity=9306915 dram_eff=0.4824 dram_eff_1=0.2507 dram_eff_2=0.1509 dram_eff_3=0.08079
bk0: 123981a 3359635i bk1: 123054a 3247211i bk2: 120870a 3396850i bk3: 117536a 3472667i bk4: 117894a 3247777i bk5: 114626a 3372872i bk6: 124546a 2627081i bk7: 117246a 2977192i bk8: 113094a 4011701i bk9: 109131a 4108669i bk10: 120348a 3366427i bk11: 120114a 3273214i bk12: 115258a 3486974i bk13: 111122a 3657789i bk14: 115356a 3234780i bk15: 110654a 3428746i 
bw_dist = 0.250	0.151	0.081	0.516	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3516
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=4137137 n_act=1143396 n_pre=1143381 n_req=1121829 n_req_1=583352 n_req_2=333746 n_req_3=204731 n_rd=1837313 n_write=1066097 bw_util=0.4733 bw_util_1=0.2502 bw_util_2=0.1431 bw_util_3=0.07998 blp=9.854095 blp_1= 4.148949 blp_2= 2.695088 blp_3= 1.938129
 n_activity=9253947 dram_eff=0.477 dram_eff_1=0.2522 dram_eff_2=0.1443 dram_eff_3=0.08061
bk0: 119686a 3712394i bk1: 121050a 3505874i bk2: 115756a 3800485i bk3: 119063a 3486826i bk4: 116124a 3477571i bk5: 114880a 3451589i bk6: 114290a 3386486i bk7: 112320a 3426293i bk8: 111980a 4155667i bk9: 110448a 4110445i bk10: 115246a 3804404i bk11: 118448a 3463392i bk12: 111764a 3823672i bk13: 112512a 3644917i bk14: 112470a 3540831i bk15: 111276a 3508950i 
bw_dist = 0.250	0.143	0.080	0.519	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3375
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=4030029 n_act=1169239 n_pre=1169229 n_req=1136925 n_req_1=583336 n_req_2=346572 n_req_3=207017 n_rd=1866174 n_write=1092653 bw_util=0.4796 bw_util_1=0.2502 bw_util_2=0.1486 bw_util_3=0.08081 blp=10.108770 blp_1= 4.132413 blp_2= 2.735932 blp_3= 1.955978
 n_activity=9297385 dram_eff=0.4811 dram_eff_1=0.251 dram_eff_2=0.1491 dram_eff_3=0.08107
bk0: 120414a 3603066i bk1: 124848a 3172181i bk2: 117846a 3602765i bk3: 120608a 3320564i bk4: 113370a 3568356i bk5: 118554a 3140437i bk6: 114952a 3274358i bk7: 119293a 2886275i bk8: 110756a 4198955i bk9: 113630a 3859724i bk10: 115788a 3693331i bk11: 124848a 3027533i bk12: 112736a 3690377i bk13: 113388a 3535569i bk14: 110162a 3606641i bk15: 114981a 3181939i 
bw_dist = 0.250	0.149	0.081	0.517	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0738
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9327324 n_nop=4182350 n_act=1132292 n_pre=1132281 n_req=1115210 n_req_1=583344 n_req_2=328733 n_req_3=203133 n_rd=1825813 n_write=1054588 bw_util=0.4706 bw_util_1=0.2502 bw_util_2=0.141 bw_util_3=0.07948 blp=9.728469 blp_1= 4.146386 blp_2= 2.666888 blp_3= 1.920270
 n_activity=9238860 dram_eff=0.4751 dram_eff_1=0.2526 dram_eff_2=0.1423 dram_eff_3=0.08024
bk0: 119608a 3775702i bk1: 121578a 3501765i bk2: 118086a 3681593i bk3: 114924a 3761408i bk4: 113322a 3716355i bk5: 116366a 3422531i bk6: 113774a 3489698i bk7: 113046a 3422123i bk8: 110160a 4288923i bk9: 110566a 4130856i bk10: 115930a 3788434i bk11: 116938a 3607046i bk12: 108750a 4031610i bk13: 111131a 3798881i bk14: 109544a 3769536i bk15: 112090a 3463663i 
bw_dist = 0.250	0.141	0.079	0.520	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577488, Miss = 459737, Miss_rate = 0.796, Pending_hits = 2722, Reservation_fails = 243100
L2_cache_bank[1]: Access = 623595, Miss = 478177, Miss_rate = 0.767, Pending_hits = 3456, Reservation_fails = 466223
L2_cache_bank[2]: Access = 575609, Miss = 455605, Miss_rate = 0.792, Pending_hits = 2408, Reservation_fails = 296525
L2_cache_bank[3]: Access = 583954, Miss = 459890, Miss_rate = 0.788, Pending_hits = 2697, Reservation_fails = 342429
L2_cache_bank[4]: Access = 597572, Miss = 475697, Miss_rate = 0.796, Pending_hits = 3415, Reservation_fails = 379522
L2_cache_bank[5]: Access = 584935, Miss = 461758, Miss_rate = 0.789, Pending_hits = 2834, Reservation_fails = 300480
L2_cache_bank[6]: Access = 576759, Miss = 458676, Miss_rate = 0.795, Pending_hits = 2578, Reservation_fails = 293252
L2_cache_bank[7]: Access = 583030, Miss = 460015, Miss_rate = 0.789, Pending_hits = 2728, Reservation_fails = 339122
L2_cache_bank[8]: Access = 575908, Miss = 458028, Miss_rate = 0.795, Pending_hits = 2517, Reservation_fails = 251007
L2_cache_bank[9]: Access = 593990, Miss = 475102, Miss_rate = 0.800, Pending_hits = 3462, Reservation_fails = 428027
L2_cache_bank[10]: Access = 570799, Miss = 454593, Miss_rate = 0.796, Pending_hits = 2407, Reservation_fails = 280962
L2_cache_bank[11]: Access = 573888, Miss = 458332, Miss_rate = 0.799, Pending_hits = 2537, Reservation_fails = 329389
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577488, Miss = 459737 (0.796), PendingHit = 2722 (0.00471)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 623595, Miss = 478177 (0.767), PendingHit = 3456 (0.00554)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 575609, Miss = 455605 (0.792), PendingHit = 2408 (0.00418)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 583954, Miss = 459890 (0.788), PendingHit = 2697 (0.00462)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 597572, Miss = 475697 (0.796), PendingHit = 3415 (0.00571)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 584935, Miss = 461758 (0.789), PendingHit = 2834 (0.00484)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 576759, Miss = 458676 (0.795), PendingHit = 2578 (0.00447)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 583030, Miss = 460015 (0.789), PendingHit = 2728 (0.00468)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 575908, Miss = 458028 (0.795), PendingHit = 2517 (0.00437)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 593990, Miss = 475102 (0.8), PendingHit = 3462 (0.00583)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 570799, Miss = 454593 (0.796), PendingHit = 2407 (0.00422)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573888, Miss = 458332 (0.799), PendingHit = 2537 (0.00442)
L2 Cache Total Miss Rate = 0.792
Stream 1: L2 Cache Miss Rate = 0.944
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.792
Stream 1: Accesses  = 3710814
Stream 1: Misses  = 3501512
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 7017527
Stream 3: Misses  = 5555610
Stream 1+2: Accesses  = 3710814
Stream 1+2: Misses  = 3501512
Stream 1+2+3: Accesses  = 10728341
Stream 1+2+3: Misses  = 9057122
Total Accesses  = 7017527
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	81.381
CORE_L2MPKI_21	83.439
CORE_L2MPKI_22	80.619
CORE_L2MPKI_23	84.368
CORE_L2MPKI_24	83.174
CORE_L2MPKI_25	82.492
CORE_L2MPKI_26	85.167
CORE_L2MPKI_27	85.751
CORE_L2MPKI_28	84.149
CORE_L2MPKI_29	84.280
CORE_L2MPKI_30	84.664
CORE_L2MPKI_31	83.722
CORE_L2MPKI_32	85.010
CORE_L2MPKI_33	85.754
CORE_L2MPKI_34	83.878
CORE_L2MPKI_35	85.100
CORE_L2MPKI_36	84.860
CORE_L2MPKI_37	82.801
CORE_L2MPKI_38	82.185
CORE_L2MPKI_39	84.988
CORE_L2MPKI_40	34.352
CORE_L2MPKI_41	32.558
CORE_L2MPKI_42	33.228
CORE_L2MPKI_43	36.346
CORE_L2MPKI_44	32.439
CORE_L2MPKI_45	32.938
CORE_L2MPKI_46	32.372
CORE_L2MPKI_47	32.527
CORE_L2MPKI_48	32.969
CORE_L2MPKI_49	35.623
CORE_L2MPKI_50	34.472
CORE_L2MPKI_51	32.281
CORE_L2MPKI_52	36.675
CORE_L2MPKI_53	36.607
CORE_L2MPKI_54	32.995
CORE_L2MPKI_55	32.408
CORE_L2MPKI_56	32.626
CORE_L2MPKI_57	32.548
CORE_L2MPKI_58	32.826
CORE_L2MPKI_59	32.894
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 83.889
Avg_MPKI_Stream3= 33.584
MISSES-CORES
CORE_MISSES_0	124961
CORE_MISSES_1	122367
CORE_MISSES_2	126282
CORE_MISSES_3	125046
CORE_MISSES_4	126250
CORE_MISSES_5	127531
CORE_MISSES_6	128243
CORE_MISSES_7	124342
CORE_MISSES_8	124360
CORE_MISSES_9	127661
CORE_MISSES_10	127001
CORE_MISSES_11	123762
CORE_MISSES_12	121780
CORE_MISSES_13	125002
CORE_MISSES_14	125001
CORE_MISSES_15	121101
CORE_MISSES_16	125700
CORE_MISSES_17	124961
CORE_MISSES_18	125041
CORE_MISSES_19	123680
CORE_MISSES_20	95121
CORE_MISSES_21	100866
CORE_MISSES_22	89610
CORE_MISSES_23	102653
CORE_MISSES_24	95598
CORE_MISSES_25	97150
CORE_MISSES_26	106970
CORE_MISSES_27	110220
CORE_MISSES_28	98097
CORE_MISSES_29	105155
CORE_MISSES_30	105111
CORE_MISSES_31	99263
CORE_MISSES_32	109634
CORE_MISSES_33	108165
CORE_MISSES_34	102964
CORE_MISSES_35	106491
CORE_MISSES_36	108860
CORE_MISSES_37	103209
CORE_MISSES_38	99608
CORE_MISSES_39	99715
CORE_MISSES_40	51787
CORE_MISSES_41	47603
CORE_MISSES_42	48693
CORE_MISSES_43	57157
CORE_MISSES_44	49052
CORE_MISSES_45	48258
CORE_MISSES_46	48741
CORE_MISSES_47	48456
CORE_MISSES_48	48297
CORE_MISSES_49	56242
CORE_MISSES_50	51450
CORE_MISSES_51	48090
CORE_MISSES_52	57217
CORE_MISSES_53	58657
CORE_MISSES_54	48849
CORE_MISSES_55	47803
CORE_MISSES_56	48961
CORE_MISSES_57	48506
CORE_MISSES_58	47996
CORE_MISSES_59	49263
L2_MISSES = 5555610
L2_total_cache_accesses = 7017527
L2_total_cache_misses = 5555610
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 33761
L2_total_cache_reservation_fails = 3950038
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4347860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3093281
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1207507
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 836176
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1718
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 311
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 242
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20481
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21786290
icnt_total_pkts_simt_to_mem=13981199
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     219.8087
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.1599
gpu_tot_sim_cycle_stream_1 = 8016223
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 8016223
gpu_sim_insn_1 = 1762035840
gpu_sim_insn_2 = 27550208
gpu_sim_insn_3 = 33346549
gpu_sim_cycle = 8016224
gpu_sim_insn = 1822932597
gpu_ipc =     227.4054
gpu_tot_sim_cycle = 8016224
gpu_tot_sim_insn = 1822932597
gpu_tot_ipc =     227.4054
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 33778883
gpu_stall_icnt2sh    = 1525641
gpu_total_sim_rate=136375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30263445
	L1I_total_cache_misses = 36687
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 144783
L1D_cache:
	L1D_cache_core[0]: Access = 139920, Miss = 139920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7190097
	L1D_cache_core[1]: Access = 139320, Miss = 139320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7166463
	L1D_cache_core[2]: Access = 141920, Miss = 141920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7054672
	L1D_cache_core[3]: Access = 140000, Miss = 140000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7169544
	L1D_cache_core[4]: Access = 141220, Miss = 141220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7079542
	L1D_cache_core[5]: Access = 143140, Miss = 143140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7137928
	L1D_cache_core[6]: Access = 144500, Miss = 144500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7103671
	L1D_cache_core[7]: Access = 139320, Miss = 139320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7125264
	L1D_cache_core[8]: Access = 140640, Miss = 140640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7141553
	L1D_cache_core[9]: Access = 143280, Miss = 143280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7126290
	L1D_cache_core[10]: Access = 142600, Miss = 142600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7109778
	L1D_cache_core[11]: Access = 139400, Miss = 139400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7078186
	L1D_cache_core[12]: Access = 138720, Miss = 138720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7154299
	L1D_cache_core[13]: Access = 141280, Miss = 141280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7161197
	L1D_cache_core[14]: Access = 139980, Miss = 139980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7144993
	L1D_cache_core[15]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7172055
	L1D_cache_core[16]: Access = 141300, Miss = 141300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7086035
	L1D_cache_core[17]: Access = 139920, Miss = 139920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7094007
	L1D_cache_core[18]: Access = 140000, Miss = 140000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7067034
	L1D_cache_core[19]: Access = 139300, Miss = 139300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7076384
	L1D_cache_core[20]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 155301, Miss = 120630, Miss_rate = 0.777, Pending_hits = 8661, Reservation_fails = 6343002
	L1D_cache_core[41]: Access = 146408, Miss = 112778, Miss_rate = 0.770, Pending_hits = 8388, Reservation_fails = 6134062
	L1D_cache_core[42]: Access = 148955, Miss = 115258, Miss_rate = 0.774, Pending_hits = 8196, Reservation_fails = 6155711
	L1D_cache_core[43]: Access = 162288, Miss = 126739, Miss_rate = 0.781, Pending_hits = 8896, Reservation_fails = 6714558
	L1D_cache_core[44]: Access = 148856, Miss = 114886, Miss_rate = 0.772, Pending_hits = 8272, Reservation_fails = 6163251
	L1D_cache_core[45]: Access = 146310, Miss = 113525, Miss_rate = 0.776, Pending_hits = 8074, Reservation_fails = 6109746
	L1D_cache_core[46]: Access = 150095, Miss = 115812, Miss_rate = 0.772, Pending_hits = 8315, Reservation_fails = 6269719
	L1D_cache_core[47]: Access = 148274, Miss = 114676, Miss_rate = 0.773, Pending_hits = 8195, Reservation_fails = 6136637
	L1D_cache_core[48]: Access = 146394, Miss = 113115, Miss_rate = 0.773, Pending_hits = 8116, Reservation_fails = 6052781
	L1D_cache_core[49]: Access = 159471, Miss = 124917, Miss_rate = 0.783, Pending_hits = 8917, Reservation_fails = 6629715
	L1D_cache_core[50]: Access = 151509, Miss = 118127, Miss_rate = 0.780, Pending_hits = 8485, Reservation_fails = 6290465
	L1D_cache_core[51]: Access = 149231, Miss = 115478, Miss_rate = 0.774, Pending_hits = 8289, Reservation_fails = 6248968
	L1D_cache_core[52]: Access = 159926, Miss = 124762, Miss_rate = 0.780, Pending_hits = 8941, Reservation_fails = 6632774
	L1D_cache_core[53]: Access = 167510, Miss = 129210, Miss_rate = 0.771, Pending_hits = 9209, Reservation_fails = 6778389
	L1D_cache_core[54]: Access = 146400, Miss = 114071, Miss_rate = 0.779, Pending_hits = 8179, Reservation_fails = 6046968
	L1D_cache_core[55]: Access = 146080, Miss = 112850, Miss_rate = 0.773, Pending_hits = 7919, Reservation_fails = 6159675
	L1D_cache_core[56]: Access = 149206, Miss = 115304, Miss_rate = 0.773, Pending_hits = 8324, Reservation_fails = 6167548
	L1D_cache_core[57]: Access = 147815, Miss = 113902, Miss_rate = 0.771, Pending_hits = 8259, Reservation_fails = 6124400
	L1D_cache_core[58]: Access = 144569, Miss = 112122, Miss_rate = 0.776, Pending_hits = 7956, Reservation_fails = 6132331
	L1D_cache_core[59]: Access = 150272, Miss = 116446, Miss_rate = 0.775, Pending_hits = 8230, Reservation_fails = 6261974
	L1D_total_cache_accesses = 5840302
	L1D_total_cache_misses = 5160040
	L1D_total_cache_miss_rate = 0.8835
	L1D_total_cache_pending_hits = 167821
	L1D_total_cache_reservation_fails = 268004813
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 446134
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3439481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216562919
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 444534
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1720559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51441894
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30226758
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36687
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 144783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
181799, 181799, 181799, 181799, 175238, 175238, 175238, 175238, 172006, 172006, 172006, 172006, 156234, 156234, 156234, 156234, 
gpgpu_n_tot_thrd_icount = 1904925600
gpgpu_n_tot_w_icount = 59528925
gpgpu_n_stall_shd_mem = 430416999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6218748
gpgpu_n_mem_write_global = 1728765
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 61170817
gpgpu_n_store_insn = 37009230
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7752129
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 430409702
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:656926709	W0_Idle:174459811	W0_Scoreboard:71031124	W1:551122	W2:475728	W3:498362	W4:426447	W5:314363	W6:176099	W7:102543	W8:43189	W9:16904	W10:8181	W11:3112	W12:3622	W13:2156	W14:3168	W15:2596	W16:3950	W17:6415	W18:8621	W19:21157	W20:25189	W21:43148	W22:60703	W23:57352	W24:62337	W25:60686	W26:48862	W27:27400	W28:12097	W29:4630	W30:1612	W31:0	W32:56457485
Warp Occupancy Distribution:
Stall:329459798	W0_Idle:47018200	W0_Scoreboard:48971315	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:55524127
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061884
warp_utilization1: 0.115441
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27515488 {8:3439436,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 177171368 {40:603494,72:82,136:1125189,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 111806784 {40:2769910,72:4192,136:5210,}
traffic_breakdown_coretomem[INST_ACC_R] = 20008 {8:2501,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 467689856 {136:3438896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13829696 {8:1728712,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 111789144 {40:2769469,72:4192,136:5210,}
traffic_breakdown_memtocore[INST_ACC_R] = 340136 {136:2501,}
maxmrqlatency = 1275 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1279 
averagemflatency_1 = 1228 
averagemflatency_3 = 1335 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 8016223 
mrq_lat_table:2895419 	95505 	167065 	340903 	921414 	1585734 	2073035 	1596067 	417426 	10143 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	113166 	494893 	2469621 	3968699 	891637 	8520 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45408 	115906 	443146 	485368 	521108 	1225152 	2715565 	2100421 	294878 	2652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4816703 	1320041 	79105 	1975 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	776035 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	60 	790 	15181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        20        26        30        32        19        38        40        19        22        32        32        24        32 
dram[1]:        15        22        16        20        40        34        30        23        34        36        22        30        32        32        28        24 
dram[2]:        24        32        32        18        16        34        28        24        37        40        30        18        32        32        28        24 
dram[3]:        24        21        26        14        38        40        38        28        44        18        32        18        32        32        30        35 
dram[4]:        22        30        22        36        46        20        28        36        44        34        30        22        32        32        32        32 
dram[5]:        20        26        26        32        50        28        22        38        17        40        16        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1154 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1162      1098      1315      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1171      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1405      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.306337  1.293302  1.275933  1.264225  1.291776  1.282793  1.280900  1.266608  1.247167  1.233538  1.270024  1.260278  1.277165  1.265075  1.299788  1.294331 
dram[1]:  1.303763  1.298000  1.277150  1.280475  1.298052  1.293676  1.284585  1.281370  1.248366  1.255292  1.273136  1.276024  1.284341  1.284351  1.307417  1.308744 
dram[2]:  1.294158  1.296025  1.269434  1.275167  1.283230  1.292829  1.282341  1.273835  1.236248  1.249184  1.261008  1.265790  1.270926  1.277887  1.292560  1.310685 
dram[3]:  1.304676  1.302638  1.281574  1.275452  1.295677  1.293209  1.285040  1.282824  1.249401  1.253950  1.279130  1.275936  1.280767  1.282423  1.308776  1.310580 
dram[4]:  1.302277  1.297349  1.272460  1.278528  1.291762  1.289136  1.281905  1.277444  1.247409  1.246235  1.272931  1.267227  1.275877  1.279475  1.309661  1.300883 
dram[5]:  1.302278  1.308201  1.274292  1.281540  1.293946  1.301031  1.287177  1.283068  1.248633  1.254908  1.279157  1.280883  1.287614  1.284980  1.312802  1.312396 
average row locality = 10102734/7882760 = 1.281624
average row locality_1 = 7559893/5990545 = 1.261971
average row locality_2 = 2542841/1892215 = 1.343844
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     69269     75791     66088     68653     66365     67169     65639     67292     62535     65229     65469     67925     62401     64508     62029     64313 
dram[1]:     67760     70252     65407     67733     65292     65394     65722     64641     62205     61730     65424     65300     61050     62384     63115     63107 
dram[2]:     70848     69956     69025     67190     67370     65449     70266     66428     63881     61495     67181     67237     64565     62265     65060     62832 
dram[3]:     68080     68731     66149     67835     66381     65547     64686     63527     63143     62121     64400     66054     62894     63166     63493     62865 
dram[4]:     68608     71317     67252     69101     64801     67758     65206     67118     62565     64119     64894     69813     63331     63443     62427     65086 
dram[5]:     68145     69132     67272     65772     64892     66564     64284     63943     62258     62285     64856     65441     60941     62439     61836     63257 
total reads: 6287467
bank skew: 75791/60941 = 1.24
chip skew: 1061048/1033317 = 1.03
number of total write accesses:
dram[0]:     43784     49487     39373     41464     40793     41558     40025     41277     37383     40109     39562     42007     36108     38378     37254     39439 
dram[1]:     42069     44486     38622     41206     40006     39875     40237     39091     36914     36823     39406     39609     34871     36285     38402     38322 
dram[2]:     45027     44033     41634     40103     41761     39861     44434     40634     38463     36541     41190     41207     38244     36188     40161     38155 
dram[3]:     42597     42866     39395     40898     41006     39956     39257     37861     38021     37153     38484     40146     36336     37090     38783     38047 
dram[4]:     43031     45269     40359     41897     39377     42039     39554     41278     37210     39002     38912     43638     36847     37450     37783     40145 
dram[5]:     42171     43198     40398     39131     39194     41030     38705     38306     36866     37440     38899     39512     34748     36268     37060     38850 
total reads: 3815324
bank skew: 49487/34748 = 1.42
chip skew: 648001/621776 = 1.04
average mf latency per bank:
dram[0]:       1196      1591      1057      1236       872      1009       868      1117       838       974      1200      1335       990      1093       923      1051
dram[1]:       1177      1178       999       988       822       831       812       823       791       810      1142      1160       941       916       870       904
dram[2]:       1311      1272      1140      1085       954       913       980       897       916       893      1275      1256      1063       991       990       973
dram[3]:       1155      1213      1008      1026       830       863       831       841       804       826      1178      1180       952       935       885       909
dram[4]:       1180      1291      1024      1078       861       937       860       926       832       909      1205      1265       983      1008       911       981
dram[5]:       1156      1160       985       955       818       822       812       815       790       796      1135      1139       901       893       875       867
maximum mf latency per bank:
dram[0]:       5502      6961      5560      6431      5257      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5821      5723      5991      6251      5371      5711      5182      5549      5209      5495      5262      5474      5907      5313
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5945      5257      6827      5790      5492      6193      5939      5930
dram[3]:       5538      6431      5607      5504      5638      5832      5732      5686      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5677      5954      5520      6897      5248      6884      5901      6340      5205      5722      6828      5695      5429      6302      5460      5663
dram[5]:       5269      6136      5285      5437      5363      4809      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4528075 n_act=1339516 n_pre=1339503 n_req=1291193 n_req_1=656260 n_req_2=399864 n_req_3=235069 n_rd=2121334 n_write=1252987 bw_util=0.48 bw_util_1=0.2481 bw_util_2=0.1512 bw_util_3=0.08073 blp=10.210925 blp_1= 4.098574 blp_2= 2.759401 blp_3= 1.968762
 n_activity=10563954 dram_eff=0.4808 dram_eff_1=0.2485 dram_eff_2=0.1514 dram_eff_3=0.08087
bk0: 138538a 3983617i bk1: 151580a 3046087i bk2: 132176a 4049487i bk3: 137304a 3646286i bk4: 132730a 3731734i bk5: 134338a 3463403i bk6: 131278a 3556149i bk7: 134580a 3235982i bk8: 125070a 4751363i bk9: 130458a 4239031i bk10: 130938a 4163885i bk11: 135846a 3685513i bk12: 124802a 4336398i bk13: 129016a 3905325i bk14: 124058a 4072427i bk15: 128622a 3636463i 
bw_dist = 0.248	0.151	0.081	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3707
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4710920 n_act=1294218 n_pre=1294202 n_req=1267431 n_req_1=656264 n_req_2=377390 n_req_3=233777 n_rd=2073028 n_write=1209047 bw_util=0.4709 bw_util_1=0.2481 bw_util_2=0.1427 bw_util_3=0.08017 blp=9.829351 blp_1= 4.123319 blp_2= 2.692944 blp_3= 1.933288
 n_activity=10490089 dram_eff=0.475 dram_eff_1=0.2502 dram_eff_2=0.1439 dram_eff_3=0.08087
bk0: 135520a 4286610i bk1: 140504a 3807200i bk2: 130814a 4270537i bk3: 135466a 3857713i bk4: 130584a 3989524i bk5: 130788a 3868767i bk6: 131444a 3694558i bk7: 129282a 3703459i bk8: 124410a 4857609i bk9: 123460a 4780842i bk10: 130848a 4283863i bk11: 130596a 4157414i bk12: 122100a 4606960i bk13: 124768a 4327425i bk14: 126230a 4061215i bk15: 126214a 3933632i 
bw_dist = 0.248	0.143	0.080	0.520	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2384
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4531774 n_act=1338050 n_pre=1338036 n_req=1292326 n_req_1=656272 n_req_2=398632 n_req_3=237422 n_rd=2122060 n_write=1251495 bw_util=0.4802 bw_util_1=0.2481 bw_util_2=0.1507 bw_util_3=0.08148 blp=10.211139 blp_1= 4.103431 blp_2= 2.757298 blp_3= 1.973700
 n_activity=10559190 dram_eff=0.4813 dram_eff_1=0.2486 dram_eff_2=0.151 dram_eff_3=0.08165
bk0: 141694a 3797589i bk1: 139910a 3705584i bk2: 138040a 3775174i bk3: 134374a 3844822i bk4: 134740a 3580715i bk5: 130898a 3717443i bk6: 140530a 3001673i bk7: 132856a 3354012i bk8: 127762a 4577576i bk9: 122990a 4701264i bk10: 134362a 3934177i bk11: 134472a 3798815i bk12: 129128a 4038799i bk13: 124526a 4224260i bk14: 130114a 3674021i bk15: 125664a 3834477i 
bw_dist = 0.248	0.151	0.081	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3442
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4696704 n_act=1297085 n_pre=1297070 n_req=1269939 n_req_1=656272 n_req_2=379083 n_req_3=234584 n_rd=2078126 n_write=1212430 bw_util=0.4719 bw_util_1=0.2481 bw_util_2=0.1433 bw_util_3=0.08048 blp=9.847732 blp_1= 4.120875 blp_2= 2.694244 blp_3= 1.940313
 n_activity=10497888 dram_eff=0.4756 dram_eff_1=0.2501 dram_eff_2=0.1444 dram_eff_3=0.08112
bk0: 136160a 4225574i bk1: 137460a 4005616i bk2: 132298a 4225084i bk3: 135668a 3893631i bk4: 132762a 3851640i bk5: 131088a 3833394i bk6: 129370a 3825825i bk7: 127054a 3884854i bk8: 126286a 4748886i bk9: 124242a 4708491i bk10: 128796a 4413941i bk11: 132108a 4048116i bk12: 125788a 4384655i bk13: 126332a 4195731i bk14: 126984a 4002339i bk15: 125730a 3958994i 
bw_dist = 0.248	0.143	0.080	0.520	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3396
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4568526 n_act=1327945 n_pre=1327930 n_req=1288557 n_req_1=656254 n_req_2=393999 n_req_3=238304 n_rd=2113646 n_write=1243368 bw_util=0.4787 bw_util_1=0.2481 bw_util_2=0.1489 bw_util_3=0.08173 blp=10.115196 blp_1= 4.103449 blp_2= 2.739619 blp_3= 1.967033
 n_activity=10549242 dram_eff=0.4802 dram_eff_1=0.2488 dram_eff_2=0.1494 dram_eff_3=0.08198
bk0: 137216a 4098445i bk1: 142630a 3595023i bk2: 134496a 4002226i bk3: 138202a 3662229i bk4: 129602a 3943058i bk5: 135516a 3462627i bk6: 130404a 3675905i bk7: 134234a 3317237i bk8: 125128a 4778931i bk9: 128238a 4416426i bk10: 129784a 4270953i bk11: 139624a 3531308i bk12: 126662a 4244250i bk13: 126886a 4092978i bk14: 124852a 4049303i bk15: 130172a 3574060i 
bw_dist = 0.248	0.149	0.082	0.518	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0945
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4741787 n_act=1285934 n_pre=1285919 n_req=1263235 n_req_1=656259 n_req_2=374216 n_req_3=232760 n_rd=2066632 n_write=1201143 bw_util=0.4695 bw_util_1=0.2481 bw_util_2=0.1415 bw_util_3=0.07997 blp=9.736753 blp_1= 4.120555 blp_2= 2.669005 blp_3= 1.923047
 n_activity=10483343 dram_eff=0.4739 dram_eff_1=0.2504 dram_eff_2=0.1428 dram_eff_3=0.08072
bk0: 136290a 4284452i bk1: 138264a 3985105i bk2: 134544a 4096555i bk3: 131544a 4167044i bk4: 129782a 4095497i bk5: 133128a 3769894i bk6: 128568a 3945055i bk7: 127886a 3868444i bk8: 124516a 4884098i bk9: 124570a 4719987i bk10: 129712a 4384395i bk11: 130882a 4182226i bk12: 121882a 4634282i bk13: 124878a 4357719i bk14: 123672a 4258091i bk15: 126514a 3922800i 
bw_dist = 0.248	0.141	0.080	0.521	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0873

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654116, Miss = 519804, Miss_rate = 0.795, Pending_hits = 3131, Reservation_fails = 273044
L2_cache_bank[1]: Access = 704413, Miss = 540886, Miss_rate = 0.768, Pending_hits = 3927, Reservation_fails = 514994
L2_cache_bank[2]: Access = 652029, Miss = 515986, Miss_rate = 0.791, Pending_hits = 2780, Reservation_fails = 328030
L2_cache_bank[3]: Access = 661721, Miss = 520544, Miss_rate = 0.787, Pending_hits = 3141, Reservation_fails = 376266
L2_cache_bank[4]: Access = 676411, Miss = 538217, Miss_rate = 0.796, Pending_hits = 3819, Reservation_fails = 412459
L2_cache_bank[5]: Access = 662967, Miss = 522875, Miss_rate = 0.789, Pending_hits = 3277, Reservation_fails = 331718
L2_cache_bank[6]: Access = 653831, Miss = 519229, Miss_rate = 0.794, Pending_hits = 2965, Reservation_fails = 322991
L2_cache_bank[7]: Access = 660100, Miss = 519852, Miss_rate = 0.788, Pending_hits = 3140, Reservation_fails = 366380
L2_cache_bank[8]: Access = 653282, Miss = 519087, Miss_rate = 0.795, Pending_hits = 2884, Reservation_fails = 275476
L2_cache_bank[9]: Access = 672552, Miss = 537758, Miss_rate = 0.800, Pending_hits = 3864, Reservation_fails = 473732
L2_cache_bank[10]: Access = 647241, Miss = 514488, Miss_rate = 0.795, Pending_hits = 2802, Reservation_fails = 305833
L2_cache_bank[11]: Access = 650568, Miss = 518841, Miss_rate = 0.798, Pending_hits = 2882, Reservation_fails = 357576
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 654116, Miss = 519804 (0.795), PendingHit = 3131 (0.00479)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 704413, Miss = 540886 (0.768), PendingHit = 3927 (0.00557)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 652029, Miss = 515986 (0.791), PendingHit = 2780 (0.00426)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 661721, Miss = 520544 (0.787), PendingHit = 3141 (0.00475)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 676411, Miss = 538217 (0.796), PendingHit = 3819 (0.00565)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 662967, Miss = 522875 (0.789), PendingHit = 3277 (0.00494)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653831, Miss = 519229 (0.794), PendingHit = 2965 (0.00453)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 660100, Miss = 519852 (0.788), PendingHit = 3140 (0.00476)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653282, Miss = 519087 (0.795), PendingHit = 2884 (0.00441)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 672552, Miss = 537758 (0.8), PendingHit = 3864 (0.00575)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 647241, Miss = 514488 (0.795), PendingHit = 2802 (0.00433)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 650568, Miss = 518841 (0.798), PendingHit = 2882 (0.00443)
L2 Cache Total Miss Rate = 0.791
Stream 1: L2 Cache Miss Rate = 0.945
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.791
Stream 1: Accesses  = 4185180
Stream 1: Misses  = 3953416
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 7949231
Stream 3: Misses  = 6287567
Stream 1+2: Accesses  = 4185180
Stream 1+2: Misses  = 3953416
Stream 1+2+3: Accesses  = 12134411
Stream 1+2+3: Misses  = 10240983
Total Accesses  = 7949231
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	81.658
CORE_L2MPKI_21	83.846
CORE_L2MPKI_22	81.740
CORE_L2MPKI_23	84.848
CORE_L2MPKI_24	83.955
CORE_L2MPKI_25	82.988
CORE_L2MPKI_26	85.551
CORE_L2MPKI_27	85.884
CORE_L2MPKI_28	84.508
CORE_L2MPKI_29	84.387
CORE_L2MPKI_30	85.027
CORE_L2MPKI_31	84.376
CORE_L2MPKI_32	85.474
CORE_L2MPKI_33	86.184
CORE_L2MPKI_34	84.257
CORE_L2MPKI_35	85.149
CORE_L2MPKI_36	84.798
CORE_L2MPKI_37	83.520
CORE_L2MPKI_38	82.671
CORE_L2MPKI_39	85.118
CORE_L2MPKI_40	35.020
CORE_L2MPKI_41	33.833
CORE_L2MPKI_42	34.397
CORE_L2MPKI_43	37.272
CORE_L2MPKI_44	33.428
CORE_L2MPKI_45	34.117
CORE_L2MPKI_46	33.690
CORE_L2MPKI_47	33.514
CORE_L2MPKI_48	33.839
CORE_L2MPKI_49	36.470
CORE_L2MPKI_50	35.274
CORE_L2MPKI_51	33.898
CORE_L2MPKI_52	37.137
CORE_L2MPKI_53	37.128
CORE_L2MPKI_54	33.924
CORE_L2MPKI_55	33.235
CORE_L2MPKI_56	33.728
CORE_L2MPKI_57	33.417
CORE_L2MPKI_58	33.235
CORE_L2MPKI_59	33.655
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 84.297
Avg_MPKI_Stream3= 34.510
MISSES-CORES
CORE_MISSES_0	139945
CORE_MISSES_1	139328
CORE_MISSES_2	141922
CORE_MISSES_3	140006
CORE_MISSES_4	141230
CORE_MISSES_5	143151
CORE_MISSES_6	144503
CORE_MISSES_7	139323
CORE_MISSES_8	140641
CORE_MISSES_9	143282
CORE_MISSES_10	142601
CORE_MISSES_11	139402
CORE_MISSES_12	138720
CORE_MISSES_13	141282
CORE_MISSES_14	139981
CORE_MISSES_15	136741
CORE_MISSES_16	141300
CORE_MISSES_17	139921
CORE_MISSES_18	140002
CORE_MISSES_19	139300
CORE_MISSES_20	108596
CORE_MISSES_21	114873
CORE_MISSES_22	103644
CORE_MISSES_23	116211
CORE_MISSES_24	109399
CORE_MISSES_25	111196
CORE_MISSES_26	121460
CORE_MISSES_27	124566
CORE_MISSES_28	112484
CORE_MISSES_29	118406
CORE_MISSES_30	119392
CORE_MISSES_31	113857
CORE_MISSES_32	124403
CORE_MISSES_33	122679
CORE_MISSES_34	116256
CORE_MISSES_35	119890
CORE_MISSES_36	122709
CORE_MISSES_37	117113
CORE_MISSES_38	113007
CORE_MISSES_39	113113
CORE_MISSES_40	59129
CORE_MISSES_41	55459
CORE_MISSES_42	56503
CORE_MISSES_43	64711
CORE_MISSES_44	55802
CORE_MISSES_45	55600
CORE_MISSES_46	56214
CORE_MISSES_47	55314
CORE_MISSES_48	54712
CORE_MISSES_49	63462
CORE_MISSES_50	58355
CORE_MISSES_51	56201
CORE_MISSES_52	63858
CORE_MISSES_53	65186
CORE_MISSES_54	55484
CORE_MISSES_55	54262
CORE_MISSES_56	56102
CORE_MISSES_57	55096
CORE_MISSES_58	54064
CORE_MISSES_59	56218
L2_MISSES = 6287567
L2_total_cache_accesses = 7949231
L2_total_cache_misses = 6287567
L2_total_cache_miss_rate = 0.7910
L2_total_cache_pending_hits = 38612
L2_total_cache_reservation_fails = 4338499
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1277610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4915390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3394645
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 343504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1371899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 920724
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1882
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 277
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23030
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24513441
icnt_total_pkts_simt_to_mem=15853622
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     219.8087
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.1599
gpu_tot_sim_cycle_stream_1 = 8016223
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 8016223
gpu_sim_insn_1 = 1762035840
gpu_sim_insn_2 = 27550208
gpu_sim_insn_3 = 33346549
gpu_sim_cycle = 8016224
gpu_sim_insn = 1822932597
gpu_ipc =     227.4054
gpu_tot_sim_cycle = 8016224
gpu_tot_sim_insn = 1822932597
gpu_tot_ipc =     227.4054
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 33778883
gpu_stall_icnt2sh    = 1525641
gpu_total_sim_rate=136375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30263445
	L1I_total_cache_misses = 36687
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 144783
L1D_cache:
	L1D_cache_core[0]: Access = 139920, Miss = 139920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7190097
	L1D_cache_core[1]: Access = 139320, Miss = 139320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7166463
	L1D_cache_core[2]: Access = 141920, Miss = 141920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7054672
	L1D_cache_core[3]: Access = 140000, Miss = 140000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7169544
	L1D_cache_core[4]: Access = 141220, Miss = 141220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7079542
	L1D_cache_core[5]: Access = 143140, Miss = 143140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7137928
	L1D_cache_core[6]: Access = 144500, Miss = 144500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7103671
	L1D_cache_core[7]: Access = 139320, Miss = 139320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7125264
	L1D_cache_core[8]: Access = 140640, Miss = 140640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7141553
	L1D_cache_core[9]: Access = 143280, Miss = 143280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7126290
	L1D_cache_core[10]: Access = 142600, Miss = 142600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7109778
	L1D_cache_core[11]: Access = 139400, Miss = 139400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7078186
	L1D_cache_core[12]: Access = 138720, Miss = 138720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7154299
	L1D_cache_core[13]: Access = 141280, Miss = 141280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7161197
	L1D_cache_core[14]: Access = 139980, Miss = 139980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7144993
	L1D_cache_core[15]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7172055
	L1D_cache_core[16]: Access = 141300, Miss = 141300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7086035
	L1D_cache_core[17]: Access = 139920, Miss = 139920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7094007
	L1D_cache_core[18]: Access = 140000, Miss = 140000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7067034
	L1D_cache_core[19]: Access = 139300, Miss = 139300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7076384
	L1D_cache_core[20]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 155301, Miss = 120630, Miss_rate = 0.777, Pending_hits = 8661, Reservation_fails = 6343002
	L1D_cache_core[41]: Access = 146408, Miss = 112778, Miss_rate = 0.770, Pending_hits = 8388, Reservation_fails = 6134062
	L1D_cache_core[42]: Access = 148955, Miss = 115258, Miss_rate = 0.774, Pending_hits = 8196, Reservation_fails = 6155711
	L1D_cache_core[43]: Access = 162288, Miss = 126739, Miss_rate = 0.781, Pending_hits = 8896, Reservation_fails = 6714558
	L1D_cache_core[44]: Access = 148856, Miss = 114886, Miss_rate = 0.772, Pending_hits = 8272, Reservation_fails = 6163251
	L1D_cache_core[45]: Access = 146310, Miss = 113525, Miss_rate = 0.776, Pending_hits = 8074, Reservation_fails = 6109746
	L1D_cache_core[46]: Access = 150095, Miss = 115812, Miss_rate = 0.772, Pending_hits = 8315, Reservation_fails = 6269719
	L1D_cache_core[47]: Access = 148274, Miss = 114676, Miss_rate = 0.773, Pending_hits = 8195, Reservation_fails = 6136637
	L1D_cache_core[48]: Access = 146394, Miss = 113115, Miss_rate = 0.773, Pending_hits = 8116, Reservation_fails = 6052781
	L1D_cache_core[49]: Access = 159471, Miss = 124917, Miss_rate = 0.783, Pending_hits = 8917, Reservation_fails = 6629715
	L1D_cache_core[50]: Access = 151509, Miss = 118127, Miss_rate = 0.780, Pending_hits = 8485, Reservation_fails = 6290465
	L1D_cache_core[51]: Access = 149231, Miss = 115478, Miss_rate = 0.774, Pending_hits = 8289, Reservation_fails = 6248968
	L1D_cache_core[52]: Access = 159926, Miss = 124762, Miss_rate = 0.780, Pending_hits = 8941, Reservation_fails = 6632774
	L1D_cache_core[53]: Access = 167510, Miss = 129210, Miss_rate = 0.771, Pending_hits = 9209, Reservation_fails = 6778389
	L1D_cache_core[54]: Access = 146400, Miss = 114071, Miss_rate = 0.779, Pending_hits = 8179, Reservation_fails = 6046968
	L1D_cache_core[55]: Access = 146080, Miss = 112850, Miss_rate = 0.773, Pending_hits = 7919, Reservation_fails = 6159675
	L1D_cache_core[56]: Access = 149206, Miss = 115304, Miss_rate = 0.773, Pending_hits = 8324, Reservation_fails = 6167548
	L1D_cache_core[57]: Access = 147815, Miss = 113902, Miss_rate = 0.771, Pending_hits = 8259, Reservation_fails = 6124400
	L1D_cache_core[58]: Access = 144569, Miss = 112122, Miss_rate = 0.776, Pending_hits = 7956, Reservation_fails = 6132331
	L1D_cache_core[59]: Access = 150272, Miss = 116446, Miss_rate = 0.775, Pending_hits = 8230, Reservation_fails = 6261974
	L1D_total_cache_accesses = 5840302
	L1D_total_cache_misses = 5160040
	L1D_total_cache_miss_rate = 0.8835
	L1D_total_cache_pending_hits = 167821
	L1D_total_cache_reservation_fails = 268004813
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 446134
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3439481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216562919
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 444534
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1720559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51441894
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30226758
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36687
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 144783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
181799, 181799, 181799, 181799, 175238, 175238, 175238, 175238, 172006, 172006, 172006, 172006, 156234, 156234, 156234, 156234, 
gpgpu_n_tot_thrd_icount = 1904925600
gpgpu_n_tot_w_icount = 59528925
gpgpu_n_stall_shd_mem = 430416999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6218748
gpgpu_n_mem_write_global = 1728765
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 61170817
gpgpu_n_store_insn = 37009230
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7752129
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 430409702
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:656926709	W0_Idle:174459811	W0_Scoreboard:71031124	W1:551122	W2:475728	W3:498362	W4:426447	W5:314363	W6:176099	W7:102543	W8:43189	W9:16904	W10:8181	W11:3112	W12:3622	W13:2156	W14:3168	W15:2596	W16:3950	W17:6415	W18:8621	W19:21157	W20:25189	W21:43148	W22:60703	W23:57352	W24:62337	W25:60686	W26:48862	W27:27400	W28:12097	W29:4630	W30:1612	W31:0	W32:56457485
Warp Occupancy Distribution:
Stall:329459798	W0_Idle:47018200	W0_Scoreboard:48971315	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:55524127
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061884
warp_utilization1: 0.115441
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27515488 {8:3439436,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 177171368 {40:603494,72:82,136:1125189,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 111806784 {40:2769910,72:4192,136:5210,}
traffic_breakdown_coretomem[INST_ACC_R] = 20008 {8:2501,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 467689856 {136:3438896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13829696 {8:1728712,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 111789144 {40:2769469,72:4192,136:5210,}
traffic_breakdown_memtocore[INST_ACC_R] = 340136 {136:2501,}
maxmrqlatency = 1275 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1279 
averagemflatency_1 = 1228 
averagemflatency_3 = 1335 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 8016223 
mrq_lat_table:2895419 	95505 	167065 	340903 	921414 	1585734 	2073035 	1596067 	417426 	10143 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	113166 	494893 	2469621 	3968699 	891637 	8520 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45408 	115906 	443146 	485368 	521108 	1225152 	2715565 	2100421 	294878 	2652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4816703 	1320041 	79105 	1975 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	776035 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	60 	790 	15181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        18        20        26        30        32        19        38        40        19        22        32        32        24        32 
dram[1]:        15        22        16        20        40        34        30        23        34        36        22        30        32        32        28        24 
dram[2]:        24        32        32        18        16        34        28        24        37        40        30        18        32        32        28        24 
dram[3]:        24        21        26        14        38        40        38        28        44        18        32        18        32        32        30        35 
dram[4]:        22        30        22        36        46        20        28        36        44        34        30        22        32        32        32        32 
dram[5]:        20        26        26        32        50        28        22        38        17        40        16        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1149      1601      1264      1182      1399      1206 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1154 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1162      1098      1315      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1171      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1111      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1405      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.306337  1.293302  1.275933  1.264225  1.291776  1.282793  1.280900  1.266608  1.247167  1.233538  1.270024  1.260278  1.277165  1.265075  1.299788  1.294331 
dram[1]:  1.303763  1.298000  1.277150  1.280475  1.298052  1.293676  1.284585  1.281370  1.248366  1.255292  1.273136  1.276024  1.284341  1.284351  1.307417  1.308744 
dram[2]:  1.294158  1.296025  1.269434  1.275167  1.283230  1.292829  1.282341  1.273835  1.236248  1.249184  1.261008  1.265790  1.270926  1.277887  1.292560  1.310685 
dram[3]:  1.304676  1.302638  1.281574  1.275452  1.295677  1.293209  1.285040  1.282824  1.249401  1.253950  1.279130  1.275936  1.280767  1.282423  1.308776  1.310580 
dram[4]:  1.302277  1.297349  1.272460  1.278528  1.291762  1.289136  1.281905  1.277444  1.247409  1.246235  1.272931  1.267227  1.275877  1.279475  1.309661  1.300883 
dram[5]:  1.302278  1.308201  1.274292  1.281540  1.293946  1.301031  1.287177  1.283068  1.248633  1.254908  1.279157  1.280883  1.287614  1.284980  1.312802  1.312396 
average row locality = 10102734/7882760 = 1.281624
average row locality_1 = 7559893/5990545 = 1.261971
average row locality_2 = 2542841/1892215 = 1.343844
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     69269     75791     66088     68653     66365     67169     65639     67292     62535     65229     65469     67925     62401     64508     62029     64313 
dram[1]:     67760     70252     65407     67733     65292     65394     65722     64641     62205     61730     65424     65300     61050     62384     63115     63107 
dram[2]:     70848     69956     69025     67190     67370     65449     70266     66428     63881     61495     67181     67237     64565     62265     65060     62832 
dram[3]:     68080     68731     66149     67835     66381     65547     64686     63527     63143     62121     64400     66054     62894     63166     63493     62865 
dram[4]:     68608     71317     67252     69101     64801     67758     65206     67118     62565     64119     64894     69813     63331     63443     62427     65086 
dram[5]:     68145     69132     67272     65772     64892     66564     64284     63943     62258     62285     64856     65441     60941     62439     61836     63257 
total reads: 6287467
bank skew: 75791/60941 = 1.24
chip skew: 1061048/1033317 = 1.03
number of total write accesses:
dram[0]:     43784     49487     39373     41464     40793     41558     40025     41277     37383     40109     39562     42007     36108     38378     37254     39439 
dram[1]:     42069     44486     38622     41206     40006     39875     40237     39091     36914     36823     39406     39609     34871     36285     38402     38322 
dram[2]:     45027     44033     41634     40103     41761     39861     44434     40634     38463     36541     41190     41207     38244     36188     40161     38155 
dram[3]:     42597     42866     39395     40898     41006     39956     39257     37861     38021     37153     38484     40146     36336     37090     38783     38047 
dram[4]:     43031     45269     40359     41897     39377     42039     39554     41278     37210     39002     38912     43638     36847     37450     37783     40145 
dram[5]:     42171     43198     40398     39131     39194     41030     38705     38306     36866     37440     38899     39512     34748     36268     37060     38850 
total reads: 3815324
bank skew: 49487/34748 = 1.42
chip skew: 648001/621776 = 1.04
average mf latency per bank:
dram[0]:       1196      1591      1057      1236       872      1009       868      1117       838       974      1200      1335       990      1093       923      1051
dram[1]:       1177      1178       999       988       822       831       812       823       791       810      1142      1160       941       916       870       904
dram[2]:       1311      1272      1140      1085       954       913       980       897       916       893      1275      1256      1063       991       990       973
dram[3]:       1155      1213      1008      1026       830       863       831       841       804       826      1178      1180       952       935       885       909
dram[4]:       1180      1291      1024      1078       861       937       860       926       832       909      1205      1265       983      1008       911       981
dram[5]:       1156      1160       985       955       818       822       812       815       790       796      1135      1139       901       893       875       867
maximum mf latency per bank:
dram[0]:       5502      6961      5560      6431      5257      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5821      5723      5991      6251      5371      5711      5182      5549      5209      5495      5262      5474      5907      5313
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5945      5257      6827      5790      5492      6193      5939      5930
dram[3]:       5538      6431      5607      5504      5638      5832      5732      5686      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5677      5954      5520      6897      5248      6884      5901      6340      5205      5722      6828      5695      5429      6302      5460      5663
dram[5]:       5269      6136      5285      5437      5363      4809      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4528075 n_act=1339516 n_pre=1339503 n_req=1291193 n_req_1=656260 n_req_2=399864 n_req_3=235069 n_rd=2121334 n_write=1252987 bw_util=0.48 bw_util_1=0.2481 bw_util_2=0.1512 bw_util_3=0.08073 blp=10.210925 blp_1= 4.098574 blp_2= 2.759401 blp_3= 1.968762
 n_activity=10563954 dram_eff=0.4808 dram_eff_1=0.2485 dram_eff_2=0.1514 dram_eff_3=0.08087
bk0: 138538a 3983617i bk1: 151580a 3046087i bk2: 132176a 4049487i bk3: 137304a 3646286i bk4: 132730a 3731734i bk5: 134338a 3463403i bk6: 131278a 3556149i bk7: 134580a 3235982i bk8: 125070a 4751363i bk9: 130458a 4239031i bk10: 130938a 4163885i bk11: 135846a 3685513i bk12: 124802a 4336398i bk13: 129016a 3905325i bk14: 124058a 4072427i bk15: 128622a 3636463i 
bw_dist = 0.248	0.151	0.081	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3707
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4710920 n_act=1294218 n_pre=1294202 n_req=1267431 n_req_1=656264 n_req_2=377390 n_req_3=233777 n_rd=2073028 n_write=1209047 bw_util=0.4709 bw_util_1=0.2481 bw_util_2=0.1427 bw_util_3=0.08017 blp=9.829351 blp_1= 4.123319 blp_2= 2.692944 blp_3= 1.933288
 n_activity=10490089 dram_eff=0.475 dram_eff_1=0.2502 dram_eff_2=0.1439 dram_eff_3=0.08087
bk0: 135520a 4286610i bk1: 140504a 3807200i bk2: 130814a 4270537i bk3: 135466a 3857713i bk4: 130584a 3989524i bk5: 130788a 3868767i bk6: 131444a 3694558i bk7: 129282a 3703459i bk8: 124410a 4857609i bk9: 123460a 4780842i bk10: 130848a 4283863i bk11: 130596a 4157414i bk12: 122100a 4606960i bk13: 124768a 4327425i bk14: 126230a 4061215i bk15: 126214a 3933632i 
bw_dist = 0.248	0.143	0.080	0.520	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2384
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4531774 n_act=1338050 n_pre=1338036 n_req=1292326 n_req_1=656272 n_req_2=398632 n_req_3=237422 n_rd=2122060 n_write=1251495 bw_util=0.4802 bw_util_1=0.2481 bw_util_2=0.1507 bw_util_3=0.08148 blp=10.211139 blp_1= 4.103431 blp_2= 2.757298 blp_3= 1.973700
 n_activity=10559190 dram_eff=0.4813 dram_eff_1=0.2486 dram_eff_2=0.151 dram_eff_3=0.08165
bk0: 141694a 3797589i bk1: 139910a 3705584i bk2: 138040a 3775174i bk3: 134374a 3844822i bk4: 134740a 3580715i bk5: 130898a 3717443i bk6: 140530a 3001673i bk7: 132856a 3354012i bk8: 127762a 4577576i bk9: 122990a 4701264i bk10: 134362a 3934177i bk11: 134472a 3798815i bk12: 129128a 4038799i bk13: 124526a 4224260i bk14: 130114a 3674021i bk15: 125664a 3834477i 
bw_dist = 0.248	0.151	0.081	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3442
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4696704 n_act=1297085 n_pre=1297070 n_req=1269939 n_req_1=656272 n_req_2=379083 n_req_3=234584 n_rd=2078126 n_write=1212430 bw_util=0.4719 bw_util_1=0.2481 bw_util_2=0.1433 bw_util_3=0.08048 blp=9.847732 blp_1= 4.120875 blp_2= 2.694244 blp_3= 1.940313
 n_activity=10497888 dram_eff=0.4756 dram_eff_1=0.2501 dram_eff_2=0.1444 dram_eff_3=0.08112
bk0: 136160a 4225574i bk1: 137460a 4005616i bk2: 132298a 4225084i bk3: 135668a 3893631i bk4: 132762a 3851640i bk5: 131088a 3833394i bk6: 129370a 3825825i bk7: 127054a 3884854i bk8: 126286a 4748886i bk9: 124242a 4708491i bk10: 128796a 4413941i bk11: 132108a 4048116i bk12: 125788a 4384655i bk13: 126332a 4195731i bk14: 126984a 4002339i bk15: 125730a 3958994i 
bw_dist = 0.248	0.143	0.080	0.520	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3396
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4568526 n_act=1327945 n_pre=1327930 n_req=1288557 n_req_1=656254 n_req_2=393999 n_req_3=238304 n_rd=2113646 n_write=1243368 bw_util=0.4787 bw_util_1=0.2481 bw_util_2=0.1489 bw_util_3=0.08173 blp=10.115196 blp_1= 4.103449 blp_2= 2.739619 blp_3= 1.967033
 n_activity=10549242 dram_eff=0.4802 dram_eff_1=0.2488 dram_eff_2=0.1494 dram_eff_3=0.08198
bk0: 137216a 4098445i bk1: 142630a 3595023i bk2: 134496a 4002226i bk3: 138202a 3662229i bk4: 129602a 3943058i bk5: 135516a 3462627i bk6: 130404a 3675905i bk7: 134234a 3317237i bk8: 125128a 4778931i bk9: 128238a 4416426i bk10: 129784a 4270953i bk11: 139624a 3531308i bk12: 126662a 4244250i bk13: 126886a 4092978i bk14: 124852a 4049303i bk15: 130172a 3574060i 
bw_dist = 0.248	0.149	0.082	0.518	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0945
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10581415 n_nop=4741787 n_act=1285934 n_pre=1285919 n_req=1263235 n_req_1=656259 n_req_2=374216 n_req_3=232760 n_rd=2066632 n_write=1201143 bw_util=0.4695 bw_util_1=0.2481 bw_util_2=0.1415 bw_util_3=0.07997 blp=9.736753 blp_1= 4.120555 blp_2= 2.669005 blp_3= 1.923047
 n_activity=10483343 dram_eff=0.4739 dram_eff_1=0.2504 dram_eff_2=0.1428 dram_eff_3=0.08072
bk0: 136290a 4284452i bk1: 138264a 3985105i bk2: 134544a 4096555i bk3: 131544a 4167044i bk4: 129782a 4095497i bk5: 133128a 3769894i bk6: 128568a 3945055i bk7: 127886a 3868444i bk8: 124516a 4884098i bk9: 124570a 4719987i bk10: 129712a 4384395i bk11: 130882a 4182226i bk12: 121882a 4634282i bk13: 124878a 4357719i bk14: 123672a 4258091i bk15: 126514a 3922800i 
bw_dist = 0.248	0.141	0.080	0.521	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0873

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654116, Miss = 519804, Miss_rate = 0.795, Pending_hits = 3131, Reservation_fails = 273044
L2_cache_bank[1]: Access = 704413, Miss = 540886, Miss_rate = 0.768, Pending_hits = 3927, Reservation_fails = 514994
L2_cache_bank[2]: Access = 652029, Miss = 515986, Miss_rate = 0.791, Pending_hits = 2780, Reservation_fails = 328030
L2_cache_bank[3]: Access = 661721, Miss = 520544, Miss_rate = 0.787, Pending_hits = 3141, Reservation_fails = 376266
L2_cache_bank[4]: Access = 676411, Miss = 538217, Miss_rate = 0.796, Pending_hits = 3819, Reservation_fails = 412459
L2_cache_bank[5]: Access = 662967, Miss = 522875, Miss_rate = 0.789, Pending_hits = 3277, Reservation_fails = 331718
L2_cache_bank[6]: Access = 653831, Miss = 519229, Miss_rate = 0.794, Pending_hits = 2965, Reservation_fails = 322991
L2_cache_bank[7]: Access = 660100, Miss = 519852, Miss_rate = 0.788, Pending_hits = 3140, Reservation_fails = 366380
L2_cache_bank[8]: Access = 653282, Miss = 519087, Miss_rate = 0.795, Pending_hits = 2884, Reservation_fails = 275476
L2_cache_bank[9]: Access = 672552, Miss = 537758, Miss_rate = 0.800, Pending_hits = 3864, Reservation_fails = 473732
L2_cache_bank[10]: Access = 647241, Miss = 514488, Miss_rate = 0.795, Pending_hits = 2802, Reservation_fails = 305833
L2_cache_bank[11]: Access = 650568, Miss = 518841, Miss_rate = 0.798, Pending_hits = 2882, Reservation_fails = 357576
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 654116, Miss = 519804 (0.795), PendingHit = 3131 (0.00479)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 704413, Miss = 540886 (0.768), PendingHit = 3927 (0.00557)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 652029, Miss = 515986 (0.791), PendingHit = 2780 (0.00426)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 661721, Miss = 520544 (0.787), PendingHit = 3141 (0.00475)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 676411, Miss = 538217 (0.796), PendingHit = 3819 (0.00565)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 662967, Miss = 522875 (0.789), PendingHit = 3277 (0.00494)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653831, Miss = 519229 (0.794), PendingHit = 2965 (0.00453)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 660100, Miss = 519852 (0.788), PendingHit = 3140 (0.00476)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653282, Miss = 519087 (0.795), PendingHit = 2884 (0.00441)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 672552, Miss = 537758 (0.8), PendingHit = 3864 (0.00575)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 647241, Miss = 514488 (0.795), PendingHit = 2802 (0.00433)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 650568, Miss = 518841 (0.798), PendingHit = 2882 (0.00443)
L2 Cache Total Miss Rate = 0.791
Stream 1: L2 Cache Miss Rate = 0.945
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.791
Stream 1: Accesses  = 4185180
Stream 1: Misses  = 3953416
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 7949231
Stream 3: Misses  = 6287567
Stream 1+2: Accesses  = 4185180
Stream 1+2: Misses  = 3953416
Stream 1+2+3: Accesses  = 12134411
Stream 1+2+3: Misses  = 10240983
Total Accesses  = 7949231
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	81.658
CORE_L2MPKI_21	83.846
CORE_L2MPKI_22	81.740
CORE_L2MPKI_23	84.848
CORE_L2MPKI_24	83.955
CORE_L2MPKI_25	82.988
CORE_L2MPKI_26	85.551
CORE_L2MPKI_27	85.884
CORE_L2MPKI_28	84.508
CORE_L2MPKI_29	84.387
CORE_L2MPKI_30	85.027
CORE_L2MPKI_31	84.376
CORE_L2MPKI_32	85.474
CORE_L2MPKI_33	86.184
CORE_L2MPKI_34	84.257
CORE_L2MPKI_35	85.149
CORE_L2MPKI_36	84.798
CORE_L2MPKI_37	83.520
CORE_L2MPKI_38	82.671
CORE_L2MPKI_39	85.118
CORE_L2MPKI_40	35.020
CORE_L2MPKI_41	33.833
CORE_L2MPKI_42	34.397
CORE_L2MPKI_43	37.272
CORE_L2MPKI_44	33.428
CORE_L2MPKI_45	34.117
CORE_L2MPKI_46	33.690
CORE_L2MPKI_47	33.514
CORE_L2MPKI_48	33.839
CORE_L2MPKI_49	36.470
CORE_L2MPKI_50	35.274
CORE_L2MPKI_51	33.898
CORE_L2MPKI_52	37.137
CORE_L2MPKI_53	37.128
CORE_L2MPKI_54	33.924
CORE_L2MPKI_55	33.235
CORE_L2MPKI_56	33.728
CORE_L2MPKI_57	33.417
CORE_L2MPKI_58	33.235
CORE_L2MPKI_59	33.655
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 84.297
Avg_MPKI_Stream3= 34.510
MISSES-CORES
CORE_MISSES_0	139945
CORE_MISSES_1	139328
CORE_MISSES_2	141922
CORE_MISSES_3	140006
CORE_MISSES_4	141230
CORE_MISSES_5	143151
CORE_MISSES_6	144503
CORE_MISSES_7	139323
CORE_MISSES_8	140641
CORE_MISSES_9	143282
CORE_MISSES_10	142601
CORE_MISSES_11	139402
CORE_MISSES_12	138720
CORE_MISSES_13	141282
CORE_MISSES_14	139981
CORE_MISSES_15	136741
CORE_MISSES_16	141300
CORE_MISSES_17	139921
CORE_MISSES_18	140002
CORE_MISSES_19	139300
CORE_MISSES_20	108596
CORE_MISSES_21	114873
CORE_MISSES_22	103644
CORE_MISSES_23	116211
CORE_MISSES_24	109399
CORE_MISSES_25	111196
CORE_MISSES_26	121460
CORE_MISSES_27	124566
CORE_MISSES_28	112484
CORE_MISSES_29	118406
CORE_MISSES_30	119392
CORE_MISSES_31	113857
CORE_MISSES_32	124403
CORE_MISSES_33	122679
CORE_MISSES_34	116256
CORE_MISSES_35	119890
CORE_MISSES_36	122709
CORE_MISSES_37	117113
CORE_MISSES_38	113007
CORE_MISSES_39	113113
CORE_MISSES_40	59129
CORE_MISSES_41	55459
CORE_MISSES_42	56503
CORE_MISSES_43	64711
CORE_MISSES_44	55802
CORE_MISSES_45	55600
CORE_MISSES_46	56214
CORE_MISSES_47	55314
CORE_MISSES_48	54712
CORE_MISSES_49	63462
CORE_MISSES_50	58355
CORE_MISSES_51	56201
CORE_MISSES_52	63858
CORE_MISSES_53	65186
CORE_MISSES_54	55484
CORE_MISSES_55	54262
CORE_MISSES_56	56102
CORE_MISSES_57	55096
CORE_MISSES_58	54064
CORE_MISSES_59	56218
L2_MISSES = 6287567
L2_total_cache_accesses = 7949231
L2_total_cache_misses = 6287567
L2_total_cache_miss_rate = 0.7910
L2_total_cache_pending_hits = 38612
L2_total_cache_reservation_fails = 4338499
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1277610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4915390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3394645
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 343504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1371899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 920724
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1882
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 277
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23030
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24513441
icnt_total_pkts_simt_to_mem=15853622
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     217.8955
gpu_ipc_2 =          inf
gpu_ipc_3 =       3.9975
gpu_tot_sim_cycle_stream_1 = 8985121
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 8985121
gpu_sim_insn_1 = 1957817600
gpu_sim_insn_2 = 30733184
gpu_sim_insn_3 = 35917761
gpu_sim_cycle = 8985122
gpu_sim_insn = 2024468545
gpu_ipc =     225.3134
gpu_tot_sim_cycle = 8985122
gpu_tot_sim_insn = 2024468545
gpu_tot_ipc =     225.3134
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 38129907
gpu_stall_icnt2sh    = 1737977
gpu_total_sim_rate=135117

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33529359
	L1I_total_cache_misses = 39376
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 144783
L1D_cache:
	L1D_cache_core[0]: Access = 156180, Miss = 156180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8072569
	L1D_cache_core[1]: Access = 154940, Miss = 154940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8019062
	L1D_cache_core[2]: Access = 157560, Miss = 157560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7944419
	L1D_cache_core[3]: Access = 155620, Miss = 155620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8054125
	L1D_cache_core[4]: Access = 158120, Miss = 158120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7939086
	L1D_cache_core[5]: Access = 157460, Miss = 157460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8011734
	L1D_cache_core[6]: Access = 160140, Miss = 160140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7977900
	L1D_cache_core[7]: Access = 154320, Miss = 154320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8009893
	L1D_cache_core[8]: Access = 158840, Miss = 158840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7986416
	L1D_cache_core[9]: Access = 158260, Miss = 158260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8011420
	L1D_cache_core[10]: Access = 158220, Miss = 158220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8005789
	L1D_cache_core[11]: Access = 154380, Miss = 154380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7966934
	L1D_cache_core[12]: Access = 153700, Miss = 153700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8034080
	L1D_cache_core[13]: Access = 157540, Miss = 157540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8039213
	L1D_cache_core[14]: Access = 155600, Miss = 155600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8009571
	L1D_cache_core[15]: Access = 152360, Miss = 152360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8048046
	L1D_cache_core[16]: Access = 155640, Miss = 155640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7967596
	L1D_cache_core[17]: Access = 155560, Miss = 155560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7958131
	L1D_cache_core[18]: Access = 155620, Miss = 155620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7943209
	L1D_cache_core[19]: Access = 154940, Miss = 154940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7930185
	L1D_cache_core[20]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 175982, Miss = 137931, Miss_rate = 0.784, Pending_hits = 9802, Reservation_fails = 7290253
	L1D_cache_core[41]: Access = 166602, Miss = 129573, Miss_rate = 0.778, Pending_hits = 9509, Reservation_fails = 7081860
	L1D_cache_core[42]: Access = 168554, Miss = 131700, Miss_rate = 0.781, Pending_hits = 9245, Reservation_fails = 7104133
	L1D_cache_core[43]: Access = 182904, Miss = 143992, Miss_rate = 0.787, Pending_hits = 10017, Reservation_fails = 7661883
	L1D_cache_core[44]: Access = 168639, Miss = 131477, Miss_rate = 0.780, Pending_hits = 9351, Reservation_fails = 7111449
	L1D_cache_core[45]: Access = 166523, Miss = 130537, Miss_rate = 0.784, Pending_hits = 9150, Reservation_fails = 7057472
	L1D_cache_core[46]: Access = 170000, Miss = 132493, Miss_rate = 0.779, Pending_hits = 9338, Reservation_fails = 7217820
	L1D_cache_core[47]: Access = 168319, Miss = 131435, Miss_rate = 0.781, Pending_hits = 9321, Reservation_fails = 7084595
	L1D_cache_core[48]: Access = 166523, Miss = 130046, Miss_rate = 0.781, Pending_hits = 9177, Reservation_fails = 7000638
	L1D_cache_core[49]: Access = 179440, Miss = 141610, Miss_rate = 0.789, Pending_hits = 10009, Reservation_fails = 7577694
	L1D_cache_core[50]: Access = 171433, Miss = 134743, Miss_rate = 0.786, Pending_hits = 9652, Reservation_fails = 7238536
	L1D_cache_core[51]: Access = 168550, Miss = 131649, Miss_rate = 0.781, Pending_hits = 9358, Reservation_fails = 7197701
	L1D_cache_core[52]: Access = 179977, Miss = 141549, Miss_rate = 0.786, Pending_hits = 10026, Reservation_fails = 7580716
	L1D_cache_core[53]: Access = 187393, Miss = 145946, Miss_rate = 0.779, Pending_hits = 10338, Reservation_fails = 7726484
	L1D_cache_core[54]: Access = 166215, Miss = 130688, Miss_rate = 0.786, Pending_hits = 9239, Reservation_fails = 6995139
	L1D_cache_core[55]: Access = 165912, Miss = 129305, Miss_rate = 0.779, Pending_hits = 9033, Reservation_fails = 7107879
	L1D_cache_core[56]: Access = 168994, Miss = 131873, Miss_rate = 0.780, Pending_hits = 9400, Reservation_fails = 7115768
	L1D_cache_core[57]: Access = 167525, Miss = 130351, Miss_rate = 0.778, Pending_hits = 9327, Reservation_fails = 7072718
	L1D_cache_core[58]: Access = 164596, Miss = 128877, Miss_rate = 0.783, Pending_hits = 9024, Reservation_fails = 7080319
	L1D_cache_core[59]: Access = 170481, Miss = 133317, Miss_rate = 0.782, Pending_hits = 9351, Reservation_fails = 7209749
	L1D_total_cache_accesses = 6552790
	L1D_total_cache_misses = 5807320
	L1D_total_cache_miss_rate = 0.8862
	L1D_total_cache_pending_hits = 189667
	L1D_total_cache_reservation_fails = 304455331
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 479414
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 547804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 189322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3905859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247540109
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 477814
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1901461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56915222
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33489983
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39376
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 144783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
204132, 204132, 204132, 204132, 194339, 194339, 194339, 194339, 191107, 191107, 191107, 191107, 175335, 175335, 175335, 175335, 
gpgpu_n_tot_thrd_icount = 2111149600
gpgpu_n_tot_w_icount = 65973425
gpgpu_n_stall_shd_mem = 486575401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7009423
gpgpu_n_mem_write_global = 1909774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 67973199
gpgpu_n_store_insn = 41071152
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8339778
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 486568104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:746447573	W0_Idle:187243758	W0_Scoreboard:78549552	W1:567283	W2:501079	W3:526655	W4:449510	W5:331029	W6:185281	W7:107254	W8:45771	W9:18167	W10:9009	W11:3852	W12:4335	W13:2720	W14:4147	W15:3254	W16:5202	W17:7915	W18:10627	W19:25730	W20:30401	W21:52585	W22:71975	W23:68557	W24:74327	W25:73806	W26:57709	W27:33028	W28:14767	W29:5864	W30:2115	W31:0	W32:62679803
Warp Occupancy Distribution:
Stall:368792447	W0_Idle:53827613	W0_Scoreboard:54791305	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61695955
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061188
warp_utilization1: 0.114441
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31246312 {8:3905789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 196414480 {40:659465,72:96,136:1250213,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 124793968 {40:3094025,72:4279,136:5330,}
traffic_breakdown_coretomem[INST_ACC_R] = 21768 {8:2721,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 531120936 {136:3905301,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15277432 {8:1909679,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 124778832 {40:3093650,72:4279,136:5329,}
traffic_breakdown_memtocore[INST_ACC_R] = 370056 {136:2721,}
maxmrqlatency = 1275 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1289 
averagemflatency_1 = 1234 
averagemflatency_3 = 1350 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 8985121 
mrq_lat_table:3246816 	107239 	187721 	382926 	1034383 	1780271 	2326908 	1792131 	467792 	11280 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121451 	542860 	2736384 	4470448 	1037527 	9627 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48930 	127552 	487819 	534521 	577564 	1358165 	3043000 	2397197 	343854 	2867 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5407458 	1507881 	91032 	2248 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	845869 	111132 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	60 	847 	17062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        24        24        26        30        32        19        38        40        19        22        32        32        24        32 
dram[1]:        15        22        24        20        40        34        30        23        34        36        22        30        32        32        28        24 
dram[2]:        24        32        32        28        16        34        28        24        37        40        30        18        32        32        28        24 
dram[3]:        24        21        36        36        38        40        38        28        44        18        32        18        32        32        30        35 
dram[4]:        22        30        24        36        46        20        28        36        44        34        30        22        32        32        32        32 
dram[5]:        20        26        34        32        50        28        22        38        17        40        16        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1269      1601      1264      1182      1399      1206 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1154 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1351      1098      1315      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1272      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1150      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1405      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.302762  1.290631  1.280833  1.269110  1.294051  1.286203  1.281156  1.267396  1.246375  1.234539  1.265951  1.258153  1.273924  1.263948  1.303681  1.299252 
dram[1]:  1.300674  1.296057  1.282853  1.286293  1.301666  1.298475  1.282901  1.280880  1.248371  1.255456  1.270397  1.273859  1.280231  1.282097  1.310450  1.313197 
dram[2]:  1.290654  1.292641  1.273149  1.279393  1.286272  1.296157  1.282248  1.273059  1.236341  1.248492  1.258303  1.262660  1.268243  1.275455  1.296769  1.314641 
dram[3]:  1.302780  1.299710  1.286391  1.280963  1.299580  1.297464  1.283168  1.283870  1.249341  1.253975  1.275762  1.272887  1.278465  1.280303  1.313012  1.315019 
dram[4]:  1.297751  1.292284  1.276264  1.280442  1.294167  1.289172  1.280755  1.274961  1.245680  1.243261  1.267189  1.262508  1.272455  1.275531  1.311448  1.304094 
dram[5]:  1.298412  1.306149  1.278249  1.286598  1.296803  1.304841  1.287140  1.282262  1.248143  1.256333  1.276290  1.279032  1.284600  1.283308  1.315960  1.316996 
average row locality = 11337500/8844842 = 1.281821
average row locality_1 = 8443918/6699174 = 1.260442
average row locality_2 = 2893582/2145668 = 1.348569
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     77763     84365     75009     77504     75263     76020     73886     75819     70598     73195     72863     75392     69727     71974     70063     72479 
dram[1]:     76134     78861     74068     76250     74037     73899     73577     72568     70094     69409     72852     72640     68507     69887     71099     71026 
dram[2]:     79493     78594     77865     75965     76273     74321     78473     74596     71850     69577     74648     74956     71996     69760     72984     70921 
dram[3]:     76687     77142     74837     76480     75269     74012     72491     71650     70892     69856     71868     73753     70337     70419     71344     70971 
dram[4]:     77047     79968     76161     78045     73640     76657     73388     75404     70699     72152     72429     77359     70763     70772     70458     73349 
dram[5]:     76410     77606     75787     74177     73287     75300     72289     71727     69692     69960     72330     72761     68193     69654     69772     71401 
total reads: 7065745
bank skew: 84365/68193 = 1.24
chip skew: 1192272/1160346 = 1.03
number of total write accesses:
dram[0]:     48635     54264     44599     46701     46053     46670     44767     46250     41736     44459     43822     46284     40163     42565     42519     44875 
dram[1]:     46716     49332     43839     46377     45344     45019     44922     43742     41378     41208     43712     43806     39132     40558     43608     43537 
dram[2]:     50059     48788     46859     45205     46971     45047     49213     45275     42828     40987     45452     45725     42397     40387     45376     43554 
dram[3]:     47522     47469     44724     46185     46458     45116     43911     42626     42407     41517     42786     44532     40545     41122     43987     43341 
dram[4]:     47883     50220     45601     47216     44588     47324     44193     45996     41677     43434     43278     47953     41026     41439     43158     45690 
dram[5]:     46708     47977     45437     44118     44219     46380     43394     42838     41067     41824     43164     43670     38725     40279     42204     44201 
total reads: 4271844
bank skew: 54264/38725 = 1.40
chip skew: 724362/696205 = 1.04
average mf latency per bank:
dram[0]:       1299      1656      1053      1207       887      1005       881      1100       851       969      1172      1294       984      1076       936      1049
dram[1]:       1262      1269       981       976       826       836       813       825       791       809      1106      1125       925       905       872       907
dram[2]:       1403      1379      1126      1075       961       923       981       905       920       898      1241      1220      1050       984       998       984
dram[3]:       1242      1311       992      1010       835       866       832       844       805       827      1140      1144       937       926       890       915
dram[4]:       1302      1410      1028      1084       886       960       878       946       851       927      1179      1244       982      1016       932      1006
dram[5]:       1254      1239       967       942       820       825       812       814       788       794      1100      1105       891       884       877       871
maximum mf latency per bank:
dram[0]:       5502      6961      6031      6431      5793      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5821      5723      5991      6251      5371      5711      5182      5549      5209      5495      5262      5474      5907      5313
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5945      5257      6827      5790      5492      6193      5939      5930
dram[3]:       5538      6431      5607      5504      5638      5832      5732      5686      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5677      5954      5537      6897      5485      6884      5901      6340      5205      5722      6828      5695      5429      6302      5604      5663
dram[5]:       5269      6136      5285      5437      5363      5203      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5073347 n_act=1501609 n_pre=1501599 n_req=1448979 n_req_1=729180 n_req_2=447882 n_req_3=271917 n_rd=2383808 n_write=1399997 bw_util=0.4805 bw_util_1=0.2459 bw_util_2=0.151 bw_util_3=0.08349 blp=10.212974 blp_1= 4.069998 blp_2= 2.757489 blp_3= 1.983321
 n_activity=11840808 dram_eff=0.4813 dram_eff_1=0.2463 dram_eff_2=0.1513 dram_eff_3=0.08363
bk0: 155520a 4481745i bk1: 168728a 3534069i bk2: 150016a 4461231i bk3: 155006a 4046682i bk4: 150526a 4107465i bk5: 152036a 3833020i bk6: 147770a 3977502i bk7: 151636a 3598612i bk8: 141192a 5311627i bk9: 146388a 4788074i bk10: 145724a 4724749i bk11: 150782a 4230752i bk12: 139452a 4892982i bk13: 143948a 4430010i bk14: 140126a 4483969i bk15: 144958a 4011747i 
bw_dist = 0.246	0.151	0.083	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3523
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5269921 n_act=1452622 n_pre=1452609 n_req=1422270 n_req_1=729184 n_req_2=425057 n_req_3=268029 n_rd=2329774 n_write=1355434 bw_util=0.4714 bw_util_1=0.2459 bw_util_2=0.1433 bw_util_3=0.08213 blp=9.841587 blp_1= 4.093417 blp_2= 2.695626 blp_3= 1.934503
 n_activity=11763370 dram_eff=0.4753 dram_eff_1=0.248 dram_eff_2=0.1445 dram_eff_3=0.0828
bk0: 152266a 4814677i bk1: 157722a 4291605i bk2: 148134a 4713062i bk3: 152490a 4296237i bk4: 148072a 4389832i bk5: 147788a 4272224i bk6: 147154a 4145901i bk7: 145132a 4150228i bk8: 140188a 5430506i bk9: 138818a 5359737i bk10: 145702a 4857460i bk11: 145280a 4728153i bk12: 137010a 5154781i bk13: 139774a 4864739i bk14: 142194a 4489196i bk15: 142050a 4357314i 
bw_dist = 0.246	0.143	0.082	0.520	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2776
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5075984 n_act=1500479 n_pre=1500464 n_req=1449953 n_req_1=729192 n_req_2=446862 n_req_3=273899 n_rd=2384521 n_write=1398912 bw_util=0.4807 bw_util_1=0.2459 bw_util_2=0.1507 bw_util_3=0.08405 blp=10.216403 blp_1= 4.074332 blp_2= 2.755845 blp_3= 1.986914
 n_activity=11836007 dram_eff=0.4817 dram_eff_1=0.2464 dram_eff_2=0.151 dram_eff_3=0.08423
bk0: 158986a 4266724i bk1: 157188a 4180338i bk2: 155730a 4189028i bk3: 151930a 4256211i bk4: 152537a 3958029i bk5: 148638a 4085165i bk6: 156942a 3417925i bk7: 149190a 3763879i bk8: 143700a 5132182i bk9: 139154a 5234072i bk10: 149296a 4489100i bk11: 149908a 4312983i bk12: 143992a 4584987i bk13: 139520a 4749618i bk14: 145968a 4092631i bk15: 141842a 4218700i 
bw_dist = 0.246	0.151	0.084	0.517	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3423
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5252910 n_act=1456030 n_pre=1456015 n_req=1425419 n_req_1=729188 n_req_2=426936 n_req_3=269295 n_rd=2335988 n_write=1359417 bw_util=0.4725 bw_util_1=0.2459 bw_util_2=0.144 bw_util_3=0.08255 blp=9.861053 blp_1= 4.092547 blp_2= 2.695515 blp_3= 1.944842
 n_activity=11773055 dram_eff=0.476 dram_eff_1=0.2477 dram_eff_2=0.1451 dram_eff_3=0.08316
bk0: 153372a 4728761i bk1: 154284a 4519576i bk2: 149674a 4660892i bk3: 152960a 4320768i bk4: 150528a 4234538i bk5: 148024a 4242217i bk6: 144980a 4276659i bk7: 143300a 4311799i bk8: 141784a 5337434i bk9: 139712a 5270372i bk10: 143736a 4980023i bk11: 147502a 4583115i bk12: 140668a 4939893i bk13: 140834a 4761041i bk14: 142688a 4444309i bk15: 141942a 4364677i 
bw_dist = 0.246	0.144	0.083	0.520	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3769
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5107900 n_act=1492262 n_pre=1492250 n_req=1446582 n_req_1=729168 n_req_2=442475 n_req_3=274939 n_rd=2376554 n_write=1391394 bw_util=0.4794 bw_util_1=0.2459 bw_util_2=0.1492 bw_util_3=0.0843 blp=10.144856 blp_1= 4.076252 blp_2= 2.743602 blp_3= 1.992385
 n_activity=11826935 dram_eff=0.4808 dram_eff_1=0.2466 dram_eff_2=0.1496 dram_eff_3=0.08454
bk0: 154090a 4588700i bk1: 159934a 4048651i bk2: 152322a 4414869i bk3: 156082a 4028965i bk4: 147278a 4316132i bk5: 153314a 3802476i bk6: 146774a 4099223i bk7: 150804a 3700070i bk8: 141396a 5316831i bk9: 144304a 4938966i bk10: 144858a 4808722i bk11: 154714a 4066407i bk12: 141526a 4782499i bk13: 141544a 4638947i bk14: 140916a 4439364i bk15: 146698a 3917522i 
bw_dist = 0.246	0.149	0.084	0.518	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1412
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5311350 n_act=1441819 n_pre=1441808 n_req=1416366 n_req_1=729178 n_req_2=420814 n_req_3=266374 n_rd=2320664 n_write=1344719 bw_util=0.4696 bw_util_1=0.2459 bw_util_2=0.1419 bw_util_3=0.0818 blp=9.735970 blp_1= 4.090381 blp_2= 2.669560 blp_3= 1.924050
 n_activity=11753737 dram_eff=0.4739 dram_eff_1=0.2482 dram_eff_2=0.1432 dram_eff_3=0.08254
bk0: 152820a 4831532i bk1: 155210a 4494642i bk2: 151574a 4565611i bk3: 148352a 4635819i bk4: 146568a 4539081i bk5: 150598a 4163551i bk6: 144578a 4404192i bk7: 143454a 4334017i bk8: 139384a 5496165i bk9: 139918a 5301837i bk10: 144660a 4961150i bk11: 145520a 4772086i bk12: 136382a 5222958i bk13: 139304a 4934916i bk14: 139542a 4706078i bk15: 142800a 4327851i 
bw_dist = 0.246	0.142	0.082	0.521	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 734942, Miss = 585178, Miss_rate = 0.796, Pending_hits = 3379, Reservation_fails = 310880
L2_cache_bank[1]: Access = 787226, Miss = 606767, Miss_rate = 0.771, Pending_hits = 4216, Reservation_fails = 562482
L2_cache_bank[2]: Access = 731957, Miss = 580378, Miss_rate = 0.793, Pending_hits = 3002, Reservation_fails = 374595
L2_cache_bank[3]: Access = 742867, Miss = 584554, Miss_rate = 0.787, Pending_hits = 3393, Reservation_fails = 419726
L2_cache_bank[4]: Access = 757351, Miss = 603583, Miss_rate = 0.797, Pending_hits = 4065, Reservation_fails = 455584
L2_cache_bank[5]: Access = 745812, Miss = 588691, Miss_rate = 0.789, Pending_hits = 3600, Reservation_fails = 380906
L2_cache_bank[6]: Access = 734106, Miss = 583740, Miss_rate = 0.795, Pending_hits = 3196, Reservation_fails = 368143
L2_cache_bank[7]: Access = 741510, Miss = 584294, Miss_rate = 0.788, Pending_hits = 3389, Reservation_fails = 415843
L2_cache_bank[8]: Access = 734690, Miss = 584587, Miss_rate = 0.796, Pending_hits = 3124, Reservation_fails = 313417
L2_cache_bank[9]: Access = 754011, Miss = 603706, Miss_rate = 0.801, Pending_hits = 4101, Reservation_fails = 522120
L2_cache_bank[10]: Access = 727020, Miss = 577779, Miss_rate = 0.795, Pending_hits = 2998, Reservation_fails = 346870
L2_cache_bank[11]: Access = 729750, Miss = 582603, Miss_rate = 0.798, Pending_hits = 3121, Reservation_fails = 403352
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734942, Miss = 585178 (0.796), PendingHit = 3379 (0.0046)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787226, Miss = 606767 (0.771), PendingHit = 4216 (0.00536)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 731957, Miss = 580378 (0.793), PendingHit = 3002 (0.0041)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 742867, Miss = 584554 (0.787), PendingHit = 3393 (0.00457)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 757351, Miss = 603583 (0.797), PendingHit = 4065 (0.00537)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 745812, Miss = 588691 (0.789), PendingHit = 3600 (0.00483)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734106, Miss = 583740 (0.795), PendingHit = 3196 (0.00435)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 741510, Miss = 584294 (0.788), PendingHit = 3389 (0.00457)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734690, Miss = 584587 (0.796), PendingHit = 3124 (0.00425)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 754011, Miss = 603706 (0.801), PendingHit = 4101 (0.00544)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 727020, Miss = 577779 (0.795), PendingHit = 2998 (0.00412)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 729750, Miss = 582603 (0.798), PendingHit = 3121 (0.00428)
L2 Cache Total Miss Rate = 0.792
Stream 1: L2 Cache Miss Rate = 0.946
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.792
Stream 1: Accesses  = 4660222
Stream 1: Misses  = 4408990
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 8921242
Stream 3: Misses  = 7065860
Stream 1+2: Accesses  = 4660222
Stream 1+2: Misses  = 4408990
Stream 1+2+3: Accesses  = 13581464
Stream 1+2+3: Misses  = 11474850
Total Accesses  = 8921242
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	82.422
CORE_L2MPKI_21	84.375
CORE_L2MPKI_22	82.803
CORE_L2MPKI_23	85.108
CORE_L2MPKI_24	84.611
CORE_L2MPKI_25	83.652
CORE_L2MPKI_26	86.188
CORE_L2MPKI_27	86.240
CORE_L2MPKI_28	85.278
CORE_L2MPKI_29	85.129
CORE_L2MPKI_30	85.795
CORE_L2MPKI_31	85.014
CORE_L2MPKI_32	85.764
CORE_L2MPKI_33	86.576
CORE_L2MPKI_34	84.924
CORE_L2MPKI_35	85.650
CORE_L2MPKI_36	85.208
CORE_L2MPKI_37	84.198
CORE_L2MPKI_38	83.460
CORE_L2MPKI_39	85.694
CORE_L2MPKI_40	37.528
CORE_L2MPKI_41	36.384
CORE_L2MPKI_42	36.954
CORE_L2MPKI_43	39.586
CORE_L2MPKI_44	35.922
CORE_L2MPKI_45	36.872
CORE_L2MPKI_46	36.260
CORE_L2MPKI_47	36.086
CORE_L2MPKI_48	36.495
CORE_L2MPKI_49	38.747
CORE_L2MPKI_50	37.728
CORE_L2MPKI_51	36.327
CORE_L2MPKI_52	39.429
CORE_L2MPKI_53	39.375
CORE_L2MPKI_54	36.587
CORE_L2MPKI_55	35.812
CORE_L2MPKI_56	36.303
CORE_L2MPKI_57	36.014
CORE_L2MPKI_58	35.880
CORE_L2MPKI_59	36.202
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 84.904
Avg_MPKI_Stream3= 37.025
MISSES-CORES
CORE_MISSES_0	156207
CORE_MISSES_1	154948
CORE_MISSES_2	157562
CORE_MISSES_3	155626
CORE_MISSES_4	158131
CORE_MISSES_5	157471
CORE_MISSES_6	160143
CORE_MISSES_7	154323
CORE_MISSES_8	158841
CORE_MISSES_9	158262
CORE_MISSES_10	158221
CORE_MISSES_11	154382
CORE_MISSES_12	153702
CORE_MISSES_13	157542
CORE_MISSES_14	155604
CORE_MISSES_15	152361
CORE_MISSES_16	155640
CORE_MISSES_17	155561
CORE_MISSES_18	155623
CORE_MISSES_19	154940
CORE_MISSES_20	122977
CORE_MISSES_21	128946
CORE_MISSES_22	118402
CORE_MISSES_23	129980
CORE_MISSES_24	123624
CORE_MISSES_25	125780
CORE_MISSES_26	135338
CORE_MISSES_27	139024
CORE_MISSES_28	127156
CORE_MISSES_29	132673
CORE_MISSES_30	133563
CORE_MISSES_31	127910
CORE_MISSES_32	138428
CORE_MISSES_33	137206
CORE_MISSES_34	130794
CORE_MISSES_35	134707
CORE_MISSES_36	136848
CORE_MISSES_37	132042
CORE_MISSES_38	127172
CORE_MISSES_39	127515
CORE_MISSES_40	68383
CORE_MISSES_41	64399
CORE_MISSES_42	65362
CORE_MISSES_43	73993
CORE_MISSES_44	64563
CORE_MISSES_45	64802
CORE_MISSES_46	65131
CORE_MISSES_47	64272
CORE_MISSES_48	63724
CORE_MISSES_49	72417
CORE_MISSES_50	67264
CORE_MISSES_51	64765
CORE_MISSES_52	72871
CORE_MISSES_53	74158
CORE_MISSES_54	64465
CORE_MISSES_55	63009
CORE_MISSES_56	65025
CORE_MISSES_57	63906
CORE_MISSES_58	62990
CORE_MISSES_59	65186
L2_MISSES = 7065860
L2_total_cache_accesses = 8921242
L2_total_cache_misses = 7065860
L2_total_cache_miss_rate = 0.7920
L2_total_cache_pending_hits = 41584
L2_total_cache_reservation_fails = 4873918
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1445831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5535972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3819503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 365863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1529581
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1029800
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 306
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24515
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27676751
icnt_total_pkts_simt_to_mem=17706390
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     217.8955
gpu_ipc_2 =          inf
gpu_ipc_3 =       3.9975
gpu_tot_sim_cycle_stream_1 = 8985121
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 8985121
gpu_sim_insn_1 = 1957817600
gpu_sim_insn_2 = 30733184
gpu_sim_insn_3 = 35917761
gpu_sim_cycle = 8985122
gpu_sim_insn = 2024468545
gpu_ipc =     225.3134
gpu_tot_sim_cycle = 8985122
gpu_tot_sim_insn = 2024468545
gpu_tot_ipc =     225.3134
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 38129907
gpu_stall_icnt2sh    = 1737977
gpu_total_sim_rate=135117

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33529359
	L1I_total_cache_misses = 39376
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 144783
L1D_cache:
	L1D_cache_core[0]: Access = 156180, Miss = 156180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8072569
	L1D_cache_core[1]: Access = 154940, Miss = 154940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8019062
	L1D_cache_core[2]: Access = 157560, Miss = 157560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7944419
	L1D_cache_core[3]: Access = 155620, Miss = 155620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8054125
	L1D_cache_core[4]: Access = 158120, Miss = 158120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7939086
	L1D_cache_core[5]: Access = 157460, Miss = 157460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8011734
	L1D_cache_core[6]: Access = 160140, Miss = 160140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7977900
	L1D_cache_core[7]: Access = 154320, Miss = 154320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8009893
	L1D_cache_core[8]: Access = 158840, Miss = 158840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7986416
	L1D_cache_core[9]: Access = 158260, Miss = 158260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8011420
	L1D_cache_core[10]: Access = 158220, Miss = 158220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8005789
	L1D_cache_core[11]: Access = 154380, Miss = 154380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7966934
	L1D_cache_core[12]: Access = 153700, Miss = 153700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8034080
	L1D_cache_core[13]: Access = 157540, Miss = 157540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8039213
	L1D_cache_core[14]: Access = 155600, Miss = 155600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8009571
	L1D_cache_core[15]: Access = 152360, Miss = 152360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8048046
	L1D_cache_core[16]: Access = 155640, Miss = 155640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7967596
	L1D_cache_core[17]: Access = 155560, Miss = 155560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7958131
	L1D_cache_core[18]: Access = 155620, Miss = 155620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7943209
	L1D_cache_core[19]: Access = 154940, Miss = 154940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7930185
	L1D_cache_core[20]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 175982, Miss = 137931, Miss_rate = 0.784, Pending_hits = 9802, Reservation_fails = 7290253
	L1D_cache_core[41]: Access = 166602, Miss = 129573, Miss_rate = 0.778, Pending_hits = 9509, Reservation_fails = 7081860
	L1D_cache_core[42]: Access = 168554, Miss = 131700, Miss_rate = 0.781, Pending_hits = 9245, Reservation_fails = 7104133
	L1D_cache_core[43]: Access = 182904, Miss = 143992, Miss_rate = 0.787, Pending_hits = 10017, Reservation_fails = 7661883
	L1D_cache_core[44]: Access = 168639, Miss = 131477, Miss_rate = 0.780, Pending_hits = 9351, Reservation_fails = 7111449
	L1D_cache_core[45]: Access = 166523, Miss = 130537, Miss_rate = 0.784, Pending_hits = 9150, Reservation_fails = 7057472
	L1D_cache_core[46]: Access = 170000, Miss = 132493, Miss_rate = 0.779, Pending_hits = 9338, Reservation_fails = 7217820
	L1D_cache_core[47]: Access = 168319, Miss = 131435, Miss_rate = 0.781, Pending_hits = 9321, Reservation_fails = 7084595
	L1D_cache_core[48]: Access = 166523, Miss = 130046, Miss_rate = 0.781, Pending_hits = 9177, Reservation_fails = 7000638
	L1D_cache_core[49]: Access = 179440, Miss = 141610, Miss_rate = 0.789, Pending_hits = 10009, Reservation_fails = 7577694
	L1D_cache_core[50]: Access = 171433, Miss = 134743, Miss_rate = 0.786, Pending_hits = 9652, Reservation_fails = 7238536
	L1D_cache_core[51]: Access = 168550, Miss = 131649, Miss_rate = 0.781, Pending_hits = 9358, Reservation_fails = 7197701
	L1D_cache_core[52]: Access = 179977, Miss = 141549, Miss_rate = 0.786, Pending_hits = 10026, Reservation_fails = 7580716
	L1D_cache_core[53]: Access = 187393, Miss = 145946, Miss_rate = 0.779, Pending_hits = 10338, Reservation_fails = 7726484
	L1D_cache_core[54]: Access = 166215, Miss = 130688, Miss_rate = 0.786, Pending_hits = 9239, Reservation_fails = 6995139
	L1D_cache_core[55]: Access = 165912, Miss = 129305, Miss_rate = 0.779, Pending_hits = 9033, Reservation_fails = 7107879
	L1D_cache_core[56]: Access = 168994, Miss = 131873, Miss_rate = 0.780, Pending_hits = 9400, Reservation_fails = 7115768
	L1D_cache_core[57]: Access = 167525, Miss = 130351, Miss_rate = 0.778, Pending_hits = 9327, Reservation_fails = 7072718
	L1D_cache_core[58]: Access = 164596, Miss = 128877, Miss_rate = 0.783, Pending_hits = 9024, Reservation_fails = 7080319
	L1D_cache_core[59]: Access = 170481, Miss = 133317, Miss_rate = 0.782, Pending_hits = 9351, Reservation_fails = 7209749
	L1D_total_cache_accesses = 6552790
	L1D_total_cache_misses = 5807320
	L1D_total_cache_miss_rate = 0.8862
	L1D_total_cache_pending_hits = 189667
	L1D_total_cache_reservation_fails = 304455331
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 479414
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 547804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 189322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3905859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247540109
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 477814
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1901461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56915222
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33489983
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39376
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 144783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
204132, 204132, 204132, 204132, 194339, 194339, 194339, 194339, 191107, 191107, 191107, 191107, 175335, 175335, 175335, 175335, 
gpgpu_n_tot_thrd_icount = 2111149600
gpgpu_n_tot_w_icount = 65973425
gpgpu_n_stall_shd_mem = 486575401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7009423
gpgpu_n_mem_write_global = 1909774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 67973199
gpgpu_n_store_insn = 41071152
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8339778
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 486568104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:746447573	W0_Idle:187243758	W0_Scoreboard:78549552	W1:567283	W2:501079	W3:526655	W4:449510	W5:331029	W6:185281	W7:107254	W8:45771	W9:18167	W10:9009	W11:3852	W12:4335	W13:2720	W14:4147	W15:3254	W16:5202	W17:7915	W18:10627	W19:25730	W20:30401	W21:52585	W22:71975	W23:68557	W24:74327	W25:73806	W26:57709	W27:33028	W28:14767	W29:5864	W30:2115	W31:0	W32:62679803
Warp Occupancy Distribution:
Stall:368792447	W0_Idle:53827613	W0_Scoreboard:54791305	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61695955
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061188
warp_utilization1: 0.114441
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31246312 {8:3905789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 196414480 {40:659465,72:96,136:1250213,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 124793968 {40:3094025,72:4279,136:5330,}
traffic_breakdown_coretomem[INST_ACC_R] = 21768 {8:2721,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 531120936 {136:3905301,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15277432 {8:1909679,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 124778832 {40:3093650,72:4279,136:5329,}
traffic_breakdown_memtocore[INST_ACC_R] = 370056 {136:2721,}
maxmrqlatency = 1275 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1289 
averagemflatency_1 = 1234 
averagemflatency_3 = 1350 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 8985121 
mrq_lat_table:3246816 	107239 	187721 	382926 	1034383 	1780271 	2326908 	1792131 	467792 	11280 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121451 	542860 	2736384 	4470448 	1037527 	9627 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48930 	127552 	487819 	534521 	577564 	1358165 	3043000 	2397197 	343854 	2867 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5407458 	1507881 	91032 	2248 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	845869 	111132 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	60 	847 	17062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        24        24        26        30        32        19        38        40        19        22        32        32        24        32 
dram[1]:        15        22        24        20        40        34        30        23        34        36        22        30        32        32        28        24 
dram[2]:        24        32        32        28        16        34        28        24        37        40        30        18        32        32        28        24 
dram[3]:        24        21        36        36        38        40        38        28        44        18        32        18        32        32        30        35 
dram[4]:        22        30        24        36        46        20        28        36        44        34        30        22        32        32        32        32 
dram[5]:        20        26        34        32        50        28        22        38        17        40        16        24        32        30        28        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1269      1601      1264      1182      1399      1206 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1154 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1351      1098      1315      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1272      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1150      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1405      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.302762  1.290631  1.280833  1.269110  1.294051  1.286203  1.281156  1.267396  1.246375  1.234539  1.265951  1.258153  1.273924  1.263948  1.303681  1.299252 
dram[1]:  1.300674  1.296057  1.282853  1.286293  1.301666  1.298475  1.282901  1.280880  1.248371  1.255456  1.270397  1.273859  1.280231  1.282097  1.310450  1.313197 
dram[2]:  1.290654  1.292641  1.273149  1.279393  1.286272  1.296157  1.282248  1.273059  1.236341  1.248492  1.258303  1.262660  1.268243  1.275455  1.296769  1.314641 
dram[3]:  1.302780  1.299710  1.286391  1.280963  1.299580  1.297464  1.283168  1.283870  1.249341  1.253975  1.275762  1.272887  1.278465  1.280303  1.313012  1.315019 
dram[4]:  1.297751  1.292284  1.276264  1.280442  1.294167  1.289172  1.280755  1.274961  1.245680  1.243261  1.267189  1.262508  1.272455  1.275531  1.311448  1.304094 
dram[5]:  1.298412  1.306149  1.278249  1.286598  1.296803  1.304841  1.287140  1.282262  1.248143  1.256333  1.276290  1.279032  1.284600  1.283308  1.315960  1.316996 
average row locality = 11337500/8844842 = 1.281821
average row locality_1 = 8443918/6699174 = 1.260442
average row locality_2 = 2893582/2145668 = 1.348569
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     77763     84365     75009     77504     75263     76020     73886     75819     70598     73195     72863     75392     69727     71974     70063     72479 
dram[1]:     76134     78861     74068     76250     74037     73899     73577     72568     70094     69409     72852     72640     68507     69887     71099     71026 
dram[2]:     79493     78594     77865     75965     76273     74321     78473     74596     71850     69577     74648     74956     71996     69760     72984     70921 
dram[3]:     76687     77142     74837     76480     75269     74012     72491     71650     70892     69856     71868     73753     70337     70419     71344     70971 
dram[4]:     77047     79968     76161     78045     73640     76657     73388     75404     70699     72152     72429     77359     70763     70772     70458     73349 
dram[5]:     76410     77606     75787     74177     73287     75300     72289     71727     69692     69960     72330     72761     68193     69654     69772     71401 
total reads: 7065745
bank skew: 84365/68193 = 1.24
chip skew: 1192272/1160346 = 1.03
number of total write accesses:
dram[0]:     48635     54264     44599     46701     46053     46670     44767     46250     41736     44459     43822     46284     40163     42565     42519     44875 
dram[1]:     46716     49332     43839     46377     45344     45019     44922     43742     41378     41208     43712     43806     39132     40558     43608     43537 
dram[2]:     50059     48788     46859     45205     46971     45047     49213     45275     42828     40987     45452     45725     42397     40387     45376     43554 
dram[3]:     47522     47469     44724     46185     46458     45116     43911     42626     42407     41517     42786     44532     40545     41122     43987     43341 
dram[4]:     47883     50220     45601     47216     44588     47324     44193     45996     41677     43434     43278     47953     41026     41439     43158     45690 
dram[5]:     46708     47977     45437     44118     44219     46380     43394     42838     41067     41824     43164     43670     38725     40279     42204     44201 
total reads: 4271844
bank skew: 54264/38725 = 1.40
chip skew: 724362/696205 = 1.04
average mf latency per bank:
dram[0]:       1299      1656      1053      1207       887      1005       881      1100       851       969      1172      1294       984      1076       936      1049
dram[1]:       1262      1269       981       976       826       836       813       825       791       809      1106      1125       925       905       872       907
dram[2]:       1403      1379      1126      1075       961       923       981       905       920       898      1241      1220      1050       984       998       984
dram[3]:       1242      1311       992      1010       835       866       832       844       805       827      1140      1144       937       926       890       915
dram[4]:       1302      1410      1028      1084       886       960       878       946       851       927      1179      1244       982      1016       932      1006
dram[5]:       1254      1239       967       942       820       825       812       814       788       794      1100      1105       891       884       877       871
maximum mf latency per bank:
dram[0]:       5502      6961      6031      6431      5793      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5821      5723      5991      6251      5371      5711      5182      5549      5209      5495      5262      5474      5907      5313
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5945      5257      6827      5790      5492      6193      5939      5930
dram[3]:       5538      6431      5607      5504      5638      5832      5732      5686      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5677      5954      5537      6897      5485      6884      5901      6340      5205      5722      6828      5695      5429      6302      5604      5663
dram[5]:       5269      6136      5285      5437      5363      5203      5819      5424      5305      5085      6688      5930      5484      7284      5390      5959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5073347 n_act=1501609 n_pre=1501599 n_req=1448979 n_req_1=729180 n_req_2=447882 n_req_3=271917 n_rd=2383808 n_write=1399997 bw_util=0.4805 bw_util_1=0.2459 bw_util_2=0.151 bw_util_3=0.08349 blp=10.212974 blp_1= 4.069998 blp_2= 2.757489 blp_3= 1.983321
 n_activity=11840808 dram_eff=0.4813 dram_eff_1=0.2463 dram_eff_2=0.1513 dram_eff_3=0.08363
bk0: 155520a 4481745i bk1: 168728a 3534069i bk2: 150016a 4461231i bk3: 155006a 4046682i bk4: 150526a 4107465i bk5: 152036a 3833020i bk6: 147770a 3977502i bk7: 151636a 3598612i bk8: 141192a 5311627i bk9: 146388a 4788074i bk10: 145724a 4724749i bk11: 150782a 4230752i bk12: 139452a 4892982i bk13: 143948a 4430010i bk14: 140126a 4483969i bk15: 144958a 4011747i 
bw_dist = 0.246	0.151	0.083	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3523
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5269921 n_act=1452622 n_pre=1452609 n_req=1422270 n_req_1=729184 n_req_2=425057 n_req_3=268029 n_rd=2329774 n_write=1355434 bw_util=0.4714 bw_util_1=0.2459 bw_util_2=0.1433 bw_util_3=0.08213 blp=9.841587 blp_1= 4.093417 blp_2= 2.695626 blp_3= 1.934503
 n_activity=11763370 dram_eff=0.4753 dram_eff_1=0.248 dram_eff_2=0.1445 dram_eff_3=0.0828
bk0: 152266a 4814677i bk1: 157722a 4291605i bk2: 148134a 4713062i bk3: 152490a 4296237i bk4: 148072a 4389832i bk5: 147788a 4272224i bk6: 147154a 4145901i bk7: 145132a 4150228i bk8: 140188a 5430506i bk9: 138818a 5359737i bk10: 145702a 4857460i bk11: 145280a 4728153i bk12: 137010a 5154781i bk13: 139774a 4864739i bk14: 142194a 4489196i bk15: 142050a 4357314i 
bw_dist = 0.246	0.143	0.082	0.520	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2776
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5075984 n_act=1500479 n_pre=1500464 n_req=1449953 n_req_1=729192 n_req_2=446862 n_req_3=273899 n_rd=2384521 n_write=1398912 bw_util=0.4807 bw_util_1=0.2459 bw_util_2=0.1507 bw_util_3=0.08405 blp=10.216403 blp_1= 4.074332 blp_2= 2.755845 blp_3= 1.986914
 n_activity=11836007 dram_eff=0.4817 dram_eff_1=0.2464 dram_eff_2=0.151 dram_eff_3=0.08423
bk0: 158986a 4266724i bk1: 157188a 4180338i bk2: 155730a 4189028i bk3: 151930a 4256211i bk4: 152537a 3958029i bk5: 148638a 4085165i bk6: 156942a 3417925i bk7: 149190a 3763879i bk8: 143700a 5132182i bk9: 139154a 5234072i bk10: 149296a 4489100i bk11: 149908a 4312983i bk12: 143992a 4584987i bk13: 139520a 4749618i bk14: 145968a 4092631i bk15: 141842a 4218700i 
bw_dist = 0.246	0.151	0.084	0.517	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3423
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5252910 n_act=1456030 n_pre=1456015 n_req=1425419 n_req_1=729188 n_req_2=426936 n_req_3=269295 n_rd=2335988 n_write=1359417 bw_util=0.4725 bw_util_1=0.2459 bw_util_2=0.144 bw_util_3=0.08255 blp=9.861053 blp_1= 4.092547 blp_2= 2.695515 blp_3= 1.944842
 n_activity=11773055 dram_eff=0.476 dram_eff_1=0.2477 dram_eff_2=0.1451 dram_eff_3=0.08316
bk0: 153372a 4728761i bk1: 154284a 4519576i bk2: 149674a 4660892i bk3: 152960a 4320768i bk4: 150528a 4234538i bk5: 148024a 4242217i bk6: 144980a 4276659i bk7: 143300a 4311799i bk8: 141784a 5337434i bk9: 139712a 5270372i bk10: 143736a 4980023i bk11: 147502a 4583115i bk12: 140668a 4939893i bk13: 140834a 4761041i bk14: 142688a 4444309i bk15: 141942a 4364677i 
bw_dist = 0.246	0.144	0.083	0.520	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3769
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5107900 n_act=1492262 n_pre=1492250 n_req=1446582 n_req_1=729168 n_req_2=442475 n_req_3=274939 n_rd=2376554 n_write=1391394 bw_util=0.4794 bw_util_1=0.2459 bw_util_2=0.1492 bw_util_3=0.0843 blp=10.144856 blp_1= 4.076252 blp_2= 2.743602 blp_3= 1.992385
 n_activity=11826935 dram_eff=0.4808 dram_eff_1=0.2466 dram_eff_2=0.1496 dram_eff_3=0.08454
bk0: 154090a 4588700i bk1: 159934a 4048651i bk2: 152322a 4414869i bk3: 156082a 4028965i bk4: 147278a 4316132i bk5: 153314a 3802476i bk6: 146774a 4099223i bk7: 150804a 3700070i bk8: 141396a 5316831i bk9: 144304a 4938966i bk10: 144858a 4808722i bk11: 154714a 4066407i bk12: 141526a 4782499i bk13: 141544a 4638947i bk14: 140916a 4439364i bk15: 146698a 3917522i 
bw_dist = 0.246	0.149	0.084	0.518	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1412
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11860360 n_nop=5311350 n_act=1441819 n_pre=1441808 n_req=1416366 n_req_1=729178 n_req_2=420814 n_req_3=266374 n_rd=2320664 n_write=1344719 bw_util=0.4696 bw_util_1=0.2459 bw_util_2=0.1419 bw_util_3=0.0818 blp=9.735970 blp_1= 4.090381 blp_2= 2.669560 blp_3= 1.924050
 n_activity=11753737 dram_eff=0.4739 dram_eff_1=0.2482 dram_eff_2=0.1432 dram_eff_3=0.08254
bk0: 152820a 4831532i bk1: 155210a 4494642i bk2: 151574a 4565611i bk3: 148352a 4635819i bk4: 146568a 4539081i bk5: 150598a 4163551i bk6: 144578a 4404192i bk7: 143454a 4334017i bk8: 139384a 5496165i bk9: 139918a 5301837i bk10: 144660a 4961150i bk11: 145520a 4772086i bk12: 136382a 5222958i bk13: 139304a 4934916i bk14: 139542a 4706078i bk15: 142800a 4327851i 
bw_dist = 0.246	0.142	0.082	0.521	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 734942, Miss = 585178, Miss_rate = 0.796, Pending_hits = 3379, Reservation_fails = 310880
L2_cache_bank[1]: Access = 787226, Miss = 606767, Miss_rate = 0.771, Pending_hits = 4216, Reservation_fails = 562482
L2_cache_bank[2]: Access = 731957, Miss = 580378, Miss_rate = 0.793, Pending_hits = 3002, Reservation_fails = 374595
L2_cache_bank[3]: Access = 742867, Miss = 584554, Miss_rate = 0.787, Pending_hits = 3393, Reservation_fails = 419726
L2_cache_bank[4]: Access = 757351, Miss = 603583, Miss_rate = 0.797, Pending_hits = 4065, Reservation_fails = 455584
L2_cache_bank[5]: Access = 745812, Miss = 588691, Miss_rate = 0.789, Pending_hits = 3600, Reservation_fails = 380906
L2_cache_bank[6]: Access = 734106, Miss = 583740, Miss_rate = 0.795, Pending_hits = 3196, Reservation_fails = 368143
L2_cache_bank[7]: Access = 741510, Miss = 584294, Miss_rate = 0.788, Pending_hits = 3389, Reservation_fails = 415843
L2_cache_bank[8]: Access = 734690, Miss = 584587, Miss_rate = 0.796, Pending_hits = 3124, Reservation_fails = 313417
L2_cache_bank[9]: Access = 754011, Miss = 603706, Miss_rate = 0.801, Pending_hits = 4101, Reservation_fails = 522120
L2_cache_bank[10]: Access = 727020, Miss = 577779, Miss_rate = 0.795, Pending_hits = 2998, Reservation_fails = 346870
L2_cache_bank[11]: Access = 729750, Miss = 582603, Miss_rate = 0.798, Pending_hits = 3121, Reservation_fails = 403352
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734942, Miss = 585178 (0.796), PendingHit = 3379 (0.0046)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787226, Miss = 606767 (0.771), PendingHit = 4216 (0.00536)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 731957, Miss = 580378 (0.793), PendingHit = 3002 (0.0041)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 742867, Miss = 584554 (0.787), PendingHit = 3393 (0.00457)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 757351, Miss = 603583 (0.797), PendingHit = 4065 (0.00537)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 745812, Miss = 588691 (0.789), PendingHit = 3600 (0.00483)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734106, Miss = 583740 (0.795), PendingHit = 3196 (0.00435)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 741510, Miss = 584294 (0.788), PendingHit = 3389 (0.00457)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734690, Miss = 584587 (0.796), PendingHit = 3124 (0.00425)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 754011, Miss = 603706 (0.801), PendingHit = 4101 (0.00544)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 727020, Miss = 577779 (0.795), PendingHit = 2998 (0.00412)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 729750, Miss = 582603 (0.798), PendingHit = 3121 (0.00428)
L2 Cache Total Miss Rate = 0.792
Stream 1: L2 Cache Miss Rate = 0.946
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.792
Stream 1: Accesses  = 4660222
Stream 1: Misses  = 4408990
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 8921242
Stream 3: Misses  = 7065860
Stream 1+2: Accesses  = 4660222
Stream 1+2: Misses  = 4408990
Stream 1+2+3: Accesses  = 13581464
Stream 1+2+3: Misses  = 11474850
Total Accesses  = 8921242
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	82.422
CORE_L2MPKI_21	84.375
CORE_L2MPKI_22	82.803
CORE_L2MPKI_23	85.108
CORE_L2MPKI_24	84.611
CORE_L2MPKI_25	83.652
CORE_L2MPKI_26	86.188
CORE_L2MPKI_27	86.240
CORE_L2MPKI_28	85.278
CORE_L2MPKI_29	85.129
CORE_L2MPKI_30	85.795
CORE_L2MPKI_31	85.014
CORE_L2MPKI_32	85.764
CORE_L2MPKI_33	86.576
CORE_L2MPKI_34	84.924
CORE_L2MPKI_35	85.650
CORE_L2MPKI_36	85.208
CORE_L2MPKI_37	84.198
CORE_L2MPKI_38	83.460
CORE_L2MPKI_39	85.694
CORE_L2MPKI_40	37.528
CORE_L2MPKI_41	36.384
CORE_L2MPKI_42	36.954
CORE_L2MPKI_43	39.586
CORE_L2MPKI_44	35.922
CORE_L2MPKI_45	36.872
CORE_L2MPKI_46	36.260
CORE_L2MPKI_47	36.086
CORE_L2MPKI_48	36.495
CORE_L2MPKI_49	38.747
CORE_L2MPKI_50	37.728
CORE_L2MPKI_51	36.327
CORE_L2MPKI_52	39.429
CORE_L2MPKI_53	39.375
CORE_L2MPKI_54	36.587
CORE_L2MPKI_55	35.812
CORE_L2MPKI_56	36.303
CORE_L2MPKI_57	36.014
CORE_L2MPKI_58	35.880
CORE_L2MPKI_59	36.202
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 84.904
Avg_MPKI_Stream3= 37.025
MISSES-CORES
CORE_MISSES_0	156207
CORE_MISSES_1	154948
CORE_MISSES_2	157562
CORE_MISSES_3	155626
CORE_MISSES_4	158131
CORE_MISSES_5	157471
CORE_MISSES_6	160143
CORE_MISSES_7	154323
CORE_MISSES_8	158841
CORE_MISSES_9	158262
CORE_MISSES_10	158221
CORE_MISSES_11	154382
CORE_MISSES_12	153702
CORE_MISSES_13	157542
CORE_MISSES_14	155604
CORE_MISSES_15	152361
CORE_MISSES_16	155640
CORE_MISSES_17	155561
CORE_MISSES_18	155623
CORE_MISSES_19	154940
CORE_MISSES_20	122977
CORE_MISSES_21	128946
CORE_MISSES_22	118402
CORE_MISSES_23	129980
CORE_MISSES_24	123624
CORE_MISSES_25	125780
CORE_MISSES_26	135338
CORE_MISSES_27	139024
CORE_MISSES_28	127156
CORE_MISSES_29	132673
CORE_MISSES_30	133563
CORE_MISSES_31	127910
CORE_MISSES_32	138428
CORE_MISSES_33	137206
CORE_MISSES_34	130794
CORE_MISSES_35	134707
CORE_MISSES_36	136848
CORE_MISSES_37	132042
CORE_MISSES_38	127172
CORE_MISSES_39	127515
CORE_MISSES_40	68383
CORE_MISSES_41	64399
CORE_MISSES_42	65362
CORE_MISSES_43	73993
CORE_MISSES_44	64563
CORE_MISSES_45	64802
CORE_MISSES_46	65131
CORE_MISSES_47	64272
CORE_MISSES_48	63724
CORE_MISSES_49	72417
CORE_MISSES_50	67264
CORE_MISSES_51	64765
CORE_MISSES_52	72871
CORE_MISSES_53	74158
CORE_MISSES_54	64465
CORE_MISSES_55	63009
CORE_MISSES_56	65025
CORE_MISSES_57	63906
CORE_MISSES_58	62990
CORE_MISSES_59	65186
L2_MISSES = 7065860
L2_total_cache_accesses = 8921242
L2_total_cache_misses = 7065860
L2_total_cache_miss_rate = 0.7920
L2_total_cache_pending_hits = 41584
L2_total_cache_reservation_fails = 4873918
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1445831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5535972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3819503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 365863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1529581
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1029800
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 306
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24515
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27676751
icnt_total_pkts_simt_to_mem=17706390
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     217.4494
gpu_ipc_2 =          inf
gpu_ipc_3 =       3.8126
gpu_tot_sim_cycle_stream_1 = 9903910
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 9903910
gpu_sim_insn_1 = 2153599360
gpu_sim_insn_2 = 34058304
gpu_sim_insn_3 = 37760076
gpu_sim_cycle = 9903911
gpu_sim_insn = 2225417740
gpu_ipc =     224.7009
gpu_tot_sim_cycle = 9903911
gpu_tot_sim_insn = 2225417740
gpu_tot_ipc =     224.7009
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 42349796
gpu_stall_icnt2sh    = 1860628
gpu_total_sim_rate=135259

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 36763319
	L1I_total_cache_misses = 42039
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 144783
L1D_cache:
	L1D_cache_core[0]: Access = 171820, Miss = 171820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8891699
	L1D_cache_core[1]: Access = 169920, Miss = 169920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8846537
	L1D_cache_core[2]: Access = 172540, Miss = 172540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8753064
	L1D_cache_core[3]: Access = 171240, Miss = 171240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8874642
	L1D_cache_core[4]: Access = 173740, Miss = 173740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8751799
	L1D_cache_core[5]: Access = 172440, Miss = 172440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8821378
	L1D_cache_core[6]: Access = 175740, Miss = 175740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8812130
	L1D_cache_core[7]: Access = 169940, Miss = 169940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8821774
	L1D_cache_core[8]: Access = 175780, Miss = 175780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8813304
	L1D_cache_core[9]: Access = 173880, Miss = 173880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8835426
	L1D_cache_core[10]: Access = 173840, Miss = 173840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8826929
	L1D_cache_core[11]: Access = 169340, Miss = 169340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8805938
	L1D_cache_core[12]: Access = 169980, Miss = 169980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8852115
	L1D_cache_core[13]: Access = 173160, Miss = 173160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8844152
	L1D_cache_core[14]: Access = 171220, Miss = 171220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8842270
	L1D_cache_core[15]: Access = 168000, Miss = 168000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8887817
	L1D_cache_core[16]: Access = 171280, Miss = 171280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8780063
	L1D_cache_core[17]: Access = 171180, Miss = 171180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8779069
	L1D_cache_core[18]: Access = 172540, Miss = 172540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8754125
	L1D_cache_core[19]: Access = 169920, Miss = 169920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8736783
	L1D_cache_core[20]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 196634, Miss = 155138, Miss_rate = 0.789, Pending_hits = 10879, Reservation_fails = 8187432
	L1D_cache_core[41]: Access = 179971, Miss = 140373, Miss_rate = 0.780, Pending_hits = 10196, Reservation_fails = 7691347
	L1D_cache_core[42]: Access = 181967, Miss = 142649, Miss_rate = 0.784, Pending_hits = 9955, Reservation_fails = 7731999
	L1D_cache_core[43]: Access = 195458, Miss = 154243, Miss_rate = 0.789, Pending_hits = 10712, Reservation_fails = 8264175
	L1D_cache_core[44]: Access = 181774, Miss = 142048, Miss_rate = 0.781, Pending_hits = 10055, Reservation_fails = 7702749
	L1D_cache_core[45]: Access = 187756, Miss = 148191, Miss_rate = 0.789, Pending_hits = 10389, Reservation_fails = 7953721
	L1D_cache_core[46]: Access = 183326, Miss = 143383, Miss_rate = 0.782, Pending_hits = 10071, Reservation_fails = 7822640
	L1D_cache_core[47]: Access = 181486, Miss = 141983, Miss_rate = 0.782, Pending_hits = 10037, Reservation_fails = 7691113
	L1D_cache_core[48]: Access = 179071, Miss = 140189, Miss_rate = 0.783, Pending_hits = 9847, Reservation_fails = 7558640
	L1D_cache_core[49]: Access = 191725, Miss = 151582, Miss_rate = 0.791, Pending_hits = 10639, Reservation_fails = 8171824
	L1D_cache_core[50]: Access = 184619, Miss = 145529, Miss_rate = 0.788, Pending_hits = 10411, Reservation_fails = 7876899
	L1D_cache_core[51]: Access = 182707, Miss = 143129, Miss_rate = 0.783, Pending_hits = 10128, Reservation_fails = 7850674
	L1D_cache_core[52]: Access = 192936, Miss = 152070, Miss_rate = 0.788, Pending_hits = 10701, Reservation_fails = 8215818
	L1D_cache_core[53]: Access = 206545, Miss = 161743, Miss_rate = 0.783, Pending_hits = 11470, Reservation_fails = 8567052
	L1D_cache_core[54]: Access = 178950, Miss = 141085, Miss_rate = 0.788, Pending_hits = 9909, Reservation_fails = 7572027
	L1D_cache_core[55]: Access = 179375, Miss = 140308, Miss_rate = 0.782, Pending_hits = 9757, Reservation_fails = 7712057
	L1D_cache_core[56]: Access = 182363, Miss = 142639, Miss_rate = 0.782, Pending_hits = 10104, Reservation_fails = 7717815
	L1D_cache_core[57]: Access = 181358, Miss = 141603, Miss_rate = 0.781, Pending_hits = 10090, Reservation_fails = 7701453
	L1D_cache_core[58]: Access = 177905, Miss = 139728, Miss_rate = 0.785, Pending_hits = 9780, Reservation_fails = 7700474
	L1D_cache_core[59]: Access = 183896, Miss = 144191, Miss_rate = 0.784, Pending_hits = 10081, Reservation_fails = 7818402
	L1D_total_cache_accesses = 7150894
	L1D_total_cache_misses = 6352876
	L1D_total_cache_miss_rate = 0.8884
	L1D_total_cache_pending_hits = 205211
	L1D_total_cache_reservation_fails = 333852472
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 507604
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 584722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 204844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4286066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 272267121
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 506004
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2066810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61585351
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36721280
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42039
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 144783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
223330, 223330, 223330, 223330, 213537, 213537, 213537, 213537, 210208, 210208, 210208, 210208, 194436, 194436, 194436, 194436, 
gpgpu_n_tot_thrd_icount = 2315479008
gpgpu_n_tot_w_icount = 72358719
gpgpu_n_stall_shd_mem = 534580324
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7727233
gpgpu_n_mem_write_global = 2075262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 74652243
gpgpu_n_store_insn = 45114457
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8904023
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 534573027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:808182405	W0_Idle:220762463	W0_Scoreboard:87165582	W1:578798	W2:518438	W3:546547	W4:466860	W5:342773	W6:191912	W7:110852	W8:47737	W9:19190	W10:9905	W11:4448	W12:4826	W13:3180	W14:4719	W15:3894	W16:5828	W17:8747	W18:11810	W19:28358	W20:34232	W21:56419	W22:81789	W23:76797	W24:84081	W25:81513	W26:65823	W27:36629	W28:16878	W29:6402	W30:2328	W31:0	W32:68907157
Warp Occupancy Distribution:
Stall:405123204	W0_Idle:60612492	W0_Scoreboard:60629075	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:67869889
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.060884
warp_utilization1: 0.114214
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34288472 {8:4286059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215035632 {40:699932,72:102,136:1375228,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 138309712 {40:3431367,72:4355,136:5452,}
traffic_breakdown_coretomem[INST_ACC_R] = 23528 {8:2941,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 582897224 {136:4286009,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16602008 {8:2075251,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 138287312 {40:3430807,72:4355,136:5452,}
traffic_breakdown_memtocore[INST_ACC_R] = 399976 {136:2941,}
maxmrqlatency = 1275 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1292 
averagemflatency_1 = 1236 
averagemflatency_3 = 1353 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 9903910 
mrq_lat_table:3579916 	118361 	207230 	422463 	1140290 	1964569 	2567147 	1978740 	517889 	12434 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132333 	591276 	2997019 	4925960 	1144920 	10425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52594 	140273 	534784 	583829 	639433 	1496345 	3348460 	2628328 	378190 	3067 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5982341 	1644917 	97091 	2333 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	845869 	276705 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	67 	932 	18807 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        24        24        26        30        32        19        38        40        19        22        32        32        24        54 
dram[1]:        15        22        24        20        40        34        30        23        34        36        22        30        32        32        28        40 
dram[2]:        24        32        32        28        16        34        28        24        37        40        30        18        32        32        28        40 
dram[3]:        24        21        36        36        38        40        38        28        44        18        32        18        32        32        48        35 
dram[4]:        22        30        24        36        46        20        28        36        44        34        30        22        32        32        42        32 
dram[5]:        20        26        34        32        50        28        22        38        17        40        16        24        32        30        42        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1269      1601      1264      1182      1399      1635 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1154 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1351      1098      1614      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1272      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1150      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1405      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.298186  1.287940  1.281178  1.270664  1.294240  1.287376  1.279428  1.267336  1.245263  1.234880  1.263749  1.255929  1.271515  1.263062  1.305437  1.302827 
dram[1]:  1.296661  1.292199  1.284656  1.288524  1.302494  1.298604  1.282335  1.279203  1.247522  1.253970  1.268037  1.271307  1.278220  1.279182  1.311548  1.314351 
dram[2]:  1.288030  1.289221  1.276093  1.280746  1.286475  1.297300  1.282063  1.272768  1.236452  1.247576  1.256328  1.261438  1.266094  1.273994  1.299694  1.317092 
dram[3]:  1.299571  1.295542  1.287175  1.282141  1.300428  1.297396  1.281703  1.282404  1.248178  1.252234  1.272333  1.269963  1.275591  1.277148  1.314026  1.315905 
dram[4]:  1.294039  1.289075  1.277018  1.281857  1.294641  1.290555  1.279859  1.274454  1.245525  1.243213  1.264749  1.261409  1.271562  1.273868  1.312631  1.306907 
dram[5]:  1.293157  1.300380  1.277358  1.286054  1.295069  1.303127  1.285132  1.278030  1.245289  1.253714  1.271885  1.273867  1.280303  1.278511  1.315834  1.317163 
average row locality = 12509090/9766685 = 1.280792
average row locality_1 = 9322714/7401511 = 1.259569
average row locality_2 = 3186376/2365174 = 1.347206
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     85615     92308     82822     85234     83168     83900     81527     83343     77772     80503     80122     82825     76754     79217     77370     79976 
dram[1]:     83768     86826     81947     84456     82181     82047     81472     80219     77571     77048     80286     80005     75422     76997     78528     78412 
dram[2]:     87266     86111     85594     83727     84130     82203     86161     81987     79088     76889     81963     82357     79231     76816     80438     78373 
dram[3]:     84472     85081     82976     84593     83511     82225     80321     79238     78530     77491     79119     81069     77466     77463     78727     78487 
dram[4]:     84747     87735     83903     85701     81329     84596     80880     82779     77940     79481     79715     84855     77751     77753     77989     80818 
dram[5]:     84267     85530     83884     82250     81479     83513     80185     79396     77255     77528     79686     80234     75198     76752     77312     78829 
total reads: 7794014
bank skew: 92308/75198 = 1.23
chip skew: 1312456/1283298 = 1.02
number of total write accesses:
dram[0]:     53547     59073     49671     51680     50968     51655     49523     50916     46039     48826     47935     50615     44224     46807     47418     49938 
dram[1]:     51269     54149     48692     51558     50225     49973     49539     48241     45638     45575     47982     48130     43000     44690     48582     48555 
dram[2]:     54909     53317     51794     50102     51956     49989     53971     49831     47155     45339     49621     50073     46604     44444     50411     48625 
dram[3]:     52239     52135     49706     51228     51515     50065     48535     47050     46817     45856     46948     48763     44670     45202     48929     48386 
dram[4]:     52668     54945     50469     52082     49431     52337     48813     50497     46067     47819     47517     52303     45012     45420     48185     50730 
dram[5]:     51358     52717     50351     49132     49152     51377     48048     47393     45408     46118     47405     48040     42700     44402     47185     49273 
total reads: 4715172
bank skew: 59073/42700 = 1.38
chip skew: 798835/770059 = 1.04
average mf latency per bank:
dram[0]:       1332      1655      1034      1174       886       992       880      1078       848       956      1144      1255       972      1055       934      1037
dram[1]:       1304      1317       970       968       832       844       819       831       795       814      1081      1100       918       900       875       910
dram[2]:       1418      1403      1098      1050       948       913       967       896       907       887      1203      1183      1029       967       988       976
dram[3]:       1290      1366       986      1003       846       876       842       853       812       834      1117      1122       933       923       897       921
dram[4]:       1322      1423      1005      1058       879       945       869       933       840       912      1142      1205       964       996       922       992
dram[5]:       1321      1310       967       952       836       849       829       835       802       814      1084      1094       895       895       891       892
maximum mf latency per bank:
dram[0]:       5502      6961      6031      6431      5793      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5821      5723      5991      6251      5371      5894      5182      5549      5209      5495      5262      5474      5907      5782
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5945      5257      6827      5790      5492      6193      5939      5930
dram[3]:       5538      6431      5607      5701      5638      5832      5767      5686      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5677      5954      5537      6897      5485      6884      5901      6340      5205      5722      6828      5695      5429      6302      5604      5663
dram[5]:       5269      6136      5285      5437      5407      6596      5819      6446      5305      5203      6688      5930      5484      7284      6023      6544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5593201 n_act=1655152 n_pre=1655139 n_req=1594515 n_req_1=802100 n_req_2=496292 n_req_3=296123 n_rd=2624887 n_write=1544783 bw_util=0.4798 bw_util_1=0.2454 bw_util_2=0.1518 bw_util_3=0.08252 blp=10.210299 blp_1= 4.065555 blp_2= 2.769727 blp_3= 1.969286
 n_activity=13050635 dram_eff=0.4806 dram_eff_1=0.2458 dram_eff_2=0.1521 dram_eff_3=0.08266
bk0: 171226a 4941484i bk1: 184611a 3979621i bk2: 165644a 4876061i bk3: 170468a 4457335i bk4: 166332a 4494552i bk5: 167798a 4204614i bk6: 163050a 4364011i bk7: 166686a 3985785i bk8: 155544a 5853947i bk9: 161006a 5300522i bk10: 160244a 5246819i bk11: 165650a 4714683i bk12: 153506a 5402830i bk13: 158430a 4902941i bk14: 154740a 4896453i bk15: 159952a 4389935i 
bw_dist = 0.245	0.152	0.083	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3215
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5788256 n_act=1606163 n_pre=1606154 n_req=1569686 n_req_1=802100 n_req_2=472498 n_req_3=295088 n_rd=2574337 n_write=1498252 bw_util=0.4721 bw_util_1=0.2454 bw_util_2=0.1446 bw_util_3=0.08213 blp=9.872939 blp_1= 4.085892 blp_2= 2.706936 blp_3= 1.932880
 n_activity=12974052 dram_eff=0.4757 dram_eff_1=0.2473 dram_eff_2=0.1457 dram_eff_3=0.08276
bk0: 167532a 5315840i bk1: 173652a 4732587i bk2: 163892a 5150120i bk3: 168912a 4674332i bk4: 164358a 4774199i bk5: 164092a 4626876i bk6: 162942a 4535368i bk7: 160432a 4547148i bk8: 155142a 5963563i bk9: 154096a 5858899i bk10: 160572a 5362188i bk11: 160009a 5213102i bk12: 150842a 5680979i bk13: 153990a 5356526i bk14: 157054a 4881201i bk15: 156820a 4737623i 
bw_dist = 0.245	0.145	0.082	0.520	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3557
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5600490 n_act=1652683 n_pre=1652668 n_req=1595108 n_req_1=802108 n_req_2=494713 n_req_3=298287 n_rd=2624646 n_write=1542675 bw_util=0.4799 bw_util_1=0.2454 bw_util_2=0.1514 bw_util_3=0.08307 blp=10.198872 blp_1= 4.064796 blp_2= 2.764315 blp_3= 1.972824
 n_activity=13045322 dram_eff=0.4809 dram_eff_1=0.2459 dram_eff_2=0.1517 dram_eff_3=0.08325
bk0: 174532a 4740691i bk1: 172222a 4675334i bk2: 171188a 4627638i bk3: 167454a 4682243i bk4: 168256a 4353967i bk5: 164402a 4480249i bk6: 172322a 3812970i bk7: 163974a 4175139i bk8: 158176a 5677690i bk9: 153776a 5762113i bk10: 163926a 5012063i bk11: 164710a 4800784i bk12: 158456a 5080063i bk13: 153632a 5251035i bk14: 160874a 4490750i bk15: 156746a 4602267i 
bw_dist = 0.245	0.151	0.083	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2897
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5767970 n_act=1610519 n_pre=1610505 n_req=1573362 n_req_1=802108 n_req_2=474461 n_req_3=296793 n_rd=2581517 n_write=1502651 bw_util=0.4732 bw_util_1=0.2454 bw_util_2=0.1452 bw_util_3=0.08264 blp=9.902693 blp_1= 4.085773 blp_2= 2.708452 blp_3= 1.946238
 n_activity=12983708 dram_eff=0.4765 dram_eff_1=0.2471 dram_eff_2=0.1462 dram_eff_3=0.08321
bk0: 168944a 5202629i bk1: 170162a 4968035i bk2: 165952a 5067104i bk3: 169186a 4705113i bk4: 167022a 4596762i bk5: 164450a 4585070i bk6: 160641a 4652141i bk7: 158474a 4705798i bk8: 157060a 5845721i bk9: 154980a 5768181i bk10: 158234a 5490790i bk11: 162132a 5066493i bk12: 154930a 5432974i bk13: 154924a 5252124i bk14: 157452a 4847535i bk15: 156974a 4725156i 
bw_dist = 0.245	0.145	0.083	0.520	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.469
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5635050 n_act=1643887 n_pre=1643875 n_req=1591296 n_req_1=802086 n_req_2=490032 n_req_3=299178 n_rd=2615914 n_write=1534436 bw_util=0.4786 bw_util_1=0.2454 bw_util_2=0.1499 bw_util_3=0.08326 blp=10.129719 blp_1= 4.066277 blp_2= 2.752407 blp_3= 1.976434
 n_activity=13035754 dram_eff=0.48 dram_eff_1=0.2461 dram_eff_2=0.1504 dram_eff_3=0.0835
bk0: 169492a 5064680i bk1: 175468a 4509437i bk2: 167798a 4857752i bk3: 171402a 4460142i bk4: 162658a 4737885i bk5: 169192a 4186941i bk6: 161758a 4513439i bk7: 165556a 4121136i bk8: 155880a 5859935i bk9: 158960a 5460145i bk10: 159426a 5319420i bk11: 169708a 4552615i bk12: 155502a 5312891i bk13: 155500a 5161401i bk14: 155978a 4840331i bk15: 161636a 4308528i 
bw_dist = 0.245	0.150	0.083	0.519	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0891
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5821686 n_act=1598250 n_pre=1598242 n_req=1564159 n_req_1=802097 n_req_2=468936 n_req_3=293126 n_rd=2566560 n_write=1488424 bw_util=0.4707 bw_util_1=0.2454 bw_util_2=0.1435 bw_util_3=0.08178 blp=9.799007 blp_1= 4.084768 blp_2= 2.688838 blp_3= 1.931764
 n_activity=12965729 dram_eff=0.4746 dram_eff_1=0.2475 dram_eff_2=0.1447 dram_eff_3=0.08246
bk0: 168532a 5295069i bk1: 171058a 4929251i bk2: 167768a 4977011i bk3: 164498a 5012091i bk4: 162958a 4898849i bk5: 167020a 4499423i bk6: 160370a 4768955i bk7: 158788a 4699805i bk8: 154508a 6004781i bk9: 155054a 5799595i bk10: 159366a 5455298i bk11: 160466a 5234552i bk12: 150394a 5730500i bk13: 153502a 5410218i bk14: 154620a 5082543i bk15: 157658a 4686579i 
bw_dist = 0.245	0.143	0.082	0.521	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 807659, Miss = 645165, Miss_rate = 0.799, Pending_hits = 3573, Reservation_fails = 342880
L2_cache_bank[1]: Access = 860818, Miss = 667321, Miss_rate = 0.775, Pending_hits = 4439, Reservation_fails = 600381
L2_cache_bank[2]: Access = 805543, Miss = 641182, Miss_rate = 0.796, Pending_hits = 3219, Reservation_fails = 413597
L2_cache_bank[3]: Access = 818056, Miss = 646016, Miss_rate = 0.790, Pending_hits = 3630, Reservation_fails = 474658
L2_cache_bank[4]: Access = 830163, Miss = 663886, Miss_rate = 0.800, Pending_hits = 4274, Reservation_fails = 489529
L2_cache_bank[5]: Access = 819101, Miss = 648477, Miss_rate = 0.792, Pending_hits = 3823, Reservation_fails = 416892
L2_cache_bank[6]: Access = 808081, Miss = 645129, Miss_rate = 0.798, Pending_hits = 3403, Reservation_fails = 406828
L2_cache_bank[7]: Access = 816513, Miss = 645655, Miss_rate = 0.791, Pending_hits = 3617, Reservation_fails = 458219
L2_cache_bank[8]: Access = 806906, Miss = 644264, Miss_rate = 0.798, Pending_hits = 3335, Reservation_fails = 343477
L2_cache_bank[9]: Access = 826700, Miss = 663731, Miss_rate = 0.803, Pending_hits = 4303, Reservation_fails = 557662
L2_cache_bank[10]: Access = 801717, Miss = 639269, Miss_rate = 0.797, Pending_hits = 3218, Reservation_fails = 370633
L2_cache_bank[11]: Access = 803830, Miss = 644035, Miss_rate = 0.801, Pending_hits = 3348, Reservation_fails = 435009
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 807659, Miss = 645165 (0.799), PendingHit = 3573 (0.00442)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 860818, Miss = 667321 (0.775), PendingHit = 4439 (0.00516)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 805543, Miss = 641182 (0.796), PendingHit = 3219 (0.004)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 818056, Miss = 646016 (0.79), PendingHit = 3630 (0.00444)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 830163, Miss = 663886 (0.8), PendingHit = 4274 (0.00515)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 819101, Miss = 648477 (0.792), PendingHit = 3823 (0.00467)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 808081, Miss = 645129 (0.798), PendingHit = 3403 (0.00421)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 816513, Miss = 645655 (0.791), PendingHit = 3617 (0.00443)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 806906, Miss = 644264 (0.798), PendingHit = 3335 (0.00413)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 826700, Miss = 663731 (0.803), PendingHit = 4303 (0.00521)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 801717, Miss = 639269 (0.797), PendingHit = 3218 (0.00401)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 803830, Miss = 644035 (0.801), PendingHit = 3348 (0.00417)
L2 Cache Total Miss Rate = 0.795
Stream 1: L2 Cache Miss Rate = 0.946
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.795
Stream 1: Accesses  = 5141087
Stream 1: Misses  = 4864690
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 9805087
Stream 3: Misses  = 7794130
Stream 1+2: Accesses  = 5141087
Stream 1+2: Misses  = 4864690
Stream 1+2+3: Accesses  = 14946174
Stream 1+2+3: Misses  = 12658820
Total Accesses  = 9805087
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	82.867
CORE_L2MPKI_21	84.591
CORE_L2MPKI_22	83.252
CORE_L2MPKI_23	85.159
CORE_L2MPKI_24	84.812
CORE_L2MPKI_25	83.878
CORE_L2MPKI_26	86.201
CORE_L2MPKI_27	86.255
CORE_L2MPKI_28	85.394
CORE_L2MPKI_29	85.301
CORE_L2MPKI_30	85.816
CORE_L2MPKI_31	85.051
CORE_L2MPKI_32	85.794
CORE_L2MPKI_33	86.516
CORE_L2MPKI_34	85.018
CORE_L2MPKI_35	85.652
CORE_L2MPKI_36	85.276
CORE_L2MPKI_37	84.512
CORE_L2MPKI_38	83.876
CORE_L2MPKI_39	85.623
CORE_L2MPKI_40	40.286
CORE_L2MPKI_41	37.829
CORE_L2MPKI_42	38.497
CORE_L2MPKI_43	40.754
CORE_L2MPKI_44	37.337
CORE_L2MPKI_45	39.723
CORE_L2MPKI_46	37.752
CORE_L2MPKI_47	37.482
CORE_L2MPKI_48	37.931
CORE_L2MPKI_49	39.946
CORE_L2MPKI_50	39.122
CORE_L2MPKI_51	37.907
CORE_L2MPKI_52	40.678
CORE_L2MPKI_53	41.653
CORE_L2MPKI_54	37.994
CORE_L2MPKI_55	37.330
CORE_L2MPKI_56	37.754
CORE_L2MPKI_57	37.504
CORE_L2MPKI_58	37.330
CORE_L2MPKI_59	37.644
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 85.042
Avg_MPKI_Stream3= 38.623
MISSES-CORES
CORE_MISSES_0	171847
CORE_MISSES_1	169931
CORE_MISSES_2	172542
CORE_MISSES_3	171246
CORE_MISSES_4	173752
CORE_MISSES_5	172455
CORE_MISSES_6	175743
CORE_MISSES_7	169943
CORE_MISSES_8	175781
CORE_MISSES_9	173882
CORE_MISSES_10	173841
CORE_MISSES_11	169342
CORE_MISSES_12	169983
CORE_MISSES_13	173162
CORE_MISSES_14	171224
CORE_MISSES_15	168001
CORE_MISSES_16	171280
CORE_MISSES_17	171181
CORE_MISSES_18	172543
CORE_MISSES_19	169920
CORE_MISSES_20	137230
CORE_MISSES_21	143139
CORE_MISSES_22	132694
CORE_MISSES_23	144367
CORE_MISSES_24	138172
CORE_MISSES_25	139951
CORE_MISSES_26	149472
CORE_MISSES_27	153862
CORE_MISSES_28	141289
CORE_MISSES_29	146915
CORE_MISSES_30	148353
CORE_MISSES_31	142064
CORE_MISSES_32	152828
CORE_MISSES_33	151232
CORE_MISSES_34	145026
CORE_MISSES_35	149371
CORE_MISSES_36	151278
CORE_MISSES_37	146178
CORE_MISSES_38	141739
CORE_MISSES_39	141874
CORE_MISSES_40	79031
CORE_MISSES_41	70199
CORE_MISSES_42	71330
CORE_MISSES_43	79433
CORE_MISSES_44	70197
CORE_MISSES_45	75548
CORE_MISSES_46	70993
CORE_MISSES_47	69937
CORE_MISSES_48	69245
CORE_MISSES_49	77782
CORE_MISSES_50	73060
CORE_MISSES_51	71017
CORE_MISSES_52	78531
CORE_MISSES_53	83765
CORE_MISSES_54	70029
CORE_MISSES_55	68877
CORE_MISSES_56	70840
CORE_MISSES_57	69905
CORE_MISSES_58	68741
CORE_MISSES_59	71037
L2_MISSES = 7794130
L2_total_cache_accesses = 9805087
L2_total_cache_misses = 7794130
L2_total_cache_miss_rate = 0.7949
L2_total_cache_pending_hits = 44182
L2_total_cache_reservation_fails = 5309765
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1583364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6114594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4162004
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14911
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1679203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1121620
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2215
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 394
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 332
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26041
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30422120
icnt_total_pkts_simt_to_mem=19468429
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     217.4494
gpu_ipc_2 =          inf
gpu_ipc_3 =       3.8126
gpu_tot_sim_cycle_stream_1 = 9903910
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 9903910
gpu_sim_insn_1 = 2153599360
gpu_sim_insn_2 = 34058304
gpu_sim_insn_3 = 37760076
gpu_sim_cycle = 9903911
gpu_sim_insn = 2225417740
gpu_ipc =     224.7009
gpu_tot_sim_cycle = 9903911
gpu_tot_sim_insn = 2225417740
gpu_tot_ipc =     224.7009
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 42349796
gpu_stall_icnt2sh    = 1860628
gpu_total_sim_rate=135259

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 36763319
	L1I_total_cache_misses = 42039
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 144783
L1D_cache:
	L1D_cache_core[0]: Access = 171820, Miss = 171820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8891699
	L1D_cache_core[1]: Access = 169920, Miss = 169920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8846537
	L1D_cache_core[2]: Access = 172540, Miss = 172540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8753064
	L1D_cache_core[3]: Access = 171240, Miss = 171240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8874642
	L1D_cache_core[4]: Access = 173740, Miss = 173740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8751799
	L1D_cache_core[5]: Access = 172440, Miss = 172440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8821378
	L1D_cache_core[6]: Access = 175740, Miss = 175740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8812130
	L1D_cache_core[7]: Access = 169940, Miss = 169940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8821774
	L1D_cache_core[8]: Access = 175780, Miss = 175780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8813304
	L1D_cache_core[9]: Access = 173880, Miss = 173880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8835426
	L1D_cache_core[10]: Access = 173840, Miss = 173840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8826929
	L1D_cache_core[11]: Access = 169340, Miss = 169340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8805938
	L1D_cache_core[12]: Access = 169980, Miss = 169980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8852115
	L1D_cache_core[13]: Access = 173160, Miss = 173160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8844152
	L1D_cache_core[14]: Access = 171220, Miss = 171220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8842270
	L1D_cache_core[15]: Access = 168000, Miss = 168000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8887817
	L1D_cache_core[16]: Access = 171280, Miss = 171280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8780063
	L1D_cache_core[17]: Access = 171180, Miss = 171180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8779069
	L1D_cache_core[18]: Access = 172540, Miss = 172540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8754125
	L1D_cache_core[19]: Access = 169920, Miss = 169920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8736783
	L1D_cache_core[20]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 196634, Miss = 155138, Miss_rate = 0.789, Pending_hits = 10879, Reservation_fails = 8187432
	L1D_cache_core[41]: Access = 179971, Miss = 140373, Miss_rate = 0.780, Pending_hits = 10196, Reservation_fails = 7691347
	L1D_cache_core[42]: Access = 181967, Miss = 142649, Miss_rate = 0.784, Pending_hits = 9955, Reservation_fails = 7731999
	L1D_cache_core[43]: Access = 195458, Miss = 154243, Miss_rate = 0.789, Pending_hits = 10712, Reservation_fails = 8264175
	L1D_cache_core[44]: Access = 181774, Miss = 142048, Miss_rate = 0.781, Pending_hits = 10055, Reservation_fails = 7702749
	L1D_cache_core[45]: Access = 187756, Miss = 148191, Miss_rate = 0.789, Pending_hits = 10389, Reservation_fails = 7953721
	L1D_cache_core[46]: Access = 183326, Miss = 143383, Miss_rate = 0.782, Pending_hits = 10071, Reservation_fails = 7822640
	L1D_cache_core[47]: Access = 181486, Miss = 141983, Miss_rate = 0.782, Pending_hits = 10037, Reservation_fails = 7691113
	L1D_cache_core[48]: Access = 179071, Miss = 140189, Miss_rate = 0.783, Pending_hits = 9847, Reservation_fails = 7558640
	L1D_cache_core[49]: Access = 191725, Miss = 151582, Miss_rate = 0.791, Pending_hits = 10639, Reservation_fails = 8171824
	L1D_cache_core[50]: Access = 184619, Miss = 145529, Miss_rate = 0.788, Pending_hits = 10411, Reservation_fails = 7876899
	L1D_cache_core[51]: Access = 182707, Miss = 143129, Miss_rate = 0.783, Pending_hits = 10128, Reservation_fails = 7850674
	L1D_cache_core[52]: Access = 192936, Miss = 152070, Miss_rate = 0.788, Pending_hits = 10701, Reservation_fails = 8215818
	L1D_cache_core[53]: Access = 206545, Miss = 161743, Miss_rate = 0.783, Pending_hits = 11470, Reservation_fails = 8567052
	L1D_cache_core[54]: Access = 178950, Miss = 141085, Miss_rate = 0.788, Pending_hits = 9909, Reservation_fails = 7572027
	L1D_cache_core[55]: Access = 179375, Miss = 140308, Miss_rate = 0.782, Pending_hits = 9757, Reservation_fails = 7712057
	L1D_cache_core[56]: Access = 182363, Miss = 142639, Miss_rate = 0.782, Pending_hits = 10104, Reservation_fails = 7717815
	L1D_cache_core[57]: Access = 181358, Miss = 141603, Miss_rate = 0.781, Pending_hits = 10090, Reservation_fails = 7701453
	L1D_cache_core[58]: Access = 177905, Miss = 139728, Miss_rate = 0.785, Pending_hits = 9780, Reservation_fails = 7700474
	L1D_cache_core[59]: Access = 183896, Miss = 144191, Miss_rate = 0.784, Pending_hits = 10081, Reservation_fails = 7818402
	L1D_total_cache_accesses = 7150894
	L1D_total_cache_misses = 6352876
	L1D_total_cache_miss_rate = 0.8884
	L1D_total_cache_pending_hits = 205211
	L1D_total_cache_reservation_fails = 333852472
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 507604
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 584722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 204844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4286066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 272267121
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 506004
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2066810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61585351
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36721280
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42039
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 144783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
223330, 223330, 223330, 223330, 213537, 213537, 213537, 213537, 210208, 210208, 210208, 210208, 194436, 194436, 194436, 194436, 
gpgpu_n_tot_thrd_icount = 2315479008
gpgpu_n_tot_w_icount = 72358719
gpgpu_n_stall_shd_mem = 534580324
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7727233
gpgpu_n_mem_write_global = 2075262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 74652243
gpgpu_n_store_insn = 45114457
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8904023
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 534573027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:808182405	W0_Idle:220762463	W0_Scoreboard:87165582	W1:578798	W2:518438	W3:546547	W4:466860	W5:342773	W6:191912	W7:110852	W8:47737	W9:19190	W10:9905	W11:4448	W12:4826	W13:3180	W14:4719	W15:3894	W16:5828	W17:8747	W18:11810	W19:28358	W20:34232	W21:56419	W22:81789	W23:76797	W24:84081	W25:81513	W26:65823	W27:36629	W28:16878	W29:6402	W30:2328	W31:0	W32:68907157
Warp Occupancy Distribution:
Stall:405123204	W0_Idle:60612492	W0_Scoreboard:60629075	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:67869889
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.060884
warp_utilization1: 0.114214
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34288472 {8:4286059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215035632 {40:699932,72:102,136:1375228,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 138309712 {40:3431367,72:4355,136:5452,}
traffic_breakdown_coretomem[INST_ACC_R] = 23528 {8:2941,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 582897224 {136:4286009,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16602008 {8:2075251,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 138287312 {40:3430807,72:4355,136:5452,}
traffic_breakdown_memtocore[INST_ACC_R] = 399976 {136:2941,}
maxmrqlatency = 1275 
maxdqlatency = 0 
maxmflatency = 7284 
averagemflatency = 1292 
averagemflatency_1 = 1236 
averagemflatency_3 = 1353 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 9903910 
mrq_lat_table:3579916 	118361 	207230 	422463 	1140290 	1964569 	2567147 	1978740 	517889 	12434 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132333 	591276 	2997019 	4925960 	1144920 	10425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52594 	140273 	534784 	583829 	639433 	1496345 	3348460 	2628328 	378190 	3067 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5982341 	1644917 	97091 	2333 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	845869 	276705 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	67 	932 	18807 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        24        24        26        30        32        19        38        40        19        22        32        32        24        54 
dram[1]:        15        22        24        20        40        34        30        23        34        36        22        30        32        32        28        40 
dram[2]:        24        32        32        28        16        34        28        24        37        40        30        18        32        32        28        40 
dram[3]:        24        21        36        36        38        40        38        28        44        18        32        18        32        32        48        35 
dram[4]:        22        30        24        36        46        20        28        36        44        34        30        22        32        32        42        32 
dram[5]:        20        26        34        32        50        28        22        38        17        40        16        24        32        30        42        32 
maximum service time to same row:
dram[0]:      1063      1601      1139      1235      2307      1863      1686      1803      2310      2272      1269      1601      1264      1182      1399      1635 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1154 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1351      1098      1614      1458      1162      1161 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1272      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1150      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1405      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.298186  1.287940  1.281178  1.270664  1.294240  1.287376  1.279428  1.267336  1.245263  1.234880  1.263749  1.255929  1.271515  1.263062  1.305437  1.302827 
dram[1]:  1.296661  1.292199  1.284656  1.288524  1.302494  1.298604  1.282335  1.279203  1.247522  1.253970  1.268037  1.271307  1.278220  1.279182  1.311548  1.314351 
dram[2]:  1.288030  1.289221  1.276093  1.280746  1.286475  1.297300  1.282063  1.272768  1.236452  1.247576  1.256328  1.261438  1.266094  1.273994  1.299694  1.317092 
dram[3]:  1.299571  1.295542  1.287175  1.282141  1.300428  1.297396  1.281703  1.282404  1.248178  1.252234  1.272333  1.269963  1.275591  1.277148  1.314026  1.315905 
dram[4]:  1.294039  1.289075  1.277018  1.281857  1.294641  1.290555  1.279859  1.274454  1.245525  1.243213  1.264749  1.261409  1.271562  1.273868  1.312631  1.306907 
dram[5]:  1.293157  1.300380  1.277358  1.286054  1.295069  1.303127  1.285132  1.278030  1.245289  1.253714  1.271885  1.273867  1.280303  1.278511  1.315834  1.317163 
average row locality = 12509090/9766685 = 1.280792
average row locality_1 = 9322714/7401511 = 1.259569
average row locality_2 = 3186376/2365174 = 1.347206
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     85615     92308     82822     85234     83168     83900     81527     83343     77772     80503     80122     82825     76754     79217     77370     79976 
dram[1]:     83768     86826     81947     84456     82181     82047     81472     80219     77571     77048     80286     80005     75422     76997     78528     78412 
dram[2]:     87266     86111     85594     83727     84130     82203     86161     81987     79088     76889     81963     82357     79231     76816     80438     78373 
dram[3]:     84472     85081     82976     84593     83511     82225     80321     79238     78530     77491     79119     81069     77466     77463     78727     78487 
dram[4]:     84747     87735     83903     85701     81329     84596     80880     82779     77940     79481     79715     84855     77751     77753     77989     80818 
dram[5]:     84267     85530     83884     82250     81479     83513     80185     79396     77255     77528     79686     80234     75198     76752     77312     78829 
total reads: 7794014
bank skew: 92308/75198 = 1.23
chip skew: 1312456/1283298 = 1.02
number of total write accesses:
dram[0]:     53547     59073     49671     51680     50968     51655     49523     50916     46039     48826     47935     50615     44224     46807     47418     49938 
dram[1]:     51269     54149     48692     51558     50225     49973     49539     48241     45638     45575     47982     48130     43000     44690     48582     48555 
dram[2]:     54909     53317     51794     50102     51956     49989     53971     49831     47155     45339     49621     50073     46604     44444     50411     48625 
dram[3]:     52239     52135     49706     51228     51515     50065     48535     47050     46817     45856     46948     48763     44670     45202     48929     48386 
dram[4]:     52668     54945     50469     52082     49431     52337     48813     50497     46067     47819     47517     52303     45012     45420     48185     50730 
dram[5]:     51358     52717     50351     49132     49152     51377     48048     47393     45408     46118     47405     48040     42700     44402     47185     49273 
total reads: 4715172
bank skew: 59073/42700 = 1.38
chip skew: 798835/770059 = 1.04
average mf latency per bank:
dram[0]:       1332      1655      1034      1174       886       992       880      1078       848       956      1144      1255       972      1055       934      1037
dram[1]:       1304      1317       970       968       832       844       819       831       795       814      1081      1100       918       900       875       910
dram[2]:       1418      1403      1098      1050       948       913       967       896       907       887      1203      1183      1029       967       988       976
dram[3]:       1290      1366       986      1003       846       876       842       853       812       834      1117      1122       933       923       897       921
dram[4]:       1322      1423      1005      1058       879       945       869       933       840       912      1142      1205       964       996       922       992
dram[5]:       1321      1310       967       952       836       849       829       835       802       814      1084      1094       895       895       891       892
maximum mf latency per bank:
dram[0]:       5502      6961      6031      6431      5793      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      5821      5723      5991      6251      5371      5894      5182      5549      5209      5495      5262      5474      5907      5782
dram[2]:       5658      5740      5805      6272      5854      7000      5868      6993      5945      5257      6827      5790      5492      6193      5939      5930
dram[3]:       5538      6431      5607      5701      5638      5832      5767      5686      6023      5660      5920      7132      5870      6857      5528      6911
dram[4]:       5677      5954      5537      6897      5485      6884      5901      6340      5205      5722      6828      5695      5429      6302      5604      5663
dram[5]:       5269      6136      5285      5437      5407      6596      5819      6446      5305      5203      6688      5930      5484      7284      6023      6544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5593201 n_act=1655152 n_pre=1655139 n_req=1594515 n_req_1=802100 n_req_2=496292 n_req_3=296123 n_rd=2624887 n_write=1544783 bw_util=0.4798 bw_util_1=0.2454 bw_util_2=0.1518 bw_util_3=0.08252 blp=10.210299 blp_1= 4.065555 blp_2= 2.769727 blp_3= 1.969286
 n_activity=13050635 dram_eff=0.4806 dram_eff_1=0.2458 dram_eff_2=0.1521 dram_eff_3=0.08266
bk0: 171226a 4941484i bk1: 184611a 3979621i bk2: 165644a 4876061i bk3: 170468a 4457335i bk4: 166332a 4494552i bk5: 167798a 4204614i bk6: 163050a 4364011i bk7: 166686a 3985785i bk8: 155544a 5853947i bk9: 161006a 5300522i bk10: 160244a 5246819i bk11: 165650a 4714683i bk12: 153506a 5402830i bk13: 158430a 4902941i bk14: 154740a 4896453i bk15: 159952a 4389935i 
bw_dist = 0.245	0.152	0.083	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3215
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5788256 n_act=1606163 n_pre=1606154 n_req=1569686 n_req_1=802100 n_req_2=472498 n_req_3=295088 n_rd=2574337 n_write=1498252 bw_util=0.4721 bw_util_1=0.2454 bw_util_2=0.1446 bw_util_3=0.08213 blp=9.872939 blp_1= 4.085892 blp_2= 2.706936 blp_3= 1.932880
 n_activity=12974052 dram_eff=0.4757 dram_eff_1=0.2473 dram_eff_2=0.1457 dram_eff_3=0.08276
bk0: 167532a 5315840i bk1: 173652a 4732587i bk2: 163892a 5150120i bk3: 168912a 4674332i bk4: 164358a 4774199i bk5: 164092a 4626876i bk6: 162942a 4535368i bk7: 160432a 4547148i bk8: 155142a 5963563i bk9: 154096a 5858899i bk10: 160572a 5362188i bk11: 160009a 5213102i bk12: 150842a 5680979i bk13: 153990a 5356526i bk14: 157054a 4881201i bk15: 156820a 4737623i 
bw_dist = 0.245	0.145	0.082	0.520	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3557
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5600490 n_act=1652683 n_pre=1652668 n_req=1595108 n_req_1=802108 n_req_2=494713 n_req_3=298287 n_rd=2624646 n_write=1542675 bw_util=0.4799 bw_util_1=0.2454 bw_util_2=0.1514 bw_util_3=0.08307 blp=10.198872 blp_1= 4.064796 blp_2= 2.764315 blp_3= 1.972824
 n_activity=13045322 dram_eff=0.4809 dram_eff_1=0.2459 dram_eff_2=0.1517 dram_eff_3=0.08325
bk0: 174532a 4740691i bk1: 172222a 4675334i bk2: 171188a 4627638i bk3: 167454a 4682243i bk4: 168256a 4353967i bk5: 164402a 4480249i bk6: 172322a 3812970i bk7: 163974a 4175139i bk8: 158176a 5677690i bk9: 153776a 5762113i bk10: 163926a 5012063i bk11: 164710a 4800784i bk12: 158456a 5080063i bk13: 153632a 5251035i bk14: 160874a 4490750i bk15: 156746a 4602267i 
bw_dist = 0.245	0.151	0.083	0.518	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2897
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5767970 n_act=1610519 n_pre=1610505 n_req=1573362 n_req_1=802108 n_req_2=474461 n_req_3=296793 n_rd=2581517 n_write=1502651 bw_util=0.4732 bw_util_1=0.2454 bw_util_2=0.1452 bw_util_3=0.08264 blp=9.902693 blp_1= 4.085773 blp_2= 2.708452 blp_3= 1.946238
 n_activity=12983708 dram_eff=0.4765 dram_eff_1=0.2471 dram_eff_2=0.1462 dram_eff_3=0.08321
bk0: 168944a 5202629i bk1: 170162a 4968035i bk2: 165952a 5067104i bk3: 169186a 4705113i bk4: 167022a 4596762i bk5: 164450a 4585070i bk6: 160641a 4652141i bk7: 158474a 4705798i bk8: 157060a 5845721i bk9: 154980a 5768181i bk10: 158234a 5490790i bk11: 162132a 5066493i bk12: 154930a 5432974i bk13: 154924a 5252124i bk14: 157452a 4847535i bk15: 156974a 4725156i 
bw_dist = 0.245	0.145	0.083	0.520	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.469
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5635050 n_act=1643887 n_pre=1643875 n_req=1591296 n_req_1=802086 n_req_2=490032 n_req_3=299178 n_rd=2615914 n_write=1534436 bw_util=0.4786 bw_util_1=0.2454 bw_util_2=0.1499 bw_util_3=0.08326 blp=10.129719 blp_1= 4.066277 blp_2= 2.752407 blp_3= 1.976434
 n_activity=13035754 dram_eff=0.48 dram_eff_1=0.2461 dram_eff_2=0.1504 dram_eff_3=0.0835
bk0: 169492a 5064680i bk1: 175468a 4509437i bk2: 167798a 4857752i bk3: 171402a 4460142i bk4: 162658a 4737885i bk5: 169192a 4186941i bk6: 161758a 4513439i bk7: 165556a 4121136i bk8: 155880a 5859935i bk9: 158960a 5460145i bk10: 159426a 5319420i bk11: 169708a 4552615i bk12: 155502a 5312891i bk13: 155500a 5161401i bk14: 155978a 4840331i bk15: 161636a 4308528i 
bw_dist = 0.245	0.150	0.083	0.519	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0891
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13073162 n_nop=5821686 n_act=1598250 n_pre=1598242 n_req=1564159 n_req_1=802097 n_req_2=468936 n_req_3=293126 n_rd=2566560 n_write=1488424 bw_util=0.4707 bw_util_1=0.2454 bw_util_2=0.1435 bw_util_3=0.08178 blp=9.799007 blp_1= 4.084768 blp_2= 2.688838 blp_3= 1.931764
 n_activity=12965729 dram_eff=0.4746 dram_eff_1=0.2475 dram_eff_2=0.1447 dram_eff_3=0.08246
bk0: 168532a 5295069i bk1: 171058a 4929251i bk2: 167768a 4977011i bk3: 164498a 5012091i bk4: 162958a 4898849i bk5: 167020a 4499423i bk6: 160370a 4768955i bk7: 158788a 4699805i bk8: 154508a 6004781i bk9: 155054a 5799595i bk10: 159366a 5455298i bk11: 160466a 5234552i bk12: 150394a 5730500i bk13: 153502a 5410218i bk14: 154620a 5082543i bk15: 157658a 4686579i 
bw_dist = 0.245	0.143	0.082	0.521	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 807659, Miss = 645165, Miss_rate = 0.799, Pending_hits = 3573, Reservation_fails = 342880
L2_cache_bank[1]: Access = 860818, Miss = 667321, Miss_rate = 0.775, Pending_hits = 4439, Reservation_fails = 600381
L2_cache_bank[2]: Access = 805543, Miss = 641182, Miss_rate = 0.796, Pending_hits = 3219, Reservation_fails = 413597
L2_cache_bank[3]: Access = 818056, Miss = 646016, Miss_rate = 0.790, Pending_hits = 3630, Reservation_fails = 474658
L2_cache_bank[4]: Access = 830163, Miss = 663886, Miss_rate = 0.800, Pending_hits = 4274, Reservation_fails = 489529
L2_cache_bank[5]: Access = 819101, Miss = 648477, Miss_rate = 0.792, Pending_hits = 3823, Reservation_fails = 416892
L2_cache_bank[6]: Access = 808081, Miss = 645129, Miss_rate = 0.798, Pending_hits = 3403, Reservation_fails = 406828
L2_cache_bank[7]: Access = 816513, Miss = 645655, Miss_rate = 0.791, Pending_hits = 3617, Reservation_fails = 458219
L2_cache_bank[8]: Access = 806906, Miss = 644264, Miss_rate = 0.798, Pending_hits = 3335, Reservation_fails = 343477
L2_cache_bank[9]: Access = 826700, Miss = 663731, Miss_rate = 0.803, Pending_hits = 4303, Reservation_fails = 557662
L2_cache_bank[10]: Access = 801717, Miss = 639269, Miss_rate = 0.797, Pending_hits = 3218, Reservation_fails = 370633
L2_cache_bank[11]: Access = 803830, Miss = 644035, Miss_rate = 0.801, Pending_hits = 3348, Reservation_fails = 435009
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 807659, Miss = 645165 (0.799), PendingHit = 3573 (0.00442)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 860818, Miss = 667321 (0.775), PendingHit = 4439 (0.00516)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 805543, Miss = 641182 (0.796), PendingHit = 3219 (0.004)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 818056, Miss = 646016 (0.79), PendingHit = 3630 (0.00444)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 830163, Miss = 663886 (0.8), PendingHit = 4274 (0.00515)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 819101, Miss = 648477 (0.792), PendingHit = 3823 (0.00467)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 808081, Miss = 645129 (0.798), PendingHit = 3403 (0.00421)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 816513, Miss = 645655 (0.791), PendingHit = 3617 (0.00443)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 806906, Miss = 644264 (0.798), PendingHit = 3335 (0.00413)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 826700, Miss = 663731 (0.803), PendingHit = 4303 (0.00521)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 801717, Miss = 639269 (0.797), PendingHit = 3218 (0.00401)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 803830, Miss = 644035 (0.801), PendingHit = 3348 (0.00417)
L2 Cache Total Miss Rate = 0.795
Stream 1: L2 Cache Miss Rate = 0.946
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.795
Stream 1: Accesses  = 5141087
Stream 1: Misses  = 4864690
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 9805087
Stream 3: Misses  = 7794130
Stream 1+2: Accesses  = 5141087
Stream 1+2: Misses  = 4864690
Stream 1+2+3: Accesses  = 14946174
Stream 1+2+3: Misses  = 12658820
Total Accesses  = 9805087
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	82.867
CORE_L2MPKI_21	84.591
CORE_L2MPKI_22	83.252
CORE_L2MPKI_23	85.159
CORE_L2MPKI_24	84.812
CORE_L2MPKI_25	83.878
CORE_L2MPKI_26	86.201
CORE_L2MPKI_27	86.255
CORE_L2MPKI_28	85.394
CORE_L2MPKI_29	85.301
CORE_L2MPKI_30	85.816
CORE_L2MPKI_31	85.051
CORE_L2MPKI_32	85.794
CORE_L2MPKI_33	86.516
CORE_L2MPKI_34	85.018
CORE_L2MPKI_35	85.652
CORE_L2MPKI_36	85.276
CORE_L2MPKI_37	84.512
CORE_L2MPKI_38	83.876
CORE_L2MPKI_39	85.623
CORE_L2MPKI_40	40.286
CORE_L2MPKI_41	37.829
CORE_L2MPKI_42	38.497
CORE_L2MPKI_43	40.754
CORE_L2MPKI_44	37.337
CORE_L2MPKI_45	39.723
CORE_L2MPKI_46	37.752
CORE_L2MPKI_47	37.482
CORE_L2MPKI_48	37.931
CORE_L2MPKI_49	39.946
CORE_L2MPKI_50	39.122
CORE_L2MPKI_51	37.907
CORE_L2MPKI_52	40.678
CORE_L2MPKI_53	41.653
CORE_L2MPKI_54	37.994
CORE_L2MPKI_55	37.330
CORE_L2MPKI_56	37.754
CORE_L2MPKI_57	37.504
CORE_L2MPKI_58	37.330
CORE_L2MPKI_59	37.644
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 85.042
Avg_MPKI_Stream3= 38.623
MISSES-CORES
CORE_MISSES_0	171847
CORE_MISSES_1	169931
CORE_MISSES_2	172542
CORE_MISSES_3	171246
CORE_MISSES_4	173752
CORE_MISSES_5	172455
CORE_MISSES_6	175743
CORE_MISSES_7	169943
CORE_MISSES_8	175781
CORE_MISSES_9	173882
CORE_MISSES_10	173841
CORE_MISSES_11	169342
CORE_MISSES_12	169983
CORE_MISSES_13	173162
CORE_MISSES_14	171224
CORE_MISSES_15	168001
CORE_MISSES_16	171280
CORE_MISSES_17	171181
CORE_MISSES_18	172543
CORE_MISSES_19	169920
CORE_MISSES_20	137230
CORE_MISSES_21	143139
CORE_MISSES_22	132694
CORE_MISSES_23	144367
CORE_MISSES_24	138172
CORE_MISSES_25	139951
CORE_MISSES_26	149472
CORE_MISSES_27	153862
CORE_MISSES_28	141289
CORE_MISSES_29	146915
CORE_MISSES_30	148353
CORE_MISSES_31	142064
CORE_MISSES_32	152828
CORE_MISSES_33	151232
CORE_MISSES_34	145026
CORE_MISSES_35	149371
CORE_MISSES_36	151278
CORE_MISSES_37	146178
CORE_MISSES_38	141739
CORE_MISSES_39	141874
CORE_MISSES_40	79031
CORE_MISSES_41	70199
CORE_MISSES_42	71330
CORE_MISSES_43	79433
CORE_MISSES_44	70197
CORE_MISSES_45	75548
CORE_MISSES_46	70993
CORE_MISSES_47	69937
CORE_MISSES_48	69245
CORE_MISSES_49	77782
CORE_MISSES_50	73060
CORE_MISSES_51	71017
CORE_MISSES_52	78531
CORE_MISSES_53	83765
CORE_MISSES_54	70029
CORE_MISSES_55	68877
CORE_MISSES_56	70840
CORE_MISSES_57	69905
CORE_MISSES_58	68741
CORE_MISSES_59	71037
L2_MISSES = 7794130
L2_total_cache_accesses = 9805087
L2_total_cache_misses = 7794130
L2_total_cache_miss_rate = 0.7949
L2_total_cache_pending_hits = 44182
L2_total_cache_reservation_fails = 5309765
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1583364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6114594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4162004
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14911
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1679203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1121620
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2215
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 394
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 332
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26041
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30422120
icnt_total_pkts_simt_to_mem=19468429
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     218.0117
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.0684
gpu_tot_sim_cycle_stream_1 = 10776397
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 10776397
gpu_sim_insn_1 = 2349381120
gpu_sim_insn_2 = 37237536
gpu_sim_insn_3 = 43843081
gpu_sim_cycle = 10776398
gpu_sim_insn = 2430461737
gpu_ipc =     225.5356
gpu_tot_sim_cycle = 10776398
gpu_tot_sim_insn = 2430461737
gpu_tot_ipc =     225.5356
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 46408513
gpu_stall_icnt2sh    = 2010507
gpu_total_sim_rate=135673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40265193
	L1I_total_cache_misses = 48140
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 197933
L1D_cache:
	L1D_cache_core[0]: Access = 186800, Miss = 186800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9661102
	L1D_cache_core[1]: Access = 185560, Miss = 185560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9584703
	L1D_cache_core[2]: Access = 187540, Miss = 187540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9502611
	L1D_cache_core[3]: Access = 186860, Miss = 186860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9649696
	L1D_cache_core[4]: Access = 190020, Miss = 190020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9531514
	L1D_cache_core[5]: Access = 188060, Miss = 188060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9580418
	L1D_cache_core[6]: Access = 190700, Miss = 190700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9600038
	L1D_cache_core[7]: Access = 185560, Miss = 185560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9591373
	L1D_cache_core[8]: Access = 190100, Miss = 190100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9591137
	L1D_cache_core[9]: Access = 190160, Miss = 190160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9593145
	L1D_cache_core[10]: Access = 189460, Miss = 189460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9598122
	L1D_cache_core[11]: Access = 184320, Miss = 184320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9558683
	L1D_cache_core[12]: Access = 186920, Miss = 186920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9599086
	L1D_cache_core[13]: Access = 188780, Miss = 188780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9614851
	L1D_cache_core[14]: Access = 187480, Miss = 187480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9569083
	L1D_cache_core[15]: Access = 184260, Miss = 184260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9625014
	L1D_cache_core[16]: Access = 187560, Miss = 187560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9529280
	L1D_cache_core[17]: Access = 186800, Miss = 186800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9570710
	L1D_cache_core[18]: Access = 187500, Miss = 187500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9547925
	L1D_cache_core[19]: Access = 185560, Miss = 185560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9519846
	L1D_cache_core[20]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 194, Miss = 194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 194, Miss = 194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 202, Miss = 202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 194, Miss = 194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 216533, Miss = 169238, Miss_rate = 0.782, Pending_hits = 11933, Reservation_fails = 8837541
	L1D_cache_core[41]: Access = 196880, Miss = 151900, Miss_rate = 0.772, Pending_hits = 11075, Reservation_fails = 8238222
	L1D_cache_core[42]: Access = 196631, Miss = 152672, Miss_rate = 0.776, Pending_hits = 10698, Reservation_fails = 8249738
	L1D_cache_core[43]: Access = 208727, Miss = 163645, Miss_rate = 0.784, Pending_hits = 11418, Reservation_fails = 8763755
	L1D_cache_core[44]: Access = 197502, Miss = 152900, Miss_rate = 0.774, Pending_hits = 10851, Reservation_fails = 8273319
	L1D_cache_core[45]: Access = 205391, Miss = 160754, Miss_rate = 0.783, Pending_hits = 11346, Reservation_fails = 8586979
	L1D_cache_core[46]: Access = 197819, Miss = 153346, Miss_rate = 0.775, Pending_hits = 10791, Reservation_fails = 8357044
	L1D_cache_core[47]: Access = 195734, Miss = 151944, Miss_rate = 0.776, Pending_hits = 10779, Reservation_fails = 8217555
	L1D_cache_core[48]: Access = 193470, Miss = 150299, Miss_rate = 0.777, Pending_hits = 10581, Reservation_fails = 8097956
	L1D_cache_core[49]: Access = 205659, Miss = 161499, Miss_rate = 0.785, Pending_hits = 11382, Reservation_fails = 8687164
	L1D_cache_core[50]: Access = 198852, Miss = 155736, Miss_rate = 0.783, Pending_hits = 11144, Reservation_fails = 8420272
	L1D_cache_core[51]: Access = 198573, Miss = 154313, Miss_rate = 0.777, Pending_hits = 10954, Reservation_fails = 8386538
	L1D_cache_core[52]: Access = 207408, Miss = 161891, Miss_rate = 0.781, Pending_hits = 11473, Reservation_fails = 8734975
	L1D_cache_core[53]: Access = 222354, Miss = 172662, Miss_rate = 0.777, Pending_hits = 12288, Reservation_fails = 9129099
	L1D_cache_core[54]: Access = 192905, Miss = 151100, Miss_rate = 0.783, Pending_hits = 10619, Reservation_fails = 8090876
	L1D_cache_core[55]: Access = 194643, Miss = 150968, Miss_rate = 0.776, Pending_hits = 10536, Reservation_fails = 8253282
	L1D_cache_core[56]: Access = 197042, Miss = 152838, Miss_rate = 0.776, Pending_hits = 10900, Reservation_fails = 8245357
	L1D_cache_core[57]: Access = 195676, Miss = 151599, Miss_rate = 0.775, Pending_hits = 10896, Reservation_fails = 8204362
	L1D_cache_core[58]: Access = 191769, Miss = 149688, Miss_rate = 0.781, Pending_hits = 10481, Reservation_fails = 8189901
	L1D_cache_core[59]: Access = 197668, Miss = 153755, Miss_rate = 0.778, Pending_hits = 10748, Reservation_fails = 8321579
	L1D_total_cache_accesses = 7765104
	L1D_total_cache_misses = 6876615
	L1D_total_cache_miss_rate = 0.8856
	L1D_total_cache_pending_hits = 220893
	L1D_total_cache_reservation_fails = 359916998
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 573098
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 657638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 220494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4633969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 293366774
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 571498
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2242646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66550224
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40217053
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48140
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 197933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
242528, 242528, 242528, 242528, 232638, 232638, 232638, 232638, 229309, 229309, 229309, 229309, 210402, 210402, 210402, 210402, 
gpgpu_n_tot_thrd_icount = 2534417472
gpgpu_n_tot_w_icount = 79200546
gpgpu_n_stall_shd_mem = 578265982
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8398996
gpgpu_n_mem_write_global = 2252919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 81584455
gpgpu_n_store_insn = 49198501
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10140071
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 578258685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:870445954	W0_Idle:247470124	W0_Scoreboard:96050738	W1:697639	W2:583455	W3:613033	W4:538241	W5:401637	W6:233070	W7:138258	W8:60278	W9:23877	W10:12255	W11:4668	W12:5433	W13:3234	W14:4752	W15:3894	W16:5850	W17:8769	W18:11832	W19:28380	W20:34341	W21:56631	W22:81909	W23:76923	W24:84456	W25:81513	W26:66348	W27:36666	W28:16878	W29:6402	W30:2328	W31:0	W32:75277994
Warp Occupancy Distribution:
Stall:437871424	W0_Idle:68709320	W0_Scoreboard:65961553	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:74041583
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061246
warp_utilization1: 0.114512
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37071344 {8:4633918,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 234143256 {40:752571,72:108,136:1500240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 151277552 {40:3755106,72:4420,136:5552,}
traffic_breakdown_coretomem[INST_ACC_R] = 26600 {8:3325,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 630174904 {136:4633639,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18022016 {8:2252752,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 151260392 {40:3754677,72:4420,136:5552,}
traffic_breakdown_memtocore[INST_ACC_R] = 452200 {136:3325,}
maxmrqlatency = 1325 
maxdqlatency = 0 
maxmflatency = 7560 
averagemflatency = 1288 
averagemflatency_1 = 1235 
averagemflatency_3 = 1346 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 10776397 
mrq_lat_table:3891976 	128520 	225604 	459522 	1237841 	2136377 	2795300 	2157138 	565551 	13573 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144791 	640552 	3273545 	5360031 	1220552 	11628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57819 	152572 	583407 	636100 	700759 	1644058 	3651272 	2823514 	401836 	3533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6517812 	1775498 	102616 	2421 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	845869 	454206 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	68 	1034 	20449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        24        24        26        30        32        19        38        40        20        34        32        32        24        54 
dram[1]:        15        22        24        20        40        34        30        23        34        36        36        30        32        32        28        40 
dram[2]:        24        32        32        28        16        34        28        24        37        40        44        18        32        32        28        40 
dram[3]:        24        21        36        36        38        40        38        28        44        18        44        18        32        32        48        35 
dram[4]:        22        30        24        36        46        20        28        36        44        34        44        22        32        32        42        32 
dram[5]:        20        26        34        32        50        28        22        38        17        40        40        24        32        30        42        32 
maximum service time to same row:
dram[0]:      1066      1601      1139      1235      2307      1863      1686      1803      2310      2272      1269      1601      1264      1182      1399      1635 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1154 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1470      1098      1614      1458      1162      1177 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1376      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1150      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1520      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.293131  1.283512  1.277210  1.267539  1.291813  1.286624  1.276842  1.265990  1.247086  1.236694  1.263788  1.256734  1.268470  1.260589  1.300700  1.298628 
dram[1]:  1.290979  1.287373  1.279896  1.284098  1.299260  1.296686  1.280388  1.277787  1.248894  1.254966  1.268731  1.271731  1.274685  1.276437  1.306563  1.308841 
dram[2]:  1.283465  1.283539  1.272588  1.276953  1.284883  1.295053  1.279616  1.270878  1.237817  1.248996  1.257025  1.262448  1.263185  1.271222  1.295859  1.311594 
dram[3]:  1.293932  1.290240  1.282230  1.278221  1.297596  1.294335  1.279106  1.280073  1.248937  1.252479  1.272828  1.270144  1.271376  1.273810  1.308611  1.310782 
dram[4]:  1.288560  1.283568  1.273981  1.277675  1.292692  1.288967  1.277357  1.273431  1.246381  1.244555  1.264804  1.261904  1.268596  1.269885  1.307928  1.302085 
dram[5]:  1.288264  1.294892  1.273830  1.281670  1.293043  1.300611  1.282632  1.277327  1.246857  1.254317  1.272343  1.274103  1.276140  1.275189  1.309843  1.312068 
average row locality = 13611464/10648317 = 1.278274
average row locality_1 = 10190059/8090847 = 1.259455
average row locality_2 = 3421405/2557470 = 1.337808
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     92686     99170     89624     91936     90419     91104     88747     90553     84854     87613     87283     89891     83351     85850     83953     86505 
dram[1]:     90736     93792     88807     91322     89554     89376     88705     87574     84862     84319     87610     87308     82166     84068     84956     85117 
dram[2]:     94349     93049     92401     90621     91386     89282     93391     89343     86214     83782     89063     89573     85933     83395     86861     84958 
dram[3]:     91540     92022     89824     91435     90912     89482     87958     86634     85931     84681     86688     88382     84394     84325     85222     85069 
dram[4]:     91726     94788     90617     92546     88500     91973     88097     90089     85090     86769     86934     91990     84242     84467     84637     87516 
dram[5]:     91057     92506     90455     89128     88717     90894     87421     86899     84441     84921     86871     87492     81979     83416     83880     85575 
total reads: 8467544
bank skew: 99170/81979 = 1.21
chip skew: 1423601/1395652 = 1.02
number of total write accesses:
dram[0]:     57754     63279     54043     55968     55730     56458     54126     55482     50703     53521     52656     55349     48288     50929     51576     54027 
dram[1]:     55399     58324     53072     56009     54991     54850     54007     52681     50377     50251     52742     52842     47124     48864     52646     52755 
dram[2]:     59274     57555     56278     54589     56770     54725     58549     54436     51888     49929     54261     54871     50804     48629     54538     52821 
dram[3]:     56544     56305     54191     55633     56421     54815     53138     51642     51597     50599     51844     53471     48939     49318     53000     52492 
dram[4]:     56872     59314     54828     56551     54115     57294     53378     55100     50864     52656     52183     57003     49044     49596     52392     54966 
dram[5]:     55398     56975     54619     53496     53926     56278     52569     51952     50050     50924     52007     52761     46818     48501     51323     53558 
total reads: 5144000
bank skew: 63279/46818 = 1.35
chip skew: 869917/841155 = 1.03
average mf latency per bank:
dram[0]:       1331      1633      1014      1145       893       990       883      1071       845       943      1116      1217       957      1033       923      1018
dram[1]:       1306      1322       958       956       847       860       832       846       799       819      1060      1079       909       897       870       904
dram[2]:       1412      1400      1075      1030       952       919       965       900       900       880      1174      1153      1012       952       975       963
dram[3]:       1301      1373       980       992       875       894       873       868       829       838      1106      1104       934       920       900       918
dram[4]:       1327      1427       992      1043       892       957       880       940       842       912      1120      1182       955       987       918       986
dram[5]:       1325      1310       952       943       849       864       838       849       804       817      1063      1074       887       903       885       887
maximum mf latency per bank:
dram[0]:       5502      6961      6031      6431      6010      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      7080      5723      5991      6251      6075      5894      6058      5549      5461      5495      5262      5647      5907      5782
dram[2]:       5658      5740      5805      6272      5854      7000      5868      7156      5945      5269      6827      5790      5492      6193      5939      5930
dram[3]:       6267      6431      6815      5701      6106      5832      6960      5686      6516      5879      5920      7132      5870      6857      5768      6911
dram[4]:       5677      6060      5537      6897      5485      6884      5901      7560      5205      5722      6828      5704      5430      6302      5604      5663
dram[5]:       5269      6136      5755      5437      6638      6596      5819      6446      5989      5884      6688      5930      5484      7284      6023      6544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6091978 n_act=1800946 n_pre=1800932 n_req=1729380 n_req_1=875016 n_req_2=541945 n_req_3=312419 n_rd=2847044 n_write=1683945 bw_util=0.4784 bw_util_1=0.2461 bw_util_2=0.1524 bw_util_3=0.08 blp=10.206470 blp_1= 4.080805 blp_2= 2.778034 blp_3= 1.955440
 n_activity=14196741 dram_eff=0.4794 dram_eff_1=0.2465 dram_eff_2=0.1527 dram_eff_3=0.08016
bk0: 185370a 5429172i bk1: 198340a 4453736i bk2: 179248a 5334418i bk3: 183872a 4908712i bk4: 180834a 4870191i bk5: 182204a 4568653i bk6: 177488a 4725176i bk7: 181100a 4336751i bk8: 169708a 6316612i bk9: 175224a 5730344i bk10: 174564a 5663936i bk11: 179778a 5119519i bk12: 166700a 5861198i bk13: 171700a 5340372i bk14: 167906a 5330517i bk15: 173008a 4820887i 
bw_dist = 0.246	0.152	0.080	0.520	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2784
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6280312 n_act=1753200 n_pre=1753188 n_req=1706502 n_req_1=875020 n_req_2=518204 n_req_3=313278 n_rd=2800519 n_write=1637626 bw_util=0.472 bw_util_1=0.2461 bw_util_2=0.1457 bw_util_3=0.08019 blp=9.907419 blp_1= 4.099613 blp_2= 2.720376 blp_3= 1.925724
 n_activity=14122964 dram_eff=0.4754 dram_eff_1=0.2478 dram_eff_2=0.1468 dram_eff_3=0.08077
bk0: 181472a 5808919i bk1: 187584a 5206228i bk2: 177614a 5593566i bk3: 182644a 5097624i bk4: 179108a 5137292i bk5: 178744a 4969770i bk6: 177410a 4899548i bk7: 175146a 4889985i bk8: 169724a 6406386i bk9: 168638a 6283928i bk10: 175214a 5763643i bk11: 174612a 5598668i bk12: 164332a 6124877i bk13: 168135a 5771354i bk14: 169910a 5323779i bk15: 170232a 5145222i 
bw_dist = 0.246	0.146	0.080	0.521	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4224
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6095807 n_act=1799266 n_pre=1799254 n_req=1730106 n_req_1=875028 n_req_2=541122 n_req_3=313956 n_rd=2847180 n_write=1683338 bw_util=0.4786 bw_util_1=0.2461 bw_util_2=0.1522 bw_util_3=0.08034 blp=10.204474 blp_1= 4.081287 blp_2= 2.776120 blp_3= 1.958052
 n_activity=14191342 dram_eff=0.4797 dram_eff_1=0.2466 dram_eff_2=0.1525 dram_eff_3=0.08053
bk0: 188698a 5210562i bk1: 186096a 5142346i bk2: 184801a 5071319i bk3: 181242a 5106287i bk4: 182772a 4719400i bk5: 178560a 4857898i bk6: 186780a 4173684i bk7: 178684a 4510061i bk8: 172426a 6127328i bk9: 167564a 6211053i bk10: 178122a 5435700i bk11: 179145a 5191463i bk12: 171864a 5517423i bk13: 166788a 5684485i bk14: 173722a 4924372i bk15: 169916a 5017812i 
bw_dist = 0.246	0.152	0.080	0.519	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2657
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6254123 n_act=1759123 n_pre=1759112 n_req=1710872 n_req_1=875028 n_req_2=520884 n_req_3=314960 n_rd=2808960 n_write=1643527 bw_util=0.4732 bw_util_1=0.2461 bw_util_2=0.1465 bw_util_3=0.08064 blp=9.945132 blp_1= 4.098829 blp_2= 2.726460 blp_3= 1.941701
 n_activity=14134182 dram_eff=0.4762 dram_eff_1=0.2476 dram_eff_2=0.1474 dram_eff_3=0.08116
bk0: 183080a 5675671i bk1: 184044a 5438419i bk2: 179646a 5507708i bk3: 182866a 5137501i bk4: 181822a 4944148i bk5: 178960a 4936252i bk6: 175904a 4980990i bk7: 173266a 5028462i bk8: 171862a 6269215i bk9: 169360a 6185161i bk10: 173376a 5861881i bk11: 176760a 5451996i bk12: 168786a 5844915i bk13: 168648a 5673615i bk14: 170444a 5277717i bk15: 170136a 5138819i 
bw_dist = 0.246	0.146	0.081	0.520	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5437
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6127450 n_act=1791128 n_pre=1791114 n_req=1727107 n_req_1=875004 n_req_2=536402 n_req_3=315701 n_rd=2839956 n_write=1675197 bw_util=0.4776 bw_util_1=0.246 bw_util_2=0.1508 bw_util_3=0.08075 blp=10.148459 blp_1= 4.083129 blp_2= 2.765947 blp_3= 1.963833
 n_activity=14182449 dram_eff=0.4791 dram_eff_1=0.2468 dram_eff_2=0.1513 dram_eff_3=0.08099
bk0: 183452a 5548876i bk1: 189574a 4954349i bk2: 181232a 5310572i bk3: 185092a 4878945i bk4: 177000a 5119262i bk5: 183944a 4522234i bk6: 176194a 4868178i bk7: 180178a 4458659i bk8: 170180a 6295808i bk9: 173538a 5866897i bk10: 173868a 5731712i bk11: 183980a 4951113i bk12: 168484a 5774781i bk13: 168934a 5584344i bk14: 169274a 5257659i bk15: 175032a 4705850i 
bw_dist = 0.246	0.151	0.081	0.519	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0914
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6316621 n_act=1744625 n_pre=1744612 n_req=1700247 n_req_1=875012 n_req_2=514608 n_req_3=310627 n_rd=2791266 n_write=1627721 bw_util=0.4704 bw_util_1=0.2461 bw_util_2=0.1447 bw_util_3=0.07967 blp=9.833418 blp_1= 4.098020 blp_2= 2.704348 blp_3= 1.923180
 n_activity=14113568 dram_eff=0.4741 dram_eff_1=0.248 dram_eff_2=0.1458 dram_eff_3=0.0803
bk0: 182114a 5809807i bk1: 185010a 5400626i bk2: 180910a 5453247i bk3: 178252a 5445585i bk4: 177432a 5280038i bk5: 181786a 4845334i bk6: 174838a 5129080i bk7: 173794a 5038902i bk8: 168876a 6452275i bk9: 169840a 6211556i bk10: 173736a 5874102i bk11: 174984a 5629377i bk12: 163958a 6171569i bk13: 166832a 5847526i bk14: 167756a 5515620i bk15: 171148a 5089223i 
bw_dist = 0.246	0.145	0.080	0.522	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 877836, Miss = 700929, Miss_rate = 0.798, Pending_hits = 3900, Reservation_fails = 376994
L2_cache_bank[1]: Access = 931789, Miss = 722634, Miss_rate = 0.776, Pending_hits = 4754, Reservation_fails = 632684
L2_cache_bank[2]: Access = 876125, Miss = 697411, Miss_rate = 0.796, Pending_hits = 3507, Reservation_fails = 453727
L2_cache_bank[3]: Access = 889879, Miss = 702888, Miss_rate = 0.790, Pending_hits = 3980, Reservation_fails = 519514
L2_cache_bank[4]: Access = 900090, Miss = 719601, Miss_rate = 0.799, Pending_hits = 4607, Reservation_fails = 520077
L2_cache_bank[5]: Access = 889501, Miss = 704007, Miss_rate = 0.791, Pending_hits = 4126, Reservation_fails = 445947
L2_cache_bank[6]: Access = 879275, Miss = 702484, Miss_rate = 0.799, Pending_hits = 3702, Reservation_fails = 445200
L2_cache_bank[7]: Access = 887803, Miss = 702045, Miss_rate = 0.791, Pending_hits = 3960, Reservation_fails = 497454
L2_cache_bank[8]: Access = 876753, Miss = 699845, Miss_rate = 0.798, Pending_hits = 3631, Reservation_fails = 369961
L2_cache_bank[9]: Access = 897184, Miss = 720140, Miss_rate = 0.803, Pending_hits = 4626, Reservation_fails = 596348
L2_cache_bank[10]: Access = 872348, Miss = 694833, Miss_rate = 0.797, Pending_hits = 3491, Reservation_fails = 403542
L2_cache_bank[11]: Access = 876061, Miss = 700844, Miss_rate = 0.800, Pending_hits = 3678, Reservation_fails = 481711
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 877836, Miss = 700929 (0.798), PendingHit = 3900 (0.00444)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 931789, Miss = 722634 (0.776), PendingHit = 4754 (0.0051)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 876125, Miss = 697411 (0.796), PendingHit = 3507 (0.004)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 889879, Miss = 702888 (0.79), PendingHit = 3980 (0.00447)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 900090, Miss = 719601 (0.799), PendingHit = 4607 (0.00512)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 889501, Miss = 704007 (0.791), PendingHit = 4126 (0.00464)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 879275, Miss = 702484 (0.799), PendingHit = 3702 (0.00421)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 887803, Miss = 702045 (0.791), PendingHit = 3960 (0.00446)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 876753, Miss = 699845 (0.798), PendingHit = 3631 (0.00414)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 897184, Miss = 720140 (0.803), PendingHit = 4626 (0.00516)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 872348, Miss = 694833 (0.797), PendingHit = 3491 (0.004)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 876061, Miss = 700844 (0.8), PendingHit = 3678 (0.0042)
L2 Cache Total Miss Rate = 0.795
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.795
Stream 1: Accesses  = 5615844
Stream 1: Misses  = 5315668
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 10654644
Stream 3: Misses  = 8467661
Stream 1+2: Accesses  = 5615844
Stream 1+2: Misses  = 5315668
Stream 1+2+3: Accesses  = 16270488
Stream 1+2+3: Misses  = 13783329
Total Accesses  = 10654644
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	83.229
CORE_L2MPKI_21	84.893
CORE_L2MPKI_22	83.647
CORE_L2MPKI_23	85.270
CORE_L2MPKI_24	85.113
CORE_L2MPKI_25	84.286
CORE_L2MPKI_26	86.270
CORE_L2MPKI_27	86.211
CORE_L2MPKI_28	85.698
CORE_L2MPKI_29	85.359
CORE_L2MPKI_30	86.013
CORE_L2MPKI_31	85.163
CORE_L2MPKI_32	85.903
CORE_L2MPKI_33	86.438
CORE_L2MPKI_34	85.248
CORE_L2MPKI_35	85.663
CORE_L2MPKI_36	85.328
CORE_L2MPKI_37	84.506
CORE_L2MPKI_38	84.079
CORE_L2MPKI_39	85.710
CORE_L2MPKI_40	37.551
CORE_L2MPKI_41	34.061
CORE_L2MPKI_42	35.002
CORE_L2MPKI_43	37.267
CORE_L2MPKI_44	34.298
CORE_L2MPKI_45	36.677
CORE_L2MPKI_46	34.390
CORE_L2MPKI_47	34.174
CORE_L2MPKI_48	34.567
CORE_L2MPKI_49	36.358
CORE_L2MPKI_50	35.422
CORE_L2MPKI_51	34.357
CORE_L2MPKI_52	36.813
CORE_L2MPKI_53	37.862
CORE_L2MPKI_54	34.636
CORE_L2MPKI_55	34.089
CORE_L2MPKI_56	34.516
CORE_L2MPKI_57	33.905
CORE_L2MPKI_58	33.828
CORE_L2MPKI_59	34.172
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 85.201
Avg_MPKI_Stream3= 35.197
MISSES-CORES
CORE_MISSES_0	186832
CORE_MISSES_1	185572
CORE_MISSES_2	187542
CORE_MISSES_3	186866
CORE_MISSES_4	190034
CORE_MISSES_5	188075
CORE_MISSES_6	190703
CORE_MISSES_7	185563
CORE_MISSES_8	190102
CORE_MISSES_9	190162
CORE_MISSES_10	189461
CORE_MISSES_11	184322
CORE_MISSES_12	186923
CORE_MISSES_13	188782
CORE_MISSES_14	187484
CORE_MISSES_15	184261
CORE_MISSES_16	187560
CORE_MISSES_17	186801
CORE_MISSES_18	187503
CORE_MISSES_19	185560
CORE_MISSES_20	150997
CORE_MISSES_21	157057
CORE_MISSES_22	146439
CORE_MISSES_23	158321
CORE_MISSES_24	151700
CORE_MISSES_25	153814
CORE_MISSES_26	163496
CORE_MISSES_27	167857
CORE_MISSES_28	155211
CORE_MISSES_29	160668
CORE_MISSES_30	161900
CORE_MISSES_31	155694
CORE_MISSES_32	167114
CORE_MISSES_33	165046
CORE_MISSES_34	158288
CORE_MISSES_35	163595
CORE_MISSES_36	165211
CORE_MISSES_37	160039
CORE_MISSES_38	155284
CORE_MISSES_39	155504
CORE_MISSES_40	86001
CORE_MISSES_41	74459
CORE_MISSES_42	75290
CORE_MISSES_43	83265
CORE_MISSES_44	74628
CORE_MISSES_45	81697
CORE_MISSES_46	74904
CORE_MISSES_47	73707
CORE_MISSES_48	73160
CORE_MISSES_49	81619
CORE_MISSES_50	77019
CORE_MISSES_51	75197
CORE_MISSES_52	82271
CORE_MISSES_53	87957
CORE_MISSES_54	74105
CORE_MISSES_55	73005
CORE_MISSES_56	74830
CORE_MISSES_57	73912
CORE_MISSES_58	72547
CORE_MISSES_59	74745
L2_MISSES = 8467661
L2_total_cache_accesses = 10654644
L2_total_cache_misses = 8467661
L2_total_cache_miss_rate = 0.7947
L2_total_cache_pending_hits = 47962
L2_total_cache_reservation_fails = 5743159
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1720375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6647357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4504200
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 416092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16754
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1819929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1208109
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2498
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 453
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 374
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30750
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32988126
icnt_total_pkts_simt_to_mem=21195201
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     218.0117
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.0684
gpu_tot_sim_cycle_stream_1 = 10776397
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 10776397
gpu_sim_insn_1 = 2349381120
gpu_sim_insn_2 = 37237536
gpu_sim_insn_3 = 43843081
gpu_sim_cycle = 10776398
gpu_sim_insn = 2430461737
gpu_ipc =     225.5356
gpu_tot_sim_cycle = 10776398
gpu_tot_sim_insn = 2430461737
gpu_tot_ipc =     225.5356
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 46408513
gpu_stall_icnt2sh    = 2010507
gpu_total_sim_rate=135673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40265193
	L1I_total_cache_misses = 48140
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 197933
L1D_cache:
	L1D_cache_core[0]: Access = 186800, Miss = 186800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9661102
	L1D_cache_core[1]: Access = 185560, Miss = 185560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9584703
	L1D_cache_core[2]: Access = 187540, Miss = 187540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9502611
	L1D_cache_core[3]: Access = 186860, Miss = 186860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9649696
	L1D_cache_core[4]: Access = 190020, Miss = 190020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9531514
	L1D_cache_core[5]: Access = 188060, Miss = 188060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9580418
	L1D_cache_core[6]: Access = 190700, Miss = 190700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9600038
	L1D_cache_core[7]: Access = 185560, Miss = 185560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9591373
	L1D_cache_core[8]: Access = 190100, Miss = 190100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9591137
	L1D_cache_core[9]: Access = 190160, Miss = 190160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9593145
	L1D_cache_core[10]: Access = 189460, Miss = 189460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9598122
	L1D_cache_core[11]: Access = 184320, Miss = 184320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9558683
	L1D_cache_core[12]: Access = 186920, Miss = 186920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9599086
	L1D_cache_core[13]: Access = 188780, Miss = 188780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9614851
	L1D_cache_core[14]: Access = 187480, Miss = 187480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9569083
	L1D_cache_core[15]: Access = 184260, Miss = 184260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9625014
	L1D_cache_core[16]: Access = 187560, Miss = 187560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9529280
	L1D_cache_core[17]: Access = 186800, Miss = 186800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9570710
	L1D_cache_core[18]: Access = 187500, Miss = 187500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9547925
	L1D_cache_core[19]: Access = 185560, Miss = 185560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9519846
	L1D_cache_core[20]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 194, Miss = 194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 194, Miss = 194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 202, Miss = 202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 194, Miss = 194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 216533, Miss = 169238, Miss_rate = 0.782, Pending_hits = 11933, Reservation_fails = 8837541
	L1D_cache_core[41]: Access = 196880, Miss = 151900, Miss_rate = 0.772, Pending_hits = 11075, Reservation_fails = 8238222
	L1D_cache_core[42]: Access = 196631, Miss = 152672, Miss_rate = 0.776, Pending_hits = 10698, Reservation_fails = 8249738
	L1D_cache_core[43]: Access = 208727, Miss = 163645, Miss_rate = 0.784, Pending_hits = 11418, Reservation_fails = 8763755
	L1D_cache_core[44]: Access = 197502, Miss = 152900, Miss_rate = 0.774, Pending_hits = 10851, Reservation_fails = 8273319
	L1D_cache_core[45]: Access = 205391, Miss = 160754, Miss_rate = 0.783, Pending_hits = 11346, Reservation_fails = 8586979
	L1D_cache_core[46]: Access = 197819, Miss = 153346, Miss_rate = 0.775, Pending_hits = 10791, Reservation_fails = 8357044
	L1D_cache_core[47]: Access = 195734, Miss = 151944, Miss_rate = 0.776, Pending_hits = 10779, Reservation_fails = 8217555
	L1D_cache_core[48]: Access = 193470, Miss = 150299, Miss_rate = 0.777, Pending_hits = 10581, Reservation_fails = 8097956
	L1D_cache_core[49]: Access = 205659, Miss = 161499, Miss_rate = 0.785, Pending_hits = 11382, Reservation_fails = 8687164
	L1D_cache_core[50]: Access = 198852, Miss = 155736, Miss_rate = 0.783, Pending_hits = 11144, Reservation_fails = 8420272
	L1D_cache_core[51]: Access = 198573, Miss = 154313, Miss_rate = 0.777, Pending_hits = 10954, Reservation_fails = 8386538
	L1D_cache_core[52]: Access = 207408, Miss = 161891, Miss_rate = 0.781, Pending_hits = 11473, Reservation_fails = 8734975
	L1D_cache_core[53]: Access = 222354, Miss = 172662, Miss_rate = 0.777, Pending_hits = 12288, Reservation_fails = 9129099
	L1D_cache_core[54]: Access = 192905, Miss = 151100, Miss_rate = 0.783, Pending_hits = 10619, Reservation_fails = 8090876
	L1D_cache_core[55]: Access = 194643, Miss = 150968, Miss_rate = 0.776, Pending_hits = 10536, Reservation_fails = 8253282
	L1D_cache_core[56]: Access = 197042, Miss = 152838, Miss_rate = 0.776, Pending_hits = 10900, Reservation_fails = 8245357
	L1D_cache_core[57]: Access = 195676, Miss = 151599, Miss_rate = 0.775, Pending_hits = 10896, Reservation_fails = 8204362
	L1D_cache_core[58]: Access = 191769, Miss = 149688, Miss_rate = 0.781, Pending_hits = 10481, Reservation_fails = 8189901
	L1D_cache_core[59]: Access = 197668, Miss = 153755, Miss_rate = 0.778, Pending_hits = 10748, Reservation_fails = 8321579
	L1D_total_cache_accesses = 7765104
	L1D_total_cache_misses = 6876615
	L1D_total_cache_miss_rate = 0.8856
	L1D_total_cache_pending_hits = 220893
	L1D_total_cache_reservation_fails = 359916998
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 573098
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 657638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 220494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4633969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 293366774
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 571498
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2242646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66550224
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40217053
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48140
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 197933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
242528, 242528, 242528, 242528, 232638, 232638, 232638, 232638, 229309, 229309, 229309, 229309, 210402, 210402, 210402, 210402, 
gpgpu_n_tot_thrd_icount = 2534417472
gpgpu_n_tot_w_icount = 79200546
gpgpu_n_stall_shd_mem = 578265982
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8398996
gpgpu_n_mem_write_global = 2252919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 81584455
gpgpu_n_store_insn = 49198501
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10140071
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 578258685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:870445954	W0_Idle:247470124	W0_Scoreboard:96050738	W1:697639	W2:583455	W3:613033	W4:538241	W5:401637	W6:233070	W7:138258	W8:60278	W9:23877	W10:12255	W11:4668	W12:5433	W13:3234	W14:4752	W15:3894	W16:5850	W17:8769	W18:11832	W19:28380	W20:34341	W21:56631	W22:81909	W23:76923	W24:84456	W25:81513	W26:66348	W27:36666	W28:16878	W29:6402	W30:2328	W31:0	W32:75277994
Warp Occupancy Distribution:
Stall:437871424	W0_Idle:68709320	W0_Scoreboard:65961553	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:74041583
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061246
warp_utilization1: 0.114512
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37071344 {8:4633918,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 234143256 {40:752571,72:108,136:1500240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 151277552 {40:3755106,72:4420,136:5552,}
traffic_breakdown_coretomem[INST_ACC_R] = 26600 {8:3325,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 630174904 {136:4633639,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18022016 {8:2252752,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 151260392 {40:3754677,72:4420,136:5552,}
traffic_breakdown_memtocore[INST_ACC_R] = 452200 {136:3325,}
maxmrqlatency = 1325 
maxdqlatency = 0 
maxmflatency = 7560 
averagemflatency = 1288 
averagemflatency_1 = 1235 
averagemflatency_3 = 1346 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 10776397 
mrq_lat_table:3891976 	128520 	225604 	459522 	1237841 	2136377 	2795300 	2157138 	565551 	13573 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144791 	640552 	3273545 	5360031 	1220552 	11628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57819 	152572 	583407 	636100 	700759 	1644058 	3651272 	2823514 	401836 	3533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6517812 	1775498 	102616 	2421 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	845869 	454206 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	68 	1034 	20449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        24        24        26        30        32        19        38        40        20        34        32        32        24        54 
dram[1]:        15        22        24        20        40        34        30        23        34        36        36        30        32        32        28        40 
dram[2]:        24        32        32        28        16        34        28        24        37        40        44        18        32        32        28        40 
dram[3]:        24        21        36        36        38        40        38        28        44        18        44        18        32        32        48        35 
dram[4]:        22        30        24        36        46        20        28        36        44        34        44        22        32        32        42        32 
dram[5]:        20        26        34        32        50        28        22        38        17        40        40        24        32        30        42        32 
maximum service time to same row:
dram[0]:      1066      1601      1139      1235      2307      1863      1686      1803      2310      2272      1269      1601      1264      1182      1399      1635 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1192      1323      1154 
dram[2]:      1508      1451      1390      1565      1771      1929      1785      1916      1990      2250      1470      1098      1614      1458      1162      1177 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1376      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1150      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1520      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.293131  1.283512  1.277210  1.267539  1.291813  1.286624  1.276842  1.265990  1.247086  1.236694  1.263788  1.256734  1.268470  1.260589  1.300700  1.298628 
dram[1]:  1.290979  1.287373  1.279896  1.284098  1.299260  1.296686  1.280388  1.277787  1.248894  1.254966  1.268731  1.271731  1.274685  1.276437  1.306563  1.308841 
dram[2]:  1.283465  1.283539  1.272588  1.276953  1.284883  1.295053  1.279616  1.270878  1.237817  1.248996  1.257025  1.262448  1.263185  1.271222  1.295859  1.311594 
dram[3]:  1.293932  1.290240  1.282230  1.278221  1.297596  1.294335  1.279106  1.280073  1.248937  1.252479  1.272828  1.270144  1.271376  1.273810  1.308611  1.310782 
dram[4]:  1.288560  1.283568  1.273981  1.277675  1.292692  1.288967  1.277357  1.273431  1.246381  1.244555  1.264804  1.261904  1.268596  1.269885  1.307928  1.302085 
dram[5]:  1.288264  1.294892  1.273830  1.281670  1.293043  1.300611  1.282632  1.277327  1.246857  1.254317  1.272343  1.274103  1.276140  1.275189  1.309843  1.312068 
average row locality = 13611464/10648317 = 1.278274
average row locality_1 = 10190059/8090847 = 1.259455
average row locality_2 = 3421405/2557470 = 1.337808
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     92686     99170     89624     91936     90419     91104     88747     90553     84854     87613     87283     89891     83351     85850     83953     86505 
dram[1]:     90736     93792     88807     91322     89554     89376     88705     87574     84862     84319     87610     87308     82166     84068     84956     85117 
dram[2]:     94349     93049     92401     90621     91386     89282     93391     89343     86214     83782     89063     89573     85933     83395     86861     84958 
dram[3]:     91540     92022     89824     91435     90912     89482     87958     86634     85931     84681     86688     88382     84394     84325     85222     85069 
dram[4]:     91726     94788     90617     92546     88500     91973     88097     90089     85090     86769     86934     91990     84242     84467     84637     87516 
dram[5]:     91057     92506     90455     89128     88717     90894     87421     86899     84441     84921     86871     87492     81979     83416     83880     85575 
total reads: 8467544
bank skew: 99170/81979 = 1.21
chip skew: 1423601/1395652 = 1.02
number of total write accesses:
dram[0]:     57754     63279     54043     55968     55730     56458     54126     55482     50703     53521     52656     55349     48288     50929     51576     54027 
dram[1]:     55399     58324     53072     56009     54991     54850     54007     52681     50377     50251     52742     52842     47124     48864     52646     52755 
dram[2]:     59274     57555     56278     54589     56770     54725     58549     54436     51888     49929     54261     54871     50804     48629     54538     52821 
dram[3]:     56544     56305     54191     55633     56421     54815     53138     51642     51597     50599     51844     53471     48939     49318     53000     52492 
dram[4]:     56872     59314     54828     56551     54115     57294     53378     55100     50864     52656     52183     57003     49044     49596     52392     54966 
dram[5]:     55398     56975     54619     53496     53926     56278     52569     51952     50050     50924     52007     52761     46818     48501     51323     53558 
total reads: 5144000
bank skew: 63279/46818 = 1.35
chip skew: 869917/841155 = 1.03
average mf latency per bank:
dram[0]:       1331      1633      1014      1145       893       990       883      1071       845       943      1116      1217       957      1033       923      1018
dram[1]:       1306      1322       958       956       847       860       832       846       799       819      1060      1079       909       897       870       904
dram[2]:       1412      1400      1075      1030       952       919       965       900       900       880      1174      1153      1012       952       975       963
dram[3]:       1301      1373       980       992       875       894       873       868       829       838      1106      1104       934       920       900       918
dram[4]:       1327      1427       992      1043       892       957       880       940       842       912      1120      1182       955       987       918       986
dram[5]:       1325      1310       952       943       849       864       838       849       804       817      1063      1074       887       903       885       887
maximum mf latency per bank:
dram[0]:       5502      6961      6031      6431      6010      5771      5175      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      7080      5723      5991      6251      6075      5894      6058      5549      5461      5495      5262      5647      5907      5782
dram[2]:       5658      5740      5805      6272      5854      7000      5868      7156      5945      5269      6827      5790      5492      6193      5939      5930
dram[3]:       6267      6431      6815      5701      6106      5832      6960      5686      6516      5879      5920      7132      5870      6857      5768      6911
dram[4]:       5677      6060      5537      6897      5485      6884      5901      7560      5205      5722      6828      5704      5430      6302      5604      5663
dram[5]:       5269      6136      5755      5437      6638      6596      5819      6446      5989      5884      6688      5930      5484      7284      6023      6544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6091978 n_act=1800946 n_pre=1800932 n_req=1729380 n_req_1=875016 n_req_2=541945 n_req_3=312419 n_rd=2847044 n_write=1683945 bw_util=0.4784 bw_util_1=0.2461 bw_util_2=0.1524 bw_util_3=0.08 blp=10.206470 blp_1= 4.080805 blp_2= 2.778034 blp_3= 1.955440
 n_activity=14196741 dram_eff=0.4794 dram_eff_1=0.2465 dram_eff_2=0.1527 dram_eff_3=0.08016
bk0: 185370a 5429172i bk1: 198340a 4453736i bk2: 179248a 5334418i bk3: 183872a 4908712i bk4: 180834a 4870191i bk5: 182204a 4568653i bk6: 177488a 4725176i bk7: 181100a 4336751i bk8: 169708a 6316612i bk9: 175224a 5730344i bk10: 174564a 5663936i bk11: 179778a 5119519i bk12: 166700a 5861198i bk13: 171700a 5340372i bk14: 167906a 5330517i bk15: 173008a 4820887i 
bw_dist = 0.246	0.152	0.080	0.520	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2784
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6280312 n_act=1753200 n_pre=1753188 n_req=1706502 n_req_1=875020 n_req_2=518204 n_req_3=313278 n_rd=2800519 n_write=1637626 bw_util=0.472 bw_util_1=0.2461 bw_util_2=0.1457 bw_util_3=0.08019 blp=9.907419 blp_1= 4.099613 blp_2= 2.720376 blp_3= 1.925724
 n_activity=14122964 dram_eff=0.4754 dram_eff_1=0.2478 dram_eff_2=0.1468 dram_eff_3=0.08077
bk0: 181472a 5808919i bk1: 187584a 5206228i bk2: 177614a 5593566i bk3: 182644a 5097624i bk4: 179108a 5137292i bk5: 178744a 4969770i bk6: 177410a 4899548i bk7: 175146a 4889985i bk8: 169724a 6406386i bk9: 168638a 6283928i bk10: 175214a 5763643i bk11: 174612a 5598668i bk12: 164332a 6124877i bk13: 168135a 5771354i bk14: 169910a 5323779i bk15: 170232a 5145222i 
bw_dist = 0.246	0.146	0.080	0.521	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4224
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6095807 n_act=1799266 n_pre=1799254 n_req=1730106 n_req_1=875028 n_req_2=541122 n_req_3=313956 n_rd=2847180 n_write=1683338 bw_util=0.4786 bw_util_1=0.2461 bw_util_2=0.1522 bw_util_3=0.08034 blp=10.204474 blp_1= 4.081287 blp_2= 2.776120 blp_3= 1.958052
 n_activity=14191342 dram_eff=0.4797 dram_eff_1=0.2466 dram_eff_2=0.1525 dram_eff_3=0.08053
bk0: 188698a 5210562i bk1: 186096a 5142346i bk2: 184801a 5071319i bk3: 181242a 5106287i bk4: 182772a 4719400i bk5: 178560a 4857898i bk6: 186780a 4173684i bk7: 178684a 4510061i bk8: 172426a 6127328i bk9: 167564a 6211053i bk10: 178122a 5435700i bk11: 179145a 5191463i bk12: 171864a 5517423i bk13: 166788a 5684485i bk14: 173722a 4924372i bk15: 169916a 5017812i 
bw_dist = 0.246	0.152	0.080	0.519	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2657
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6254123 n_act=1759123 n_pre=1759112 n_req=1710872 n_req_1=875028 n_req_2=520884 n_req_3=314960 n_rd=2808960 n_write=1643527 bw_util=0.4732 bw_util_1=0.2461 bw_util_2=0.1465 bw_util_3=0.08064 blp=9.945132 blp_1= 4.098829 blp_2= 2.726460 blp_3= 1.941701
 n_activity=14134182 dram_eff=0.4762 dram_eff_1=0.2476 dram_eff_2=0.1474 dram_eff_3=0.08116
bk0: 183080a 5675671i bk1: 184044a 5438419i bk2: 179646a 5507708i bk3: 182866a 5137501i bk4: 181822a 4944148i bk5: 178960a 4936252i bk6: 175904a 4980990i bk7: 173266a 5028462i bk8: 171862a 6269215i bk9: 169360a 6185161i bk10: 173376a 5861881i bk11: 176760a 5451996i bk12: 168786a 5844915i bk13: 168648a 5673615i bk14: 170444a 5277717i bk15: 170136a 5138819i 
bw_dist = 0.246	0.146	0.081	0.520	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5437
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6127450 n_act=1791128 n_pre=1791114 n_req=1727107 n_req_1=875004 n_req_2=536402 n_req_3=315701 n_rd=2839956 n_write=1675197 bw_util=0.4776 bw_util_1=0.246 bw_util_2=0.1508 bw_util_3=0.08075 blp=10.148459 blp_1= 4.083129 blp_2= 2.765947 blp_3= 1.963833
 n_activity=14182449 dram_eff=0.4791 dram_eff_1=0.2468 dram_eff_2=0.1513 dram_eff_3=0.08099
bk0: 183452a 5548876i bk1: 189574a 4954349i bk2: 181232a 5310572i bk3: 185092a 4878945i bk4: 177000a 5119262i bk5: 183944a 4522234i bk6: 176194a 4868178i bk7: 180178a 4458659i bk8: 170180a 6295808i bk9: 173538a 5866897i bk10: 173868a 5731712i bk11: 183980a 4951113i bk12: 168484a 5774781i bk13: 168934a 5584344i bk14: 169274a 5257659i bk15: 175032a 4705850i 
bw_dist = 0.246	0.151	0.081	0.519	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0914
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14224845 n_nop=6316621 n_act=1744625 n_pre=1744612 n_req=1700247 n_req_1=875012 n_req_2=514608 n_req_3=310627 n_rd=2791266 n_write=1627721 bw_util=0.4704 bw_util_1=0.2461 bw_util_2=0.1447 bw_util_3=0.07967 blp=9.833418 blp_1= 4.098020 blp_2= 2.704348 blp_3= 1.923180
 n_activity=14113568 dram_eff=0.4741 dram_eff_1=0.248 dram_eff_2=0.1458 dram_eff_3=0.0803
bk0: 182114a 5809807i bk1: 185010a 5400626i bk2: 180910a 5453247i bk3: 178252a 5445585i bk4: 177432a 5280038i bk5: 181786a 4845334i bk6: 174838a 5129080i bk7: 173794a 5038902i bk8: 168876a 6452275i bk9: 169840a 6211556i bk10: 173736a 5874102i bk11: 174984a 5629377i bk12: 163958a 6171569i bk13: 166832a 5847526i bk14: 167756a 5515620i bk15: 171148a 5089223i 
bw_dist = 0.246	0.145	0.080	0.522	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 877836, Miss = 700929, Miss_rate = 0.798, Pending_hits = 3900, Reservation_fails = 376994
L2_cache_bank[1]: Access = 931789, Miss = 722634, Miss_rate = 0.776, Pending_hits = 4754, Reservation_fails = 632684
L2_cache_bank[2]: Access = 876125, Miss = 697411, Miss_rate = 0.796, Pending_hits = 3507, Reservation_fails = 453727
L2_cache_bank[3]: Access = 889879, Miss = 702888, Miss_rate = 0.790, Pending_hits = 3980, Reservation_fails = 519514
L2_cache_bank[4]: Access = 900090, Miss = 719601, Miss_rate = 0.799, Pending_hits = 4607, Reservation_fails = 520077
L2_cache_bank[5]: Access = 889501, Miss = 704007, Miss_rate = 0.791, Pending_hits = 4126, Reservation_fails = 445947
L2_cache_bank[6]: Access = 879275, Miss = 702484, Miss_rate = 0.799, Pending_hits = 3702, Reservation_fails = 445200
L2_cache_bank[7]: Access = 887803, Miss = 702045, Miss_rate = 0.791, Pending_hits = 3960, Reservation_fails = 497454
L2_cache_bank[8]: Access = 876753, Miss = 699845, Miss_rate = 0.798, Pending_hits = 3631, Reservation_fails = 369961
L2_cache_bank[9]: Access = 897184, Miss = 720140, Miss_rate = 0.803, Pending_hits = 4626, Reservation_fails = 596348
L2_cache_bank[10]: Access = 872348, Miss = 694833, Miss_rate = 0.797, Pending_hits = 3491, Reservation_fails = 403542
L2_cache_bank[11]: Access = 876061, Miss = 700844, Miss_rate = 0.800, Pending_hits = 3678, Reservation_fails = 481711
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 877836, Miss = 700929 (0.798), PendingHit = 3900 (0.00444)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 931789, Miss = 722634 (0.776), PendingHit = 4754 (0.0051)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 876125, Miss = 697411 (0.796), PendingHit = 3507 (0.004)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 889879, Miss = 702888 (0.79), PendingHit = 3980 (0.00447)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 900090, Miss = 719601 (0.799), PendingHit = 4607 (0.00512)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 889501, Miss = 704007 (0.791), PendingHit = 4126 (0.00464)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 879275, Miss = 702484 (0.799), PendingHit = 3702 (0.00421)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 887803, Miss = 702045 (0.791), PendingHit = 3960 (0.00446)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 876753, Miss = 699845 (0.798), PendingHit = 3631 (0.00414)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 897184, Miss = 720140 (0.803), PendingHit = 4626 (0.00516)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 872348, Miss = 694833 (0.797), PendingHit = 3491 (0.004)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 876061, Miss = 700844 (0.8), PendingHit = 3678 (0.0042)
L2 Cache Total Miss Rate = 0.795
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.795
Stream 1: Accesses  = 5615844
Stream 1: Misses  = 5315668
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 10654644
Stream 3: Misses  = 8467661
Stream 1+2: Accesses  = 5615844
Stream 1+2: Misses  = 5315668
Stream 1+2+3: Accesses  = 16270488
Stream 1+2+3: Misses  = 13783329
Total Accesses  = 10654644
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	83.229
CORE_L2MPKI_21	84.893
CORE_L2MPKI_22	83.647
CORE_L2MPKI_23	85.270
CORE_L2MPKI_24	85.113
CORE_L2MPKI_25	84.286
CORE_L2MPKI_26	86.270
CORE_L2MPKI_27	86.211
CORE_L2MPKI_28	85.698
CORE_L2MPKI_29	85.359
CORE_L2MPKI_30	86.013
CORE_L2MPKI_31	85.163
CORE_L2MPKI_32	85.903
CORE_L2MPKI_33	86.438
CORE_L2MPKI_34	85.248
CORE_L2MPKI_35	85.663
CORE_L2MPKI_36	85.328
CORE_L2MPKI_37	84.506
CORE_L2MPKI_38	84.079
CORE_L2MPKI_39	85.710
CORE_L2MPKI_40	37.551
CORE_L2MPKI_41	34.061
CORE_L2MPKI_42	35.002
CORE_L2MPKI_43	37.267
CORE_L2MPKI_44	34.298
CORE_L2MPKI_45	36.677
CORE_L2MPKI_46	34.390
CORE_L2MPKI_47	34.174
CORE_L2MPKI_48	34.567
CORE_L2MPKI_49	36.358
CORE_L2MPKI_50	35.422
CORE_L2MPKI_51	34.357
CORE_L2MPKI_52	36.813
CORE_L2MPKI_53	37.862
CORE_L2MPKI_54	34.636
CORE_L2MPKI_55	34.089
CORE_L2MPKI_56	34.516
CORE_L2MPKI_57	33.905
CORE_L2MPKI_58	33.828
CORE_L2MPKI_59	34.172
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 85.201
Avg_MPKI_Stream3= 35.197
MISSES-CORES
CORE_MISSES_0	186832
CORE_MISSES_1	185572
CORE_MISSES_2	187542
CORE_MISSES_3	186866
CORE_MISSES_4	190034
CORE_MISSES_5	188075
CORE_MISSES_6	190703
CORE_MISSES_7	185563
CORE_MISSES_8	190102
CORE_MISSES_9	190162
CORE_MISSES_10	189461
CORE_MISSES_11	184322
CORE_MISSES_12	186923
CORE_MISSES_13	188782
CORE_MISSES_14	187484
CORE_MISSES_15	184261
CORE_MISSES_16	187560
CORE_MISSES_17	186801
CORE_MISSES_18	187503
CORE_MISSES_19	185560
CORE_MISSES_20	150997
CORE_MISSES_21	157057
CORE_MISSES_22	146439
CORE_MISSES_23	158321
CORE_MISSES_24	151700
CORE_MISSES_25	153814
CORE_MISSES_26	163496
CORE_MISSES_27	167857
CORE_MISSES_28	155211
CORE_MISSES_29	160668
CORE_MISSES_30	161900
CORE_MISSES_31	155694
CORE_MISSES_32	167114
CORE_MISSES_33	165046
CORE_MISSES_34	158288
CORE_MISSES_35	163595
CORE_MISSES_36	165211
CORE_MISSES_37	160039
CORE_MISSES_38	155284
CORE_MISSES_39	155504
CORE_MISSES_40	86001
CORE_MISSES_41	74459
CORE_MISSES_42	75290
CORE_MISSES_43	83265
CORE_MISSES_44	74628
CORE_MISSES_45	81697
CORE_MISSES_46	74904
CORE_MISSES_47	73707
CORE_MISSES_48	73160
CORE_MISSES_49	81619
CORE_MISSES_50	77019
CORE_MISSES_51	75197
CORE_MISSES_52	82271
CORE_MISSES_53	87957
CORE_MISSES_54	74105
CORE_MISSES_55	73005
CORE_MISSES_56	74830
CORE_MISSES_57	73912
CORE_MISSES_58	72547
CORE_MISSES_59	74745
L2_MISSES = 8467661
L2_total_cache_accesses = 10654644
L2_total_cache_misses = 8467661
L2_total_cache_miss_rate = 0.7947
L2_total_cache_pending_hits = 47962
L2_total_cache_reservation_fails = 5743159
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1720375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6647357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4504200
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 416092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16754
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1819929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1208109
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2498
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 453
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 374
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30750
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32988126
icnt_total_pkts_simt_to_mem=21195201
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     217.0365
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.0215
gpu_tot_sim_cycle_stream_1 = 11726889
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 11726889
gpu_sim_insn_1 = 2545162880
gpu_sim_insn_2 = 40390720
gpu_sim_insn_3 = 47159335
gpu_sim_cycle = 11726890
gpu_sim_insn = 2632712935
gpu_ipc =     224.5022
gpu_tot_sim_cycle = 11726890
gpu_tot_sim_insn = 2632712935
gpu_tot_ipc =     224.5022
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 50443807
gpu_stall_icnt2sh    = 2167309
gpu_total_sim_rate=136177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43646411
	L1I_total_cache_misses = 50944
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 197933
L1D_cache:
	L1D_cache_core[0]: Access = 203080, Miss = 203080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10506699
	L1D_cache_core[1]: Access = 201840, Miss = 201840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10416657
	L1D_cache_core[2]: Access = 203180, Miss = 203180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10347831
	L1D_cache_core[3]: Access = 201200, Miss = 201200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10505114
	L1D_cache_core[4]: Access = 206280, Miss = 206280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10388768
	L1D_cache_core[5]: Access = 204340, Miss = 204340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10438605
	L1D_cache_core[6]: Access = 208280, Miss = 208280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10431308
	L1D_cache_core[7]: Access = 201820, Miss = 201820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10428029
	L1D_cache_core[8]: Access = 205080, Miss = 205080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10446535
	L1D_cache_core[9]: Access = 205120, Miss = 205120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10446315
	L1D_cache_core[10]: Access = 203780, Miss = 203780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10441603
	L1D_cache_core[11]: Access = 199940, Miss = 199940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10407515
	L1D_cache_core[12]: Access = 201900, Miss = 201900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10436207
	L1D_cache_core[13]: Access = 205080, Miss = 205080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10441218
	L1D_cache_core[14]: Access = 203100, Miss = 203100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10378187
	L1D_cache_core[15]: Access = 199900, Miss = 199900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10457172
	L1D_cache_core[16]: Access = 202520, Miss = 202520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10382035
	L1D_cache_core[17]: Access = 202400, Miss = 202400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10438057
	L1D_cache_core[18]: Access = 203120, Miss = 203120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10405867
	L1D_cache_core[19]: Access = 200540, Miss = 200540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10381269
	L1D_cache_core[20]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 233819, Miss = 182706, Miss_rate = 0.781, Pending_hits = 12884, Reservation_fails = 9582645
	L1D_cache_core[41]: Access = 217551, Miss = 167463, Miss_rate = 0.770, Pending_hits = 12221, Reservation_fails = 9106074
	L1D_cache_core[42]: Access = 217862, Miss = 168771, Miss_rate = 0.775, Pending_hits = 11810, Reservation_fails = 9151040
	L1D_cache_core[43]: Access = 227864, Miss = 178515, Miss_rate = 0.783, Pending_hits = 12414, Reservation_fails = 9607012
	L1D_cache_core[44]: Access = 216100, Miss = 167348, Miss_rate = 0.774, Pending_hits = 11856, Reservation_fails = 9064593
	L1D_cache_core[45]: Access = 224191, Miss = 175476, Miss_rate = 0.783, Pending_hits = 12411, Reservation_fails = 9418110
	L1D_cache_core[46]: Access = 217126, Miss = 168358, Miss_rate = 0.775, Pending_hits = 11838, Reservation_fails = 9231081
	L1D_cache_core[47]: Access = 215077, Miss = 167066, Miss_rate = 0.777, Pending_hits = 11759, Reservation_fails = 9079637
	L1D_cache_core[48]: Access = 210517, Miss = 163409, Miss_rate = 0.776, Pending_hits = 11499, Reservation_fails = 8837291
	L1D_cache_core[49]: Access = 224514, Miss = 176147, Miss_rate = 0.785, Pending_hits = 12363, Reservation_fails = 9491994
	L1D_cache_core[50]: Access = 217816, Miss = 170367, Miss_rate = 0.782, Pending_hits = 12165, Reservation_fails = 9237009
	L1D_cache_core[51]: Access = 218541, Miss = 170036, Miss_rate = 0.778, Pending_hits = 12069, Reservation_fails = 9279992
	L1D_cache_core[52]: Access = 226005, Miss = 176321, Miss_rate = 0.780, Pending_hits = 12424, Reservation_fails = 9535643
	L1D_cache_core[53]: Access = 239940, Miss = 186156, Miss_rate = 0.776, Pending_hits = 13232, Reservation_fails = 9881763
	L1D_cache_core[54]: Access = 210627, Miss = 164756, Miss_rate = 0.782, Pending_hits = 11632, Reservation_fails = 8864121
	L1D_cache_core[55]: Access = 214491, Miss = 166079, Miss_rate = 0.774, Pending_hits = 11585, Reservation_fails = 9069192
	L1D_cache_core[56]: Access = 216311, Miss = 167692, Miss_rate = 0.775, Pending_hits = 11912, Reservation_fails = 9064204
	L1D_cache_core[57]: Access = 213548, Miss = 165411, Miss_rate = 0.775, Pending_hits = 11885, Reservation_fails = 8975299
	L1D_cache_core[58]: Access = 208874, Miss = 162879, Miss_rate = 0.780, Pending_hits = 11342, Reservation_fails = 8932521
	L1D_cache_core[59]: Access = 216619, Miss = 168463, Miss_rate = 0.778, Pending_hits = 11747, Reservation_fails = 9160094
	L1D_total_cache_accesses = 8453989
	L1D_total_cache_misses = 7480015
	L1D_total_cache_miss_rate = 0.8848
	L1D_total_cache_pending_hits = 241048
	L1D_total_cache_reservation_fails = 393107453
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 627593
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 722042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5017115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319479250
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 625993
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2462900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 73628203
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43595467
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50944
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 197933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
264861, 264861, 264861, 264861, 251836, 251836, 251836, 251836, 248410, 248410, 248410, 248410, 229503, 229503, 229503, 229503, 
gpgpu_n_tot_thrd_icount = 2747609856
gpgpu_n_tot_w_icount = 85862808
gpgpu_n_stall_shd_mem = 630699846
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9107357
gpgpu_n_mem_write_global = 2474214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 88384513
gpgpu_n_store_insn = 53398368
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10969081
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 630692549
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:940921367	W0_Idle:277004991	W0_Scoreboard:103437352	W1:750802	W2:661031	W3:697708	W4:600658	W5:443241	W6:250953	W7:147265	W8:63088	W9:24944	W10:12428	W11:4811	W12:5572	W13:3395	W14:4947	W15:3970	W16:6168	W17:9496	W18:13107	W19:31670	W20:38307	W21:63331	W22:89593	W23:84619	W24:92087	W25:90577	W26:72210	W27:40466	W28:18430	W29:6832	W30:2473	W31:0	W32:81528911
Warp Occupancy Distribution:
Stall:470534725	W0_Idle:81421865	W0_Scoreboard:71444030	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80212780
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061016
warp_utilization1: 0.114001
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40136416 {8:5017052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 254997680 {40:848834,72:115,136:1625265,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 164290792 {40:4080279,72:4436,136:5590,}
traffic_breakdown_coretomem[INST_ACC_R] = 28280 {8:3535,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 682255016 {136:5016581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19792928 {8:2474116,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 164273712 {40:4079852,72:4436,136:5590,}
traffic_breakdown_memtocore[INST_ACC_R] = 480760 {136:3535,}
maxmrqlatency = 1520 
maxdqlatency = 0 
maxmflatency = 7560 
averagemflatency = 1290 
averagemflatency_1 = 1237 
averagemflatency_3 = 1349 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 11726889 
mrq_lat_table:4236370 	139983 	245572 	500266 	1347655 	2325229 	3040908 	2345738 	615867 	14914 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157335 	693411 	3546838 	5831679 	1338470 	12900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	62046 	165523 	635497 	688798 	757429 	1774278 	3972451 	3084176 	440598 	3952 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7080795 	1910389 	112565 	2768 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	845869 	675570 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	68 	1117 	22267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        24        24        26        30        32        19        38        40        20        34        46        32        24        54 
dram[1]:        15        22        24        21        40        34        30        23        34        36        36        30        48        32        28        40 
dram[2]:        24        32        32        28        16        34        28        24        37        40        44        18        32        32        28        40 
dram[3]:        24        21        36        36        38        40        38        28        44        18        44        18        32        32        48        35 
dram[4]:        22        30        24        36        46        20        28        36        44        34        44        22        52        32        42        32 
dram[5]:        20        26        34        32        50        28        22        38        17        40        40        24        52        30        42        32 
maximum service time to same row:
dram[0]:      1185      1601      1139      1235      2307      1863      1686      1803      2310      2272      1269      1601      1264      1322      1399      1635 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1220      1323      1188 
dram[2]:      1508      1451      1525      1565      1771      1929      1785      1916      1990      2250      1470      1098      1614      1458      1263      1177 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1376      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1150      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1520      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.288845  1.279520  1.273414  1.264885  1.294475  1.290685  1.278154  1.267882  1.252956  1.243537  1.269063  1.262709  1.266828  1.258815  1.296488  1.292998 
dram[1]:  1.286231  1.283132  1.277391  1.280776  1.303044  1.300967  1.281712  1.280368  1.255585  1.261099  1.273918  1.277475  1.273813  1.274778  1.300858  1.303383 
dram[2]:  1.279215  1.279988  1.269757  1.273401  1.288491  1.299878  1.280106  1.273514  1.245120  1.255969  1.263162  1.268887  1.262354  1.270064  1.291370  1.306031 
dram[3]:  1.289687  1.286296  1.278688  1.275171  1.300019  1.298704  1.281456  1.282092  1.255491  1.258914  1.277378  1.275705  1.268851  1.273218  1.303007  1.305361 
dram[4]:  1.285010  1.280189  1.271393  1.275129  1.295826  1.292137  1.279731  1.275695  1.253396  1.250643  1.270599  1.268171  1.267976  1.268936  1.301921  1.297089 
dram[5]:  1.283551  1.289460  1.271143  1.278089  1.296650  1.303385  1.284354  1.278343  1.252836  1.259341  1.277091  1.278567  1.274153  1.272572  1.304333  1.305550 
average row locality = 14812582/11584477 = 1.278658
average row locality_1 = 11073713/8795129 = 1.259073
average row locality_2 = 3738869/2789348 = 1.340410
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     99739    106223     96919     99029     98650     99587     97159     99155     93093     95841     95668     98240     90484     93161     90723     93531 
dram[1]:     97658    100839     95740     98419     97771     97839     97025     95988     93176     92635     95797     95523     89382     91322     91779     91853 
dram[2]:    101567    100173     99615     97847     99568     97543    101670     97710     94586     92075     97322     98046     93215     90577     93527     91709 
dram[3]:     98564     99158     97020     98508     99071     97707     96487     94965     94211     92899     94998     96410     91663     91386     92086     91826 
dram[4]:     98870    102022     97734     99854     96569    100220     96592     98630     93403     95041     95169    100113     91233     91591     91362     94434 
dram[5]:     98142     99588     97554     96223     96964     99435     95929     95431     92609     93203     94929     95877     89150     90727     90680     92260 
total reads: 9205195
bank skew: 106223/89150 = 1.19
chip skew: 1547202/1518701 = 1.02
number of total write accesses:
dram[0]:     61944     67514     58710     60320     61360     62524     59158     60674     56132     59111     58249     60852     52380     55179     55644     58195 
dram[1]:     59495     62546     57377     60328     60661     60784     58889     57672     55868     55809     58105     58233     51247     53045     56753     56807 
dram[2]:     63587     61789     60771     59066     62511     60517     63457     59546     57422     55490     59704     60546     55051     52784     58571     56852 
dram[3]:     60705     60444     58682     59983     62108     60492     58147     56609     57098     56137     57330     58732     53184     53349     57053     56510 
dram[4]:     61089     63637     59269     61069     59718     62965     58411     60282     56453     58194     57574     62294     53083     53673     56449     59097 
dram[5]:     59612     61196     59061     57926     59662     62216     57596     56982     55515     56453     57280     58295     50938     52655     55421     57626 
total reads: 5607483
bank skew: 67514/50938 = 1.33
chip skew: 947946/918434 = 1.03
average mf latency per bank:
dram[0]:       1300      1590      1003      1133       939      1041       940      1120       857       954      1103      1206       955      1032       921      1017
dram[1]:       1269      1285       945       945       886       900       883       892       805       824      1044      1063       902       892       864       895
dram[2]:       1371      1364      1056      1018       985       966      1008       948       901       888      1152      1137      1000       949       964       957
dram[3]:       1266      1332       966       976       912       930       918       911       834       839      1085      1084       925       912       893       907
dram[4]:       1288      1384       976      1026       925       992       921       978       845       911      1098      1161       944       976       908       974
dram[5]:       1288      1279       942       936       895       916       890       907       814       829      1050      1063       886       909       880       885
maximum mf latency per bank:
dram[0]:       5502      6961      6031      6431      6010      6030      5311      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      7080      5723      5991      6251      6075      5894      6058      5549      5461      5495      5262      5647      5907      5782
dram[2]:       5658      5740      5805      6272      5854      7000      5868      7156      5945      5292      6827      5790      5492      6193      5939      5930
dram[3]:       6267      6431      6815      5701      6106      5832      6960      5686      6516      5879      5920      7132      5870      6857      5768      6911
dram[4]:       5677      6060      5537      6897      5556      6884      5901      7560      5205      5765      6828      5704      5430      6302      5604      5663
dram[5]:       5269      6136      5755      5437      6638      6596      5819      6446      5989      5884      6688      6349      5484      7284      6023      6544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6633923 n_act=1958814 n_pre=1958799 n_req=1880357 n_req_1=947936 n_req_2=589558 n_req_3=342863 n_rd=3094382 n_write=1833576 bw_util=0.4778 bw_util_1=0.245 bw_util_2=0.1523 bw_util_3=0.08055 blp=10.202509 blp_1= 4.067824 blp_2= 2.779447 blp_3= 1.959124
 n_activity=15447160 dram_eff=0.4788 dram_eff_1=0.2455 dram_eff_2=0.1527 dram_eff_3=0.08072
bk0: 199478a 6034877i bk1: 212446a 5032229i bk2: 193836a 5855706i bk3: 198058a 5444982i bk4: 197300a 5253256i bk5: 199174a 4889580i bk6: 194318a 5108593i bk7: 198308a 4671106i bk8: 186184a 6780947i bk9: 191676a 6151710i bk10: 191336a 6056113i bk11: 196476a 5507052i bk12: 180966a 6399585i bk13: 186322a 5834351i bk14: 181446a 5867023i bk15: 187058a 5312456i 
bw_dist = 0.245	0.152	0.081	0.520	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2665
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6833524 n_act=1907953 n_pre=1907938 n_req=1856203 n_req_1=947940 n_req_2=564677 n_req_3=343586 n_rd=3045462 n_write=1784617 bw_util=0.4716 bw_util_1=0.245 bw_util_2=0.1459 bw_util_3=0.08069 blp=9.908379 blp_1= 4.084080 blp_2= 2.721679 blp_3= 1.927916
 n_activity=15369559 dram_eff=0.4749 dram_eff_1=0.2467 dram_eff_2=0.147 dram_eff_3=0.08127
bk0: 195316a 6425819i bk1: 201678a 5798699i bk2: 191480a 6169332i bk3: 196838a 5649155i bk4: 195538a 5538140i bk5: 195678a 5313825i bk6: 194042a 5313356i bk7: 191972a 5272563i bk8: 186348a 6865148i bk9: 185268a 6714289i bk10: 191594a 6200987i bk11: 191040a 6015539i bk12: 178764a 6660054i bk13: 182642a 6292341i bk14: 183558a 5852458i bk15: 183706a 5676798i 
bw_dist = 0.245	0.146	0.081	0.521	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4312
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6642400 n_act=1955752 n_pre=1955740 n_req=1880788 n_req_1=947948 n_req_2=588176 n_req_3=344664 n_rd=3093474 n_write=1832128 bw_util=0.4778 bw_util_1=0.245 bw_util_2=0.152 bw_util_3=0.0809 blp=10.192486 blp_1= 4.068667 blp_2= 2.774575 blp_3= 1.959489
 n_activity=15440545 dram_eff=0.479 dram_eff_1=0.2456 dram_eff_2=0.1524 dram_eff_3=0.0811
bk0: 203130a 5796066i bk1: 200346a 5728170i bk2: 199228a 5608935i bk3: 195690a 5633003i bk4: 199134a 5110932i bk5: 195086a 5218963i bk6: 203336a 4571548i bk7: 195420a 4878486i bk8: 189172a 6574613i bk9: 184150a 6637469i bk10: 194644a 5857285i bk11: 196088a 5568991i bk12: 186430a 6035521i bk13: 181154a 6207699i bk14: 187048a 5469620i bk15: 183418a 5536509i 
bw_dist = 0.245	0.152	0.081	0.520	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2408
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6807345 n_act=1913994 n_pre=1913983 n_req=1860637 n_req_1=947948 n_req_2=567262 n_req_3=345427 n_rd=3053889 n_write=1790283 bw_util=0.4727 bw_util_1=0.245 bw_util_2=0.1466 bw_util_3=0.08114 blp=9.939601 blp_1= 4.081804 blp_2= 2.725866 blp_3= 1.944132
 n_activity=15382079 dram_eff=0.4757 dram_eff_1=0.2465 dram_eff_2=0.1475 dram_eff_3=0.08166
bk0: 197124a 6286659i bk1: 198314a 6034145i bk2: 194040a 6061311i bk3: 197014a 5689597i bk4: 198142a 5338990i bk5: 195414a 5316423i bk6: 192972a 5371481i bk7: 189930a 5416928i bk8: 188420a 6737291i bk9: 185796a 6625549i bk10: 189992a 6280499i bk11: 192818a 5889465i bk12: 183326a 6369591i bk13: 182769a 6223271i bk14: 184166a 5810723i bk15: 183652a 5674621i 
bw_dist = 0.245	0.147	0.081	0.521	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5487
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6677408 n_act=1946702 n_pre=1946687 n_req=1877146 n_req_1=947918 n_req_2=583285 n_req_3=345943 n_rd=3085651 n_write=1823046 bw_util=0.4769 bw_util_1=0.2449 bw_util_2=0.1507 bw_util_3=0.08119 blp=10.131483 blp_1= 4.068217 blp_2= 2.763073 blp_3= 1.961580
 n_activity=15430838 dram_eff=0.4784 dram_eff_1=0.2457 dram_eff_2=0.1512 dram_eff_3=0.08145
bk0: 197739a 6153651i bk1: 204044a 5529448i bk2: 195468a 5864591i bk3: 199704a 5404587i bk4: 193138a 5527994i bk5: 200438a 4893642i bk6: 193180a 5258573i bk7: 197260a 4815618i bk8: 186806a 6744306i bk9: 190082a 6307806i bk10: 190334a 6165770i bk11: 200218a 5383052i bk12: 182466a 6327890i bk13: 183182a 6118217i bk14: 182724a 5799132i bk15: 188868a 5224734i 
bw_dist = 0.245	0.151	0.081	0.520	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0652
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6863812 n_act=1901243 n_pre=1901231 n_req=1850572 n_req_1=947927 n_req_2=561680 n_req_3=340965 n_rd=3037372 n_write=1775836 bw_util=0.4703 bw_util_1=0.245 bw_util_2=0.1451 bw_util_3=0.08022 blp=9.846319 blp_1= 4.081098 blp_2= 2.708419 blp_3= 1.929093
 n_activity=15362938 dram_eff=0.4739 dram_eff_1=0.2468 dram_eff_2=0.1462 dram_eff_3=0.08083
bk0: 196278a 6409442i bk1: 199174a 5983735i bk2: 195106a 6008922i bk3: 192446a 5984355i bk4: 193928a 5665533i bk5: 198868a 5179300i bk6: 191858a 5510873i bk7: 190862a 5408607i bk8: 185218a 6918813i bk9: 186404a 6647269i bk10: 189852a 6324936i bk11: 191746a 6021424i bk12: 178300a 6709278i bk13: 181454a 6367181i bk14: 181360a 6043569i bk15: 184518a 5620865i 
bw_dist = 0.245	0.145	0.080	0.522	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 955448, Miss = 762459, Miss_rate = 0.798, Pending_hits = 4214, Reservation_fails = 395102
L2_cache_bank[1]: Access = 1009717, Miss = 784790, Miss_rate = 0.777, Pending_hits = 5046, Reservation_fails = 662080
L2_cache_bank[2]: Access = 953374, Miss = 758334, Miss_rate = 0.795, Pending_hits = 3862, Reservation_fails = 490068
L2_cache_bank[3]: Access = 967111, Miss = 764438, Miss_rate = 0.790, Pending_hits = 4316, Reservation_fails = 569546
L2_cache_bank[4]: Access = 977828, Miss = 781084, Miss_rate = 0.799, Pending_hits = 4945, Reservation_fails = 555258
L2_cache_bank[5]: Access = 967118, Miss = 765693, Miss_rate = 0.792, Pending_hits = 4463, Reservation_fails = 489851
L2_cache_bank[6]: Access = 956385, Miss = 764113, Miss_rate = 0.799, Pending_hits = 4021, Reservation_fails = 488556
L2_cache_bank[7]: Access = 964511, Miss = 762879, Miss_rate = 0.791, Pending_hits = 4272, Reservation_fails = 539400
L2_cache_bank[8]: Access = 953588, Miss = 760941, Miss_rate = 0.798, Pending_hits = 3949, Reservation_fails = 406683
L2_cache_bank[9]: Access = 975381, Miss = 781924, Miss_rate = 0.802, Pending_hits = 4979, Reservation_fails = 640061
L2_cache_bank[10]: Access = 949372, Miss = 755969, Miss_rate = 0.796, Pending_hits = 3804, Reservation_fails = 434967
L2_cache_bank[11]: Access = 954695, Miss = 762759, Miss_rate = 0.799, Pending_hits = 4026, Reservation_fails = 527727
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 955448, Miss = 762459 (0.798), PendingHit = 4214 (0.00441)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1009717, Miss = 784790 (0.777), PendingHit = 5046 (0.005)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 953374, Miss = 758334 (0.795), PendingHit = 3862 (0.00405)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 967111, Miss = 764438 (0.79), PendingHit = 4316 (0.00446)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 977828, Miss = 781084 (0.799), PendingHit = 4945 (0.00506)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 967118, Miss = 765693 (0.792), PendingHit = 4463 (0.00461)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 956385, Miss = 764113 (0.799), PendingHit = 4021 (0.0042)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 964511, Miss = 762879 (0.791), PendingHit = 4272 (0.00443)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 953588, Miss = 760941 (0.798), PendingHit = 3949 (0.00414)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 975381, Miss = 781924 (0.802), PendingHit = 4979 (0.0051)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 949372, Miss = 755969 (0.796), PendingHit = 3804 (0.00401)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 954695, Miss = 762759 (0.799), PendingHit = 4026 (0.00422)
L2 Cache Total Miss Rate = 0.795
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.795
Stream 1: Accesses  = 6090746
Stream 1: Misses  = 5767948
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 11584528
Stream 3: Misses  = 9205383
Stream 1+2: Accesses  = 6090746
Stream 1+2: Misses  = 5767948
Stream 1+2+3: Accesses  = 17675274
Stream 1+2+3: Misses  = 14973331
Total Accesses  = 11584528
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	83.764
CORE_L2MPKI_21	85.179
CORE_L2MPKI_22	84.172
CORE_L2MPKI_23	85.421
CORE_L2MPKI_24	85.263
CORE_L2MPKI_25	84.772
CORE_L2MPKI_26	86.488
CORE_L2MPKI_27	86.403
CORE_L2MPKI_28	86.000
CORE_L2MPKI_29	85.712
CORE_L2MPKI_30	86.299
CORE_L2MPKI_31	85.525
CORE_L2MPKI_32	86.137
CORE_L2MPKI_33	86.624
CORE_L2MPKI_34	85.528
CORE_L2MPKI_35	85.924
CORE_L2MPKI_36	85.542
CORE_L2MPKI_37	85.020
CORE_L2MPKI_38	84.402
CORE_L2MPKI_39	86.230
CORE_L2MPKI_40	37.857
CORE_L2MPKI_41	34.784
CORE_L2MPKI_42	35.847
CORE_L2MPKI_43	37.795
CORE_L2MPKI_44	34.951
CORE_L2MPKI_45	37.026
CORE_L2MPKI_46	35.214
CORE_L2MPKI_47	34.921
CORE_L2MPKI_48	34.999
CORE_L2MPKI_49	36.885
CORE_L2MPKI_50	35.955
CORE_L2MPKI_51	35.353
CORE_L2MPKI_52	37.228
CORE_L2MPKI_53	38.097
CORE_L2MPKI_54	35.199
CORE_L2MPKI_55	34.780
CORE_L2MPKI_56	34.904
CORE_L2MPKI_57	34.512
CORE_L2MPKI_58	34.260
CORE_L2MPKI_59	34.884
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 85.520
Avg_MPKI_Stream3= 35.773
MISSES-CORES
CORE_MISSES_0	203114
CORE_MISSES_1	201852
CORE_MISSES_2	203182
CORE_MISSES_3	201208
CORE_MISSES_4	206295
CORE_MISSES_5	204355
CORE_MISSES_6	208283
CORE_MISSES_7	201823
CORE_MISSES_8	205082
CORE_MISSES_9	205122
CORE_MISSES_10	203781
CORE_MISSES_11	199942
CORE_MISSES_12	201905
CORE_MISSES_13	205082
CORE_MISSES_14	203105
CORE_MISSES_15	199901
CORE_MISSES_16	202520
CORE_MISSES_17	202402
CORE_MISSES_18	203123
CORE_MISSES_19	200540
CORE_MISSES_20	165322
CORE_MISSES_21	171116
CORE_MISSES_22	160237
CORE_MISSES_23	171706
CORE_MISSES_24	164752
CORE_MISSES_25	168355
CORE_MISSES_26	177689
CORE_MISSES_27	182134
CORE_MISSES_28	169082
CORE_MISSES_29	174938
CORE_MISSES_30	176696
CORE_MISSES_31	169277
CORE_MISSES_32	182072
CORE_MISSES_33	179671
CORE_MISSES_34	172197
CORE_MISSES_35	177730
CORE_MISSES_36	178628
CORE_MISSES_37	173860
CORE_MISSES_38	169865
CORE_MISSES_39	169392
CORE_MISSES_40	92625
CORE_MISSES_41	82189
CORE_MISSES_42	83611
CORE_MISSES_43	90702
CORE_MISSES_44	81711
CORE_MISSES_45	89037
CORE_MISSES_46	82493
CORE_MISSES_47	81229
CORE_MISSES_48	79487
CORE_MISSES_49	88792
CORE_MISSES_50	84143
CORE_MISSES_51	83427
CORE_MISSES_52	89268
CORE_MISSES_53	94478
CORE_MISSES_54	80790
CORE_MISSES_55	80413
CORE_MISSES_56	82093
CORE_MISSES_57	80723
CORE_MISSES_58	78814
CORE_MISSES_59	82022
L2_MISSES = 9205383
L2_total_cache_accesses = 11584528
L2_total_cache_misses = 9205383
L2_total_cache_miss_rate = 0.7946
L2_total_cache_pending_hits = 51897
L2_total_cache_reservation_fails = 6199299
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1850909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7223282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4860990
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 473625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1981707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1305095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2658
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 484
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 393
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33114
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=35775838
icnt_total_pkts_simt_to_mem=23046801
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     217.0365
gpu_ipc_2 =          inf
gpu_ipc_3 =       4.0215
gpu_tot_sim_cycle_stream_1 = 11726889
gpu_tot_sim_cycle_stream_2 = 0
gpu_tot_sim_cycle_stream_3 = 11726889
gpu_sim_insn_1 = 2545162880
gpu_sim_insn_2 = 40390720
gpu_sim_insn_3 = 47159335
gpu_sim_cycle = 11726890
gpu_sim_insn = 2632712935
gpu_ipc =     224.5022
gpu_tot_sim_cycle = 11726890
gpu_tot_sim_insn = 2632712935
gpu_tot_ipc =     224.5022
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 50443807
gpu_stall_icnt2sh    = 2167309
gpu_total_sim_rate=136177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43646411
	L1I_total_cache_misses = 50944
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 197933
L1D_cache:
	L1D_cache_core[0]: Access = 203080, Miss = 203080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10506699
	L1D_cache_core[1]: Access = 201840, Miss = 201840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10416657
	L1D_cache_core[2]: Access = 203180, Miss = 203180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10347831
	L1D_cache_core[3]: Access = 201200, Miss = 201200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10505114
	L1D_cache_core[4]: Access = 206280, Miss = 206280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10388768
	L1D_cache_core[5]: Access = 204340, Miss = 204340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10438605
	L1D_cache_core[6]: Access = 208280, Miss = 208280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10431308
	L1D_cache_core[7]: Access = 201820, Miss = 201820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10428029
	L1D_cache_core[8]: Access = 205080, Miss = 205080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10446535
	L1D_cache_core[9]: Access = 205120, Miss = 205120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10446315
	L1D_cache_core[10]: Access = 203780, Miss = 203780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10441603
	L1D_cache_core[11]: Access = 199940, Miss = 199940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10407515
	L1D_cache_core[12]: Access = 201900, Miss = 201900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10436207
	L1D_cache_core[13]: Access = 205080, Miss = 205080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10441218
	L1D_cache_core[14]: Access = 203100, Miss = 203100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10378187
	L1D_cache_core[15]: Access = 199900, Miss = 199900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10457172
	L1D_cache_core[16]: Access = 202520, Miss = 202520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10382035
	L1D_cache_core[17]: Access = 202400, Miss = 202400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10438057
	L1D_cache_core[18]: Access = 203120, Miss = 203120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10405867
	L1D_cache_core[19]: Access = 200540, Miss = 200540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10381269
	L1D_cache_core[20]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[21]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[23]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[25]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[26]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[27]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[28]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[29]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[30]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[31]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[32]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[33]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[34]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[35]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[36]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[37]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[38]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[39]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 233819, Miss = 182706, Miss_rate = 0.781, Pending_hits = 12884, Reservation_fails = 9582645
	L1D_cache_core[41]: Access = 217551, Miss = 167463, Miss_rate = 0.770, Pending_hits = 12221, Reservation_fails = 9106074
	L1D_cache_core[42]: Access = 217862, Miss = 168771, Miss_rate = 0.775, Pending_hits = 11810, Reservation_fails = 9151040
	L1D_cache_core[43]: Access = 227864, Miss = 178515, Miss_rate = 0.783, Pending_hits = 12414, Reservation_fails = 9607012
	L1D_cache_core[44]: Access = 216100, Miss = 167348, Miss_rate = 0.774, Pending_hits = 11856, Reservation_fails = 9064593
	L1D_cache_core[45]: Access = 224191, Miss = 175476, Miss_rate = 0.783, Pending_hits = 12411, Reservation_fails = 9418110
	L1D_cache_core[46]: Access = 217126, Miss = 168358, Miss_rate = 0.775, Pending_hits = 11838, Reservation_fails = 9231081
	L1D_cache_core[47]: Access = 215077, Miss = 167066, Miss_rate = 0.777, Pending_hits = 11759, Reservation_fails = 9079637
	L1D_cache_core[48]: Access = 210517, Miss = 163409, Miss_rate = 0.776, Pending_hits = 11499, Reservation_fails = 8837291
	L1D_cache_core[49]: Access = 224514, Miss = 176147, Miss_rate = 0.785, Pending_hits = 12363, Reservation_fails = 9491994
	L1D_cache_core[50]: Access = 217816, Miss = 170367, Miss_rate = 0.782, Pending_hits = 12165, Reservation_fails = 9237009
	L1D_cache_core[51]: Access = 218541, Miss = 170036, Miss_rate = 0.778, Pending_hits = 12069, Reservation_fails = 9279992
	L1D_cache_core[52]: Access = 226005, Miss = 176321, Miss_rate = 0.780, Pending_hits = 12424, Reservation_fails = 9535643
	L1D_cache_core[53]: Access = 239940, Miss = 186156, Miss_rate = 0.776, Pending_hits = 13232, Reservation_fails = 9881763
	L1D_cache_core[54]: Access = 210627, Miss = 164756, Miss_rate = 0.782, Pending_hits = 11632, Reservation_fails = 8864121
	L1D_cache_core[55]: Access = 214491, Miss = 166079, Miss_rate = 0.774, Pending_hits = 11585, Reservation_fails = 9069192
	L1D_cache_core[56]: Access = 216311, Miss = 167692, Miss_rate = 0.775, Pending_hits = 11912, Reservation_fails = 9064204
	L1D_cache_core[57]: Access = 213548, Miss = 165411, Miss_rate = 0.775, Pending_hits = 11885, Reservation_fails = 8975299
	L1D_cache_core[58]: Access = 208874, Miss = 162879, Miss_rate = 0.780, Pending_hits = 11342, Reservation_fails = 8932521
	L1D_cache_core[59]: Access = 216619, Miss = 168463, Miss_rate = 0.778, Pending_hits = 11747, Reservation_fails = 9160094
	L1D_total_cache_accesses = 8453989
	L1D_total_cache_misses = 7480015
	L1D_total_cache_miss_rate = 0.8848
	L1D_total_cache_pending_hits = 241048
	L1D_total_cache_reservation_fails = 393107453
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 627593
	L1C_total_cache_misses = 1600
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 7297
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 722042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5017115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319479250
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 625993
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2462900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 73628203
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43595467
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50944
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 197933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
264861, 264861, 264861, 264861, 251836, 251836, 251836, 251836, 248410, 248410, 248410, 248410, 229503, 229503, 229503, 229503, 
gpgpu_n_tot_thrd_icount = 2747609856
gpgpu_n_tot_w_icount = 85862808
gpgpu_n_stall_shd_mem = 630699846
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9107357
gpgpu_n_mem_write_global = 2474214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 88384513
gpgpu_n_store_insn = 53398368
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10969081
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 7297
gpgpu_stall_shd_mem[c_mem][bk_conf] = 7297
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 630692549
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:940921367	W0_Idle:277004991	W0_Scoreboard:103437352	W1:750802	W2:661031	W3:697708	W4:600658	W5:443241	W6:250953	W7:147265	W8:63088	W9:24944	W10:12428	W11:4811	W12:5572	W13:3395	W14:4947	W15:3970	W16:6168	W17:9496	W18:13107	W19:31670	W20:38307	W21:63331	W22:89593	W23:84619	W24:92087	W25:90577	W26:72210	W27:40466	W28:18430	W29:6832	W30:2473	W31:0	W32:81528911
Warp Occupancy Distribution:
Stall:470534725	W0_Idle:81421865	W0_Scoreboard:71444030	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80212780
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
warp_utilization0: 0.061016
warp_utilization1: 0.114001
warp_utilization2: -nan
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40136416 {8:5017052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 254997680 {40:848834,72:115,136:1625265,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 164290792 {40:4080279,72:4436,136:5590,}
traffic_breakdown_coretomem[INST_ACC_R] = 28280 {8:3535,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 682255016 {136:5016581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19792928 {8:2474116,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 164273712 {40:4079852,72:4436,136:5590,}
traffic_breakdown_memtocore[INST_ACC_R] = 480760 {136:3535,}
maxmrqlatency = 1520 
maxdqlatency = 0 
maxmflatency = 7560 
averagemflatency = 1290 
averagemflatency_1 = 1237 
averagemflatency_3 = 1349 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 63 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6835 
max_icnt2sh_latency = 11726889 
mrq_lat_table:4236370 	139983 	245572 	500266 	1347655 	2325229 	3040908 	2345738 	615867 	14914 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157335 	693411 	3546838 	5831679 	1338470 	12900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	62046 	165523 	635497 	688798 	757429 	1774278 	3972451 	3084176 	440598 	3952 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7080795 	1910389 	112565 	2768 	0 	0 	0 	1 	0 	804 	1608 	3236 	10211 	19053 	39003 	82295 	136801 	206388 	453277 	845869 	675570 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	68 	1117 	22267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        24        24        26        30        32        19        38        40        20        34        46        32        24        54 
dram[1]:        15        22        24        21        40        34        30        23        34        36        36        30        48        32        28        40 
dram[2]:        24        32        32        28        16        34        28        24        37        40        44        18        32        32        28        40 
dram[3]:        24        21        36        36        38        40        38        28        44        18        44        18        32        32        48        35 
dram[4]:        22        30        24        36        46        20        28        36        44        34        44        22        52        32        42        32 
dram[5]:        20        26        34        32        50        28        22        38        17        40        40        24        52        30        42        32 
maximum service time to same row:
dram[0]:      1185      1601      1139      1235      2307      1863      1686      1803      2310      2272      1269      1601      1264      1322      1399      1635 
dram[1]:      1444      1335      1425      1275      1933      1688      1682      1679      2522      2110      1464      1304      1526      1220      1323      1188 
dram[2]:      1508      1451      1525      1565      1771      1929      1785      1916      1990      2250      1470      1098      1614      1458      1263      1177 
dram[3]:      1215      1369      1115      1470      1766      1747      1768      1738      1895      2051      1479      1535      1394      1376      1356      1424 
dram[4]:      1222      1062      1450      1554      1644      1993      1690      1985      2093      2204      1350      1150      1478      1206      1402      1343 
dram[5]:      1217      1410      1447      1601      1686      1701      1835      1663      2236      1785      1368      1755      1520      1292      1787      1447 
average row accesses per activate:
dram[0]:  1.288845  1.279520  1.273414  1.264885  1.294475  1.290685  1.278154  1.267882  1.252956  1.243537  1.269063  1.262709  1.266828  1.258815  1.296488  1.292998 
dram[1]:  1.286231  1.283132  1.277391  1.280776  1.303044  1.300967  1.281712  1.280368  1.255585  1.261099  1.273918  1.277475  1.273813  1.274778  1.300858  1.303383 
dram[2]:  1.279215  1.279988  1.269757  1.273401  1.288491  1.299878  1.280106  1.273514  1.245120  1.255969  1.263162  1.268887  1.262354  1.270064  1.291370  1.306031 
dram[3]:  1.289687  1.286296  1.278688  1.275171  1.300019  1.298704  1.281456  1.282092  1.255491  1.258914  1.277378  1.275705  1.268851  1.273218  1.303007  1.305361 
dram[4]:  1.285010  1.280189  1.271393  1.275129  1.295826  1.292137  1.279731  1.275695  1.253396  1.250643  1.270599  1.268171  1.267976  1.268936  1.301921  1.297089 
dram[5]:  1.283551  1.289460  1.271143  1.278089  1.296650  1.303385  1.284354  1.278343  1.252836  1.259341  1.277091  1.278567  1.274153  1.272572  1.304333  1.305550 
average row locality = 14812582/11584477 = 1.278658
average row locality_1 = 11073713/8795129 = 1.259073
average row locality_2 = 3738869/2789348 = 1.340410
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     99739    106223     96919     99029     98650     99587     97159     99155     93093     95841     95668     98240     90484     93161     90723     93531 
dram[1]:     97658    100839     95740     98419     97771     97839     97025     95988     93176     92635     95797     95523     89382     91322     91779     91853 
dram[2]:    101567    100173     99615     97847     99568     97543    101670     97710     94586     92075     97322     98046     93215     90577     93527     91709 
dram[3]:     98564     99158     97020     98508     99071     97707     96487     94965     94211     92899     94998     96410     91663     91386     92086     91826 
dram[4]:     98870    102022     97734     99854     96569    100220     96592     98630     93403     95041     95169    100113     91233     91591     91362     94434 
dram[5]:     98142     99588     97554     96223     96964     99435     95929     95431     92609     93203     94929     95877     89150     90727     90680     92260 
total reads: 9205195
bank skew: 106223/89150 = 1.19
chip skew: 1547202/1518701 = 1.02
number of total write accesses:
dram[0]:     61944     67514     58710     60320     61360     62524     59158     60674     56132     59111     58249     60852     52380     55179     55644     58195 
dram[1]:     59495     62546     57377     60328     60661     60784     58889     57672     55868     55809     58105     58233     51247     53045     56753     56807 
dram[2]:     63587     61789     60771     59066     62511     60517     63457     59546     57422     55490     59704     60546     55051     52784     58571     56852 
dram[3]:     60705     60444     58682     59983     62108     60492     58147     56609     57098     56137     57330     58732     53184     53349     57053     56510 
dram[4]:     61089     63637     59269     61069     59718     62965     58411     60282     56453     58194     57574     62294     53083     53673     56449     59097 
dram[5]:     59612     61196     59061     57926     59662     62216     57596     56982     55515     56453     57280     58295     50938     52655     55421     57626 
total reads: 5607483
bank skew: 67514/50938 = 1.33
chip skew: 947946/918434 = 1.03
average mf latency per bank:
dram[0]:       1300      1590      1003      1133       939      1041       940      1120       857       954      1103      1206       955      1032       921      1017
dram[1]:       1269      1285       945       945       886       900       883       892       805       824      1044      1063       902       892       864       895
dram[2]:       1371      1364      1056      1018       985       966      1008       948       901       888      1152      1137      1000       949       964       957
dram[3]:       1266      1332       966       976       912       930       918       911       834       839      1085      1084       925       912       893       907
dram[4]:       1288      1384       976      1026       925       992       921       978       845       911      1098      1161       944       976       908       974
dram[5]:       1288      1279       942       936       895       916       890       907       814       829      1050      1063       886       909       880       885
maximum mf latency per bank:
dram[0]:       5502      6961      6031      6431      6010      6030      5311      6408      5476      7025      6893      5855      5743      6717      5470      6674
dram[1]:       5881      5961      7080      5723      5991      6251      6075      5894      6058      5549      5461      5495      5262      5647      5907      5782
dram[2]:       5658      5740      5805      6272      5854      7000      5868      7156      5945      5292      6827      5790      5492      6193      5939      5930
dram[3]:       6267      6431      6815      5701      6106      5832      6960      5686      6516      5879      5920      7132      5870      6857      5768      6911
dram[4]:       5677      6060      5537      6897      5556      6884      5901      7560      5205      5765      6828      5704      5430      6302      5604      5663
dram[5]:       5269      6136      5755      5437      6638      6596      5819      6446      5989      5884      6688      6349      5484      7284      6023      6544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6633923 n_act=1958814 n_pre=1958799 n_req=1880357 n_req_1=947936 n_req_2=589558 n_req_3=342863 n_rd=3094382 n_write=1833576 bw_util=0.4778 bw_util_1=0.245 bw_util_2=0.1523 bw_util_3=0.08055 blp=10.202509 blp_1= 4.067824 blp_2= 2.779447 blp_3= 1.959124
 n_activity=15447160 dram_eff=0.4788 dram_eff_1=0.2455 dram_eff_2=0.1527 dram_eff_3=0.08072
bk0: 199478a 6034877i bk1: 212446a 5032229i bk2: 193836a 5855706i bk3: 198058a 5444982i bk4: 197300a 5253256i bk5: 199174a 4889580i bk6: 194318a 5108593i bk7: 198308a 4671106i bk8: 186184a 6780947i bk9: 191676a 6151710i bk10: 191336a 6056113i bk11: 196476a 5507052i bk12: 180966a 6399585i bk13: 186322a 5834351i bk14: 181446a 5867023i bk15: 187058a 5312456i 
bw_dist = 0.245	0.152	0.081	0.520	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2665
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6833524 n_act=1907953 n_pre=1907938 n_req=1856203 n_req_1=947940 n_req_2=564677 n_req_3=343586 n_rd=3045462 n_write=1784617 bw_util=0.4716 bw_util_1=0.245 bw_util_2=0.1459 bw_util_3=0.08069 blp=9.908379 blp_1= 4.084080 blp_2= 2.721679 blp_3= 1.927916
 n_activity=15369559 dram_eff=0.4749 dram_eff_1=0.2467 dram_eff_2=0.147 dram_eff_3=0.08127
bk0: 195316a 6425819i bk1: 201678a 5798699i bk2: 191480a 6169332i bk3: 196838a 5649155i bk4: 195538a 5538140i bk5: 195678a 5313825i bk6: 194042a 5313356i bk7: 191972a 5272563i bk8: 186348a 6865148i bk9: 185268a 6714289i bk10: 191594a 6200987i bk11: 191040a 6015539i bk12: 178764a 6660054i bk13: 182642a 6292341i bk14: 183558a 5852458i bk15: 183706a 5676798i 
bw_dist = 0.245	0.146	0.081	0.521	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4312
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6642400 n_act=1955752 n_pre=1955740 n_req=1880788 n_req_1=947948 n_req_2=588176 n_req_3=344664 n_rd=3093474 n_write=1832128 bw_util=0.4778 bw_util_1=0.245 bw_util_2=0.152 bw_util_3=0.0809 blp=10.192486 blp_1= 4.068667 blp_2= 2.774575 blp_3= 1.959489
 n_activity=15440545 dram_eff=0.479 dram_eff_1=0.2456 dram_eff_2=0.1524 dram_eff_3=0.0811
bk0: 203130a 5796066i bk1: 200346a 5728170i bk2: 199228a 5608935i bk3: 195690a 5633003i bk4: 199134a 5110932i bk5: 195086a 5218963i bk6: 203336a 4571548i bk7: 195420a 4878486i bk8: 189172a 6574613i bk9: 184150a 6637469i bk10: 194644a 5857285i bk11: 196088a 5568991i bk12: 186430a 6035521i bk13: 181154a 6207699i bk14: 187048a 5469620i bk15: 183418a 5536509i 
bw_dist = 0.245	0.152	0.081	0.520	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2408
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6807345 n_act=1913994 n_pre=1913983 n_req=1860637 n_req_1=947948 n_req_2=567262 n_req_3=345427 n_rd=3053889 n_write=1790283 bw_util=0.4727 bw_util_1=0.245 bw_util_2=0.1466 bw_util_3=0.08114 blp=9.939601 blp_1= 4.081804 blp_2= 2.725866 blp_3= 1.944132
 n_activity=15382079 dram_eff=0.4757 dram_eff_1=0.2465 dram_eff_2=0.1475 dram_eff_3=0.08166
bk0: 197124a 6286659i bk1: 198314a 6034145i bk2: 194040a 6061311i bk3: 197014a 5689597i bk4: 198142a 5338990i bk5: 195414a 5316423i bk6: 192972a 5371481i bk7: 189930a 5416928i bk8: 188420a 6737291i bk9: 185796a 6625549i bk10: 189992a 6280499i bk11: 192818a 5889465i bk12: 183326a 6369591i bk13: 182769a 6223271i bk14: 184166a 5810723i bk15: 183652a 5674621i 
bw_dist = 0.245	0.147	0.081	0.521	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5487
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6677408 n_act=1946702 n_pre=1946687 n_req=1877146 n_req_1=947918 n_req_2=583285 n_req_3=345943 n_rd=3085651 n_write=1823046 bw_util=0.4769 bw_util_1=0.2449 bw_util_2=0.1507 bw_util_3=0.08119 blp=10.131483 blp_1= 4.068217 blp_2= 2.763073 blp_3= 1.961580
 n_activity=15430838 dram_eff=0.4784 dram_eff_1=0.2457 dram_eff_2=0.1512 dram_eff_3=0.08145
bk0: 197739a 6153651i bk1: 204044a 5529448i bk2: 195468a 5864591i bk3: 199704a 5404587i bk4: 193138a 5527994i bk5: 200438a 4893642i bk6: 193180a 5258573i bk7: 197260a 4815618i bk8: 186806a 6744306i bk9: 190082a 6307806i bk10: 190334a 6165770i bk11: 200218a 5383052i bk12: 182466a 6327890i bk13: 183182a 6118217i bk14: 182724a 5799132i bk15: 188868a 5224734i 
bw_dist = 0.245	0.151	0.081	0.520	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0652
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15479494 n_nop=6863812 n_act=1901243 n_pre=1901231 n_req=1850572 n_req_1=947927 n_req_2=561680 n_req_3=340965 n_rd=3037372 n_write=1775836 bw_util=0.4703 bw_util_1=0.245 bw_util_2=0.1451 bw_util_3=0.08022 blp=9.846319 blp_1= 4.081098 blp_2= 2.708419 blp_3= 1.929093
 n_activity=15362938 dram_eff=0.4739 dram_eff_1=0.2468 dram_eff_2=0.1462 dram_eff_3=0.08083
bk0: 196278a 6409442i bk1: 199174a 5983735i bk2: 195106a 6008922i bk3: 192446a 5984355i bk4: 193928a 5665533i bk5: 198868a 5179300i bk6: 191858a 5510873i bk7: 190862a 5408607i bk8: 185218a 6918813i bk9: 186404a 6647269i bk10: 189852a 6324936i bk11: 191746a 6021424i bk12: 178300a 6709278i bk13: 181454a 6367181i bk14: 181360a 6043569i bk15: 184518a 5620865i 
bw_dist = 0.245	0.145	0.080	0.522	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 955448, Miss = 762459, Miss_rate = 0.798, Pending_hits = 4214, Reservation_fails = 395102
L2_cache_bank[1]: Access = 1009717, Miss = 784790, Miss_rate = 0.777, Pending_hits = 5046, Reservation_fails = 662080
L2_cache_bank[2]: Access = 953374, Miss = 758334, Miss_rate = 0.795, Pending_hits = 3862, Reservation_fails = 490068
L2_cache_bank[3]: Access = 967111, Miss = 764438, Miss_rate = 0.790, Pending_hits = 4316, Reservation_fails = 569546
L2_cache_bank[4]: Access = 977828, Miss = 781084, Miss_rate = 0.799, Pending_hits = 4945, Reservation_fails = 555258
L2_cache_bank[5]: Access = 967118, Miss = 765693, Miss_rate = 0.792, Pending_hits = 4463, Reservation_fails = 489851
L2_cache_bank[6]: Access = 956385, Miss = 764113, Miss_rate = 0.799, Pending_hits = 4021, Reservation_fails = 488556
L2_cache_bank[7]: Access = 964511, Miss = 762879, Miss_rate = 0.791, Pending_hits = 4272, Reservation_fails = 539400
L2_cache_bank[8]: Access = 953588, Miss = 760941, Miss_rate = 0.798, Pending_hits = 3949, Reservation_fails = 406683
L2_cache_bank[9]: Access = 975381, Miss = 781924, Miss_rate = 0.802, Pending_hits = 4979, Reservation_fails = 640061
L2_cache_bank[10]: Access = 949372, Miss = 755969, Miss_rate = 0.796, Pending_hits = 3804, Reservation_fails = 434967
L2_cache_bank[11]: Access = 954695, Miss = 762759, Miss_rate = 0.799, Pending_hits = 4026, Reservation_fails = 527727
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 955448, Miss = 762459 (0.798), PendingHit = 4214 (0.00441)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1009717, Miss = 784790 (0.777), PendingHit = 5046 (0.005)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 953374, Miss = 758334 (0.795), PendingHit = 3862 (0.00405)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 967111, Miss = 764438 (0.79), PendingHit = 4316 (0.00446)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 977828, Miss = 781084 (0.799), PendingHit = 4945 (0.00506)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 967118, Miss = 765693 (0.792), PendingHit = 4463 (0.00461)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 956385, Miss = 764113 (0.799), PendingHit = 4021 (0.0042)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 964511, Miss = 762879 (0.791), PendingHit = 4272 (0.00443)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 953588, Miss = 760941 (0.798), PendingHit = 3949 (0.00414)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 975381, Miss = 781924 (0.802), PendingHit = 4979 (0.0051)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 949372, Miss = 755969 (0.796), PendingHit = 3804 (0.00401)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 954695, Miss = 762759 (0.799), PendingHit = 4026 (0.00422)
L2 Cache Total Miss Rate = 0.795
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = -nan
Stream 3: L2 Cache Miss Rate = 0.795
Stream 1: Accesses  = 6090746
Stream 1: Misses  = 5767948
Stream 2: Accesses  = 0
Stream 2: Misses  = 0
Stream 3: Accesses  = 11584528
Stream 3: Misses  = 9205383
Stream 1+2: Accesses  = 6090746
Stream 1+2: Misses  = 5767948
Stream 1+2+3: Accesses  = 17675274
Stream 1+2+3: Misses  = 14973331
Total Accesses  = 11584528
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	83.764
CORE_L2MPKI_21	85.179
CORE_L2MPKI_22	84.172
CORE_L2MPKI_23	85.421
CORE_L2MPKI_24	85.263
CORE_L2MPKI_25	84.772
CORE_L2MPKI_26	86.488
CORE_L2MPKI_27	86.403
CORE_L2MPKI_28	86.000
CORE_L2MPKI_29	85.712
CORE_L2MPKI_30	86.299
CORE_L2MPKI_31	85.525
CORE_L2MPKI_32	86.137
CORE_L2MPKI_33	86.624
CORE_L2MPKI_34	85.528
CORE_L2MPKI_35	85.924
CORE_L2MPKI_36	85.542
CORE_L2MPKI_37	85.020
CORE_L2MPKI_38	84.402
CORE_L2MPKI_39	86.230
CORE_L2MPKI_40	37.857
CORE_L2MPKI_41	34.784
CORE_L2MPKI_42	35.847
CORE_L2MPKI_43	37.795
CORE_L2MPKI_44	34.951
CORE_L2MPKI_45	37.026
CORE_L2MPKI_46	35.214
CORE_L2MPKI_47	34.921
CORE_L2MPKI_48	34.999
CORE_L2MPKI_49	36.885
CORE_L2MPKI_50	35.955
CORE_L2MPKI_51	35.353
CORE_L2MPKI_52	37.228
CORE_L2MPKI_53	38.097
CORE_L2MPKI_54	35.199
CORE_L2MPKI_55	34.780
CORE_L2MPKI_56	34.904
CORE_L2MPKI_57	34.512
CORE_L2MPKI_58	34.260
CORE_L2MPKI_59	34.884
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 85.520
Avg_MPKI_Stream3= 35.773
MISSES-CORES
CORE_MISSES_0	203114
CORE_MISSES_1	201852
CORE_MISSES_2	203182
CORE_MISSES_3	201208
CORE_MISSES_4	206295
CORE_MISSES_5	204355
CORE_MISSES_6	208283
CORE_MISSES_7	201823
CORE_MISSES_8	205082
CORE_MISSES_9	205122
CORE_MISSES_10	203781
CORE_MISSES_11	199942
CORE_MISSES_12	201905
CORE_MISSES_13	205082
CORE_MISSES_14	203105
CORE_MISSES_15	199901
CORE_MISSES_16	202520
CORE_MISSES_17	202402
CORE_MISSES_18	203123
CORE_MISSES_19	200540
CORE_MISSES_20	165322
CORE_MISSES_21	171116
CORE_MISSES_22	160237
CORE_MISSES_23	171706
CORE_MISSES_24	164752
CORE_MISSES_25	168355
CORE_MISSES_26	177689
CORE_MISSES_27	182134
CORE_MISSES_28	169082
CORE_MISSES_29	174938
CORE_MISSES_30	176696
CORE_MISSES_31	169277
CORE_MISSES_32	182072
CORE_MISSES_33	179671
CORE_MISSES_34	172197
CORE_MISSES_35	177730
CORE_MISSES_36	178628
CORE_MISSES_37	173860
CORE_MISSES_38	169865
CORE_MISSES_39	169392
CORE_MISSES_40	92625
CORE_MISSES_41	82189
CORE_MISSES_42	83611
CORE_MISSES_43	90702
CORE_MISSES_44	81711
CORE_MISSES_45	89037
CORE_MISSES_46	82493
CORE_MISSES_47	81229
CORE_MISSES_48	79487
CORE_MISSES_49	88792
CORE_MISSES_50	84143
CORE_MISSES_51	83427
CORE_MISSES_52	89268
CORE_MISSES_53	94478
CORE_MISSES_54	80790
CORE_MISSES_55	80413
CORE_MISSES_56	82093
CORE_MISSES_57	80723
CORE_MISSES_58	78814
CORE_MISSES_59	82022
L2_MISSES = 9205383
L2_total_cache_accesses = 11584528
L2_total_cache_misses = 9205383
L2_total_cache_miss_rate = 0.7946
L2_total_cache_pending_hits = 51897
L2_total_cache_reservation_fails = 6199299
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1850909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7223282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4860990
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 473625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1981707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1305095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2658
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 484
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 393
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33114
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=35775838
icnt_total_pkts_simt_to_mem=23046801
