Warning (10268): Verilog HDL information at Avalon_Slave_Controller.sv(35): always construct contains both blocking and non-blocking assignments File: C:/Dev/ECE342/Lab4/lda/Avalon_Slave_Controller.sv Line: 35
Warning (10268): Verilog HDL information at line_drawer_data.sv(86): always construct contains both blocking and non-blocking assignments File: C:/Dev/ECE342/Lab4/lda/line_drawer_data.sv Line: 86
Warning (10268): Verilog HDL information at line_drawer_data.sv(181): always construct contains both blocking and non-blocking assignments File: C:/Dev/ECE342/Lab4/lda/line_drawer_data.sv Line: 181
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at nios_system_nios2_processor.v(1607): conditional expression evaluates to a constant File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_nios2_processor.v Line: 1607
Warning (10037): Verilog HDL or VHDL warning at nios_system_nios2_processor.v(1609): conditional expression evaluates to a constant File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_nios2_processor.v Line: 1609
Warning (10037): Verilog HDL or VHDL warning at nios_system_nios2_processor.v(1765): conditional expression evaluates to a constant File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_nios2_processor.v Line: 1765
Warning (10037): Verilog HDL or VHDL warning at nios_system_nios2_processor.v(2589): conditional expression evaluates to a constant File: C:/Dev/ECE342/Lab4/db/ip/nios_system/submodules/nios_system_nios2_processor.v Line: 2589
