<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>clefia</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>6</BRAM_18K>
            <FF>12016</FF>
            <LUT>42661</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>clefia</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label157_fu_6242</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label157</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6242</ID>
                    <BindInstances>add_ln117_fu_74_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label152_fu_6250</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label152</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6250</ID>
                    <BindInstances>add_ln117_fu_74_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1_fu_6258</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6258</ID>
                    <BindInstances>add_ln117_fu_74_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaGfn8_label458_fu_6266</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaGfn8_label458</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6266</ID>
                    <BindInstances>add_ln215_fu_3450_p2 add_ln210_fu_3455_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label260_fu_6309</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label260</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6309</ID>
                    <BindInstances>add_ln124_fu_90_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label159_fu_6316</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label159</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6316</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaKeySet256_label10_fu_6322</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaKeySet256_label10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6322</ID>
                    <BindInstances>add_ln373_fu_1589_p2 add_ln121_1_fu_1620_p2 grp_fu_1035_p2 grp_fu_1040_p2 grp_fu_1045_p2 grp_fu_1059_p2 grp_fu_1064_p2 grp_fu_1079_p2 grp_fu_1084_p2 grp_fu_1099_p2 grp_fu_1129_p2 grp_fu_1104_p2 grp_fu_1134_p2 grp_fu_1119_p2 grp_fu_1149_p2 grp_fu_1124_p2 grp_fu_1154_p2 grp_fu_1139_p2 grp_fu_1169_p2 grp_fu_1144_p2 grp_fu_1174_p2 grp_fu_1159_p2 grp_fu_1193_p2 grp_fu_1164_p2 grp_fu_1198_p2 grp_fu_1035_p2 grp_fu_1040_p2 grp_fu_1045_p2 grp_fu_1059_p2 grp_fu_1064_p2 grp_fu_1079_p2 grp_fu_1084_p2 grp_fu_1099_p2 grp_fu_1129_p2 grp_fu_1104_p2 grp_fu_1134_p2 grp_fu_1119_p2 grp_fu_1149_p2 grp_fu_1124_p2 grp_fu_1154_p2 grp_fu_1139_p2 grp_fu_1169_p2 grp_fu_1144_p2 grp_fu_1174_p2 grp_fu_1159_p2 grp_fu_1193_p2 grp_fu_1164_p2 grp_fu_1198_p2 add_ln387_fu_2556_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label261_fu_6330</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label261</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6330</ID>
                    <BindInstances>add_ln124_fu_88_p2 add_ln121_8_fu_122_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaKeySet192_label8_fu_6337</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaKeySet192_label8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6337</ID>
                    <BindInstances>add_ln329_fu_76_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label153_fu_6344</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label153</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6344</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaGfn8_label4_fu_6350</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaGfn8_label4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6350</ID>
                    <BindInstances>add_ln215_fu_3450_p2 add_ln210_fu_3455_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label255_fu_6393</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label255</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6393</ID>
                    <BindInstances>add_ln124_fu_90_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label154_fu_6399</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label154</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6399</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaKeySet192_label9_fu_6405</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaKeySet192_label9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6405</ID>
                    <BindInstances>add_ln340_fu_1634_p2 add_ln121_57_fu_1665_p2 grp_fu_1235_p2 grp_fu_1246_p2 grp_fu_1251_p2 grp_fu_1271_p2 grp_fu_1276_p2 grp_fu_1291_p2 grp_fu_1296_p2 grp_fu_1311_p2 grp_fu_1341_p2 grp_fu_1316_p2 grp_fu_1346_p2 grp_fu_1331_p2 grp_fu_1361_p2 grp_fu_1336_p2 grp_fu_1366_p2 grp_fu_1351_p2 grp_fu_1381_p2 grp_fu_1356_p2 grp_fu_1386_p2 grp_fu_1371_p2 grp_fu_1399_p2 grp_fu_1376_p2 grp_fu_1404_p2 grp_fu_1235_p2 grp_fu_1246_p2 grp_fu_1251_p2 grp_fu_1271_p2 grp_fu_1276_p2 grp_fu_1291_p2 grp_fu_1296_p2 grp_fu_1311_p2 grp_fu_1341_p2 grp_fu_1316_p2 grp_fu_1346_p2 grp_fu_1331_p2 grp_fu_1361_p2 grp_fu_1336_p2 grp_fu_1366_p2 grp_fu_1351_p2 grp_fu_1381_p2 grp_fu_1356_p2 grp_fu_1386_p2 grp_fu_1371_p2 grp_fu_1399_p2 grp_fu_1376_p2 grp_fu_1404_p2 add_ln354_fu_2557_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label256_fu_6447</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label256</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6447</ID>
                    <BindInstances>add_ln124_fu_88_p2 add_ln121_49_fu_122_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaGfn4_label3_fu_6453</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaGfn4_label3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6453</ID>
                    <BindInstances>add_ln196_fu_1772_p2 add_ln193_fu_1777_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label129_fu_6480</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label129</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6480</ID>
                    <BindInstances>add_ln117_fu_75_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label128_fu_6487</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label128</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6487</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2_fu_6493</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6493</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_fu_127_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label130_fu_6501</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label130</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6501</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label231_fu_6507</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label231</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6507</ID>
                    <BindInstances>add_ln124_fu_91_p2 add_ln121_5_fu_124_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label232_fu_6515</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label232</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6515</ID>
                    <BindInstances>add_ln124_fu_80_p2 add_ln121_31_fu_95_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label133_fu_6522</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label133</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6522</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label234_fu_6528</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label234</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6528</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_33_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label135_fu_6536</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label135</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6536</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label236_fu_6542</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label236</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6542</ID>
                    <BindInstances>add_ln124_fu_93_p2 add_ln121_35_fu_103_p2 add_ln121_36_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label237_fu_6550</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label237</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6550</ID>
                    <BindInstances>add_ln124_fu_80_p2 add_ln121_38_fu_95_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label138_fu_6557</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label138</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6557</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label239_fu_6563</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label239</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6563</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_51_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label140_fu_6571</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label140</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6571</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label241_fu_6577</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label241</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6577</ID>
                    <BindInstances>add_ln124_fu_93_p2 add_ln121_63_fu_103_p2 add_ln121_64_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label242_fu_6585</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label242</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6585</ID>
                    <BindInstances>add_ln124_fu_80_p2 add_ln121_65_fu_95_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label143_fu_6592</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label143</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6592</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label244_fu_6598</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label244</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6598</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_67_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label145_fu_6606</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label145</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6606</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label246_fu_6612</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label246</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6612</ID>
                    <BindInstances>add_ln124_fu_93_p2 add_ln121_68_fu_103_p2 add_ln121_69_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label247_fu_6620</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label247</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6620</ID>
                    <BindInstances>add_ln124_fu_80_p2 add_ln121_70_fu_95_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label148_fu_6627</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label148</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6627</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label249_fu_6633</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label249</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6633</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_72_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label150_fu_6641</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label150</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6641</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label151_fu_6647</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label151</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6647</ID>
                    <BindInstances>add_ln117_fu_77_p2 add_ln114_fu_102_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label162_fu_6654</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label162</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6654</ID>
                    <BindInstances>add_ln117_fu_88_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label263_fu_6661</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label263</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6661</ID>
                    <BindInstances>add_ln124_fu_116_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label264_fu_6667</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label264</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6667</ID>
                    <BindInstances>add_ln124_fu_120_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label165_fu_6673</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label165</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6673</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaGfn4_label366_fu_6679</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaGfn4_label366</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6679</ID>
                    <BindInstances>add_ln188_1_fu_668_p2 add_ln188_fu_597_p2 add_ln121_fu_604_p2 add_ln121_111_fu_615_p2 add_ln121_112_fu_625_p2 add_ln121_113_fu_645_p2 add_ln121_114_fu_655_p2 add_ln121_115_fu_836_p2 add_ln121_116_fu_846_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label167_fu_6707</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label167</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6707</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label168_fu_6713</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label168</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6713</ID>
                    <BindInstances>add_ln117_fu_88_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label269_fu_6720</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label269</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6720</ID>
                    <BindInstances>add_ln124_fu_104_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label270_fu_6729</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label270</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6729</ID>
                    <BindInstances>add_ln124_fu_104_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label171_fu_6738</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label171</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6738</ID>
                    <BindInstances>add_ln117_fu_88_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1107_fu_6745</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1107</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6745</ID>
                    <BindInstances>add_ln117_fu_74_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label199_fu_6752</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label199</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6752</ID>
                    <BindInstances>add_ln117_fu_74_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label172_fu_6759</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label172</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6759</ID>
                    <BindInstances>add_ln117_fu_74_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaGfn8_label4108_fu_6766</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaGfn8_label4108</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6766</ID>
                    <BindInstances>add_ln215_fu_3450_p2 add_ln210_fu_3455_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2110_fu_6809</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2110</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6809</ID>
                    <BindInstances>add_ln124_fu_90_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1109_fu_6816</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1109</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6816</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaKeySet256_label10111_fu_6822</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaKeySet256_label10111</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6822</ID>
                    <BindInstances>add_ln373_fu_1589_p2 add_ln121_fu_1620_p2 grp_fu_1035_p2 grp_fu_1040_p2 grp_fu_1045_p2 grp_fu_1059_p2 grp_fu_1064_p2 grp_fu_1079_p2 grp_fu_1084_p2 grp_fu_1099_p2 grp_fu_1129_p2 grp_fu_1104_p2 grp_fu_1134_p2 grp_fu_1119_p2 grp_fu_1149_p2 grp_fu_1124_p2 grp_fu_1154_p2 grp_fu_1139_p2 grp_fu_1169_p2 grp_fu_1144_p2 grp_fu_1174_p2 grp_fu_1159_p2 grp_fu_1193_p2 grp_fu_1164_p2 grp_fu_1198_p2 grp_fu_1035_p2 grp_fu_1040_p2 grp_fu_1045_p2 grp_fu_1059_p2 grp_fu_1064_p2 grp_fu_1079_p2 grp_fu_1084_p2 grp_fu_1099_p2 grp_fu_1129_p2 grp_fu_1104_p2 grp_fu_1134_p2 grp_fu_1119_p2 grp_fu_1149_p2 grp_fu_1124_p2 grp_fu_1154_p2 grp_fu_1139_p2 grp_fu_1169_p2 grp_fu_1144_p2 grp_fu_1174_p2 grp_fu_1159_p2 grp_fu_1193_p2 grp_fu_1164_p2 grp_fu_1198_p2 add_ln387_fu_2556_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2112_fu_6830</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2112</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6830</ID>
                    <BindInstances>add_ln124_fu_88_p2 add_ln121_fu_122_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaKeySet192_label8100_fu_6837</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaKeySet192_label8100</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6837</ID>
                    <BindInstances>add_ln329_fu_76_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1101_fu_6844</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1101</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6844</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaGfn8_label4102_fu_6850</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaGfn8_label4102</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6850</ID>
                    <BindInstances>add_ln215_fu_3450_p2 add_ln210_fu_3455_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2104_fu_6893</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2104</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6893</ID>
                    <BindInstances>add_ln124_fu_90_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1103_fu_6899</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1103</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6899</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaKeySet192_label9105_fu_6905</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaKeySet192_label9105</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6905</ID>
                    <BindInstances>add_ln340_fu_1634_p2 add_ln121_fu_1665_p2 grp_fu_1235_p2 grp_fu_1246_p2 grp_fu_1251_p2 grp_fu_1271_p2 grp_fu_1276_p2 grp_fu_1291_p2 grp_fu_1296_p2 grp_fu_1311_p2 grp_fu_1341_p2 grp_fu_1316_p2 grp_fu_1346_p2 grp_fu_1331_p2 grp_fu_1361_p2 grp_fu_1336_p2 grp_fu_1366_p2 grp_fu_1351_p2 grp_fu_1381_p2 grp_fu_1356_p2 grp_fu_1386_p2 grp_fu_1371_p2 grp_fu_1399_p2 grp_fu_1376_p2 grp_fu_1404_p2 grp_fu_1235_p2 grp_fu_1246_p2 grp_fu_1251_p2 grp_fu_1271_p2 grp_fu_1276_p2 grp_fu_1291_p2 grp_fu_1296_p2 grp_fu_1311_p2 grp_fu_1341_p2 grp_fu_1316_p2 grp_fu_1346_p2 grp_fu_1331_p2 grp_fu_1361_p2 grp_fu_1336_p2 grp_fu_1366_p2 grp_fu_1351_p2 grp_fu_1381_p2 grp_fu_1356_p2 grp_fu_1386_p2 grp_fu_1371_p2 grp_fu_1399_p2 grp_fu_1376_p2 grp_fu_1404_p2 add_ln354_fu_2557_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2106_fu_6947</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2106</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6947</ID>
                    <BindInstances>add_ln124_fu_88_p2 add_ln121_fu_122_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaGfn4_label373_fu_6953</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaGfn4_label373</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6953</ID>
                    <BindInstances>add_ln196_fu_1772_p2 add_ln193_fu_1777_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label175_fu_6980</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label175</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6980</ID>
                    <BindInstances>add_ln117_fu_75_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label174_fu_6987</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label174</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6987</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label276_fu_6993</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label276</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6993</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_111_fu_127_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label177_fu_7001</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label177</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7001</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label278_fu_7007</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label278</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7007</ID>
                    <BindInstances>add_ln124_fu_91_p2 add_ln121_115_fu_124_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label279_fu_7015</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label279</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7015</ID>
                    <BindInstances>add_ln124_fu_80_p2 add_ln121_116_fu_95_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label180_fu_7022</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label180</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7022</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label281_fu_7028</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label281</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7028</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_118_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label182_fu_7036</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label182</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7036</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label283_fu_7042</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label283</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7042</ID>
                    <BindInstances>add_ln124_fu_93_p2 add_ln121_fu_103_p2 add_ln121_119_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label284_fu_7050</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label284</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7050</ID>
                    <BindInstances>add_ln124_fu_80_p2 add_ln121_fu_95_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label185_fu_7057</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label185</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7057</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label286_fu_7063</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label286</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7063</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label187_fu_7071</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label187</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7071</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label288_fu_7077</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label288</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7077</ID>
                    <BindInstances>add_ln124_fu_93_p2 add_ln121_fu_103_p2 add_ln121_118_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label289_fu_7085</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label289</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7085</ID>
                    <BindInstances>add_ln124_fu_80_p2 add_ln121_fu_95_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label190_fu_7092</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label190</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7092</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label291_fu_7098</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label291</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7098</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label192_fu_7106</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label192</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7106</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label293_fu_7112</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label293</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7112</ID>
                    <BindInstances>add_ln124_fu_93_p2 add_ln121_fu_103_p2 add_ln121_117_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label294_fu_7120</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label294</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7120</ID>
                    <BindInstances>add_ln124_fu_80_p2 add_ln121_fu_95_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label195_fu_7127</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label195</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7127</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label296_fu_7133</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label296</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7133</ID>
                    <BindInstances>add_ln124_fu_95_p2 add_ln121_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label197_fu_7141</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label197</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7141</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label198_fu_7147</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label198</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7147</ID>
                    <BindInstances>add_ln117_fu_77_p2 add_ln114_fu_102_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1113_fu_7154</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1113</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7154</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2114_fu_7160</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2114</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7160</ID>
                    <BindInstances>add_ln124_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2115_fu_7168</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2115</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7168</ID>
                    <BindInstances>add_ln124_fu_151_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1116_fu_7176</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1116</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7176</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ClefiaGfn4Inv_label5_fu_7182</InstName>
                    <ModuleName>clefia_Pipeline_ClefiaGfn4Inv_label5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7182</ID>
                    <BindInstances>add_ln224_1_fu_686_p2 add_ln224_fu_611_p2 add_ln233_fu_1787_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1117_fu_7211</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1117</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7211</ID>
                    <BindInstances>add_ln117_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteCpy_label1118_fu_7217</InstName>
                    <ModuleName>clefia_Pipeline_ByteCpy_label1118</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7217</ID>
                    <BindInstances>add_ln117_fu_88_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2119_fu_7224</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2119</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7224</ID>
                    <BindInstances>add_ln124_fu_88_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_clefia_Pipeline_ByteXor_label2120_fu_7231</InstName>
                    <ModuleName>clefia_Pipeline_ByteXor_label2120</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7231</ID>
                    <BindInstances>add_ln124_fu_92_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>t_17_U t_16_U t_15_U t_14_U t_13_U t_12_U t_11_U t_10_U t_9_U t_8_U t_7_U t_6_U t_5_U t_4_U t_3_U t_2_U t_1_U t_U fin_7_U fout_7_U rin_1_U rout_1_U fin_6_U fout_6_U lk_1_U fin_5_U fout_5_U skey256_1_U lk_2_U fin_4_U fout_4_U lk_3_U fin_3_U fout_3_U rin_U rout_U fin_2_U fout_2_U lk_4_U fin_1_U fout_1_U skey256_U lk_5_U fin_U fout_U lk_U ct_U rk_U con128_U clefia_s0_U clefia_s1_U con192_U con256_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label157</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>22</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaGfn8_label458</Name>
            <Loops>
                <ClefiaGfn8_label4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn8_label4>
                        <Name>ClefiaGfn8_label4</Name>
                        <TripCount>10</TripCount>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn8_label4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>674</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2263</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_3450_p2" SOURCE="clefia.c:215" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_3455_p2" SOURCE="clefia.c:210" URAM="0" VARIABLE="add_ln210"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label159</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label260</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_90_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaKeySet256_label10</Name>
            <Loops>
                <ClefiaKeySet256_label10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>217</Best-caseLatency>
                    <Average-caseLatency>217</Average-caseLatency>
                    <Worst-caseLatency>217</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>217</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet256_label10>
                        <Name>ClefiaKeySet256_label10</Name>
                        <TripCount>13</TripCount>
                        <Latency>215</Latency>
                        <AbsoluteTimeLatency>2.150 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaKeySet256_label10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>595</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2161</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1589_p2" SOURCE="clefia.c:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_1620_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1035_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1040_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1045_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1059_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1064_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1079_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1084_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1099_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1129_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1104_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1134_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1119_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1149_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1124_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1154_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1139_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1169_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1144_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1174_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1159_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1193_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1164_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1198_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1035_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1040_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1045_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1059_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1064_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1079_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1084_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1099_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1129_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1104_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1134_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1119_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1149_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1124_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1154_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1139_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1169_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1144_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1174_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1159_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1193_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1164_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1198_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_2556_p2" SOURCE="clefia.c:387" URAM="0" VARIABLE="add_ln387"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label261</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_8_fu_122_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label152</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>24</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>22</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaKeySet192_label8</Name>
            <Loops>
                <ClefiaKeySet192_label8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet192_label8>
                        <Name>ClefiaKeySet192_label8</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaKeySet192_label8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_76_p2" SOURCE="clefia.c:329" URAM="0" VARIABLE="add_ln329"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label153</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaGfn8_label4</Name>
            <Loops>
                <ClefiaGfn8_label4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn8_label4>
                        <Name>ClefiaGfn8_label4</Name>
                        <TripCount>10</TripCount>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn8_label4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>674</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2263</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_3450_p2" SOURCE="clefia.c:215" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_3455_p2" SOURCE="clefia.c:210" URAM="0" VARIABLE="add_ln210"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label154</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label255</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_90_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaKeySet192_label9</Name>
            <Loops>
                <ClefiaKeySet192_label9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>185</Best-caseLatency>
                    <Average-caseLatency>185</Average-caseLatency>
                    <Worst-caseLatency>185</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>185</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet192_label9>
                        <Name>ClefiaKeySet192_label9</Name>
                        <TripCount>11</TripCount>
                        <Latency>183</Latency>
                        <AbsoluteTimeLatency>1.830 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaKeySet192_label9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>731</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2034</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_1634_p2" SOURCE="clefia.c:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_57_fu_1665_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1235_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1246_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1251_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1271_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1296_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1311_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1341_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1316_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1346_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1331_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1361_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1336_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1366_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1351_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1381_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1356_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1386_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1371_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1399_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1376_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1404_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1235_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1246_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1251_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1271_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1296_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1311_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1341_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1316_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1346_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1331_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1361_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1336_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1366_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1351_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1381_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1356_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1386_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1371_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1399_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1376_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1404_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_2557_p2" SOURCE="clefia.c:354" URAM="0" VARIABLE="add_ln354"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label256</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_49_fu_122_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaGfn4_label3</Name>
            <Loops>
                <ClefiaGfn4_label3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>170</Best-caseLatency>
                    <Average-caseLatency>170</Average-caseLatency>
                    <Worst-caseLatency>170</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn4_label3>
                        <Name>ClefiaGfn4_label3</Name>
                        <TripCount>12</TripCount>
                        <Latency>168</Latency>
                        <AbsoluteTimeLatency>1.680 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn4_label3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>412</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1206</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_1772_p2" SOURCE="clefia.c:196" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_1777_p2" SOURCE="clefia.c:193" URAM="0" VARIABLE="add_ln193"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label128</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label129</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_75_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_127_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label130</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label231</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_91_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_5_fu_124_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label232</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.079</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_80_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_31_fu_95_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label133</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label234</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_33_fu_126_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label135</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label236</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_93_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_35_fu_103_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_36_fu_126_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label237</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>40</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_80_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_38_fu_95_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label138</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label239</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_51_fu_126_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label140</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label241</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_93_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_63_fu_103_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_64_fu_126_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_64"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label242</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>40</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_80_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_65_fu_95_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label143</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label244</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_67_fu_130_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label145</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label246</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_93_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_68_fu_103_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_69_fu_130_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label247</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>42</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_80_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_70_fu_95_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label148</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label249</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_72_fu_130_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label150</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label151</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_77_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_102_p2" SOURCE="clefia.c:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label162</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_88_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label263</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_116_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label264</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>80</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_120_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label165</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaGfn4_label366</Name>
            <Loops>
                <ClefiaGfn4_label3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn4_label3>
                        <Name>ClefiaGfn4_label3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn4_label3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>542</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1326</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_1_fu_668_p2" SOURCE="clefia.c:188" URAM="0" VARIABLE="add_ln188_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_597_p2" SOURCE="clefia.c:188" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_604_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_111_fu_615_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_112_fu_625_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_113_fu_645_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_114_fu_655_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_115_fu_836_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_116_fu_846_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_116"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label167</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label168</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_88_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label269</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_104_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label270</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_104_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label171</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_88_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1107</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>22</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaGfn8_label4108</Name>
            <Loops>
                <ClefiaGfn8_label4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn8_label4>
                        <Name>ClefiaGfn8_label4</Name>
                        <TripCount>10</TripCount>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn8_label4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>674</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2263</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_3450_p2" SOURCE="clefia.c:215" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_3455_p2" SOURCE="clefia.c:210" URAM="0" VARIABLE="add_ln210"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1109</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2110</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_90_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaKeySet256_label10111</Name>
            <Loops>
                <ClefiaKeySet256_label10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>217</Best-caseLatency>
                    <Average-caseLatency>217</Average-caseLatency>
                    <Worst-caseLatency>217</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>217</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet256_label10>
                        <Name>ClefiaKeySet256_label10</Name>
                        <TripCount>13</TripCount>
                        <Latency>215</Latency>
                        <AbsoluteTimeLatency>2.150 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaKeySet256_label10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>595</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2161</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1589_p2" SOURCE="clefia.c:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_1620_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1035_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1040_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1045_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1059_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1064_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1079_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1084_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1099_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1129_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1104_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1134_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1119_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1149_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1124_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1154_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1139_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1169_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1144_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1174_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1159_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1193_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1164_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1198_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1035_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1040_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1045_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1059_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1064_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1079_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1084_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1099_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1129_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1104_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1134_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1119_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1149_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1124_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1154_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1139_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1169_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1144_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1174_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1159_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1193_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1164_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1198_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_2556_p2" SOURCE="clefia.c:387" URAM="0" VARIABLE="add_ln387"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2112</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_122_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label199</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>24</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>22</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaKeySet192_label8100</Name>
            <Loops>
                <ClefiaKeySet192_label8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet192_label8>
                        <Name>ClefiaKeySet192_label8</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaKeySet192_label8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_76_p2" SOURCE="clefia.c:329" URAM="0" VARIABLE="add_ln329"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1101</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaGfn8_label4102</Name>
            <Loops>
                <ClefiaGfn8_label4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn8_label4>
                        <Name>ClefiaGfn8_label4</Name>
                        <TripCount>10</TripCount>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn8_label4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>674</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2263</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_3450_p2" SOURCE="clefia.c:215" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_3455_p2" SOURCE="clefia.c:210" URAM="0" VARIABLE="add_ln210"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1103</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2104</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_90_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaKeySet192_label9105</Name>
            <Loops>
                <ClefiaKeySet192_label9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>185</Best-caseLatency>
                    <Average-caseLatency>185</Average-caseLatency>
                    <Worst-caseLatency>185</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>185</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet192_label9>
                        <Name>ClefiaKeySet192_label9</Name>
                        <TripCount>11</TripCount>
                        <Latency>183</Latency>
                        <AbsoluteTimeLatency>1.830 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaKeySet192_label9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>731</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2034</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_1634_p2" SOURCE="clefia.c:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_1665_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1235_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1246_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1251_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1271_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1296_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1311_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1341_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1316_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1346_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1331_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1361_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1336_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1366_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1351_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1381_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1356_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1386_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1371_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1399_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1376_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1404_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1235_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1246_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1251_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1271_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1296_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1311_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1341_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1316_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1346_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1331_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1361_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1336_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1366_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1351_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1381_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1356_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1386_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1371_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1399_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1376_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1404_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_2557_p2" SOURCE="clefia.c:354" URAM="0" VARIABLE="add_ln354"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2106</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_122_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label172</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaGfn4_label373</Name>
            <Loops>
                <ClefiaGfn4_label3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>170</Best-caseLatency>
                    <Average-caseLatency>170</Average-caseLatency>
                    <Worst-caseLatency>170</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn4_label3>
                        <Name>ClefiaGfn4_label3</Name>
                        <TripCount>12</TripCount>
                        <Latency>168</Latency>
                        <AbsoluteTimeLatency>1.680 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn4_label3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>412</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1206</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_1772_p2" SOURCE="clefia.c:196" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_1777_p2" SOURCE="clefia.c:193" URAM="0" VARIABLE="add_ln193"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label174</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label175</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_75_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label276</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_111_fu_127_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label177</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label278</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_91_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_115_fu_124_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_115"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label279</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.079</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_80_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_116_fu_95_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label180</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label281</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_118_fu_126_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label182</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label283</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_93_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_103_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_119_fu_126_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label284</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>40</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_80_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_95_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label185</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label286</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_126_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label187</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label288</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_93_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_103_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_118_fu_126_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label289</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>40</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_80_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_95_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label190</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label291</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_130_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label192</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label293</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_93_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_103_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_117_fu_130_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label294</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>42</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_80_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_95_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label195</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label296</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_95_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_130_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label197</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label198</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_77_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_102_p2" SOURCE="clefia.c:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1113</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2114</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>127</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_147_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2115</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>80</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>127</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_151_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1116</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ClefiaGfn4Inv_label5</Name>
            <Loops>
                <ClefiaGfn4Inv_label5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn4Inv_label5>
                        <Name>ClefiaGfn4Inv_label5</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn4Inv_label5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>606</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1292</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_686_p2" SOURCE="clefia.c:224" URAM="0" VARIABLE="add_ln224_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_611_p2" SOURCE="clefia.c:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_1787_p2" SOURCE="clefia.c:233" URAM="0" VARIABLE="add_ln233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1117</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_74_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteCpy_label1118</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_88_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2119</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia_Pipeline_ByteXor_label2120</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_92_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>12016</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>42661</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>80</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_17_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_16_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_15_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_14_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_13_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_12_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_11_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_10_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_9_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_8_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_7_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_6_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_5_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_4_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_3_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_2_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_1_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_7_U" SOURCE="clefia.c:226" URAM="0" VARIABLE="fin_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_7_U" SOURCE="clefia.c:226" URAM="0" VARIABLE="fout_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rin_1_U" SOURCE="clefia.c:428" URAM="0" VARIABLE="rin_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rout_1_U" SOURCE="clefia.c:428" URAM="0" VARIABLE="rout_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_6_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fin_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_6_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fout_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lk_1_U" SOURCE="clefia.c:362" URAM="0" VARIABLE="lk_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_5_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fin_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_5_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fout_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="skey256_1_U" SOURCE="clefia.c:323" URAM="0" VARIABLE="skey256_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lk_2_U" SOURCE="clefia.c:324" URAM="0" VARIABLE="lk_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_4_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fin_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_4_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fout_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="lk_3_U" SOURCE="clefia.c:298" URAM="0" VARIABLE="lk_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_3_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fin_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_3_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fout_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rin_U" SOURCE="clefia.c:411" URAM="0" VARIABLE="rin"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rout_U" SOURCE="clefia.c:411" URAM="0" VARIABLE="rout"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_2_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fin_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_2_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fout_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lk_4_U" SOURCE="clefia.c:362" URAM="0" VARIABLE="lk_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_1_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fin_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_1_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fout_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="skey256_U" SOURCE="clefia.c:323" URAM="0" VARIABLE="skey256"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lk_5_U" SOURCE="clefia.c:324" URAM="0" VARIABLE="lk_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fin"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fout"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="lk_U" SOURCE="clefia.c:298" URAM="0" VARIABLE="lk"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ct_U" SOURCE="clefia.c:458" URAM="0" VARIABLE="ct"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="rk_U" SOURCE="clefia.c:459" URAM="0" VARIABLE="rk"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con128_U" SOURCE="" URAM="0" VARIABLE="con128"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="con192_U" SOURCE="" URAM="0" VARIABLE="con192"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="con256_U" SOURCE="" URAM="0" VARIABLE="con256"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="pt" index="0" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="pt" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="key_bitlen" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="key_bitlen" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Clefia_enc" index="2" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="Clefia_enc" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Clefia_dec" index="3" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="Clefia_dec" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="pt" offset="16" range="16"/>
                <memorie memorieName="Clefia_enc" offset="48" range="16"/>
                <memorie memorieName="Clefia_dec" offset="64" range="16"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="key_bitlen" access="W" description="Data signal of key_bitlen" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_bitlen" access="W" description="Bit 31 to 0 of key_bitlen"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="pt"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="key_bitlen"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="Clefia_enc"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="Clefia_dec"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">key_bitlen, 0x20, 32, W, Data signal of key_bitlen, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="pt">in, unsigned char const *</column>
                    <column name="key_bitlen">in, int</column>
                    <column name="Clefia_enc">inout, unsigned char*</column>
                    <column name="Clefia_dec">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="pt">s_axi_control, memory, name=pt offset=16 range=16, </column>
                    <column name="key_bitlen">s_axi_control, register, name=key_bitlen offset=0x20 range=32, </column>
                    <column name="Clefia_enc">s_axi_control, memory, name=Clefia_enc offset=48 range=16, </column>
                    <column name="Clefia_dec">s_axi_control, memory, name=Clefia_dec offset=64 range=16, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="CLEFIA_ip/solution4/directives.tcl:12" status="valid" parentFunction="clefia" variable="" isDirective="1" options="recursive"/>
        <Pragma type="interface" location="CLEFIA_ip/solution4/directives.tcl:10" status="valid" parentFunction="clefia" variable="Clefia_dec" isDirective="1" options="s_axilite port=Clefia_dec"/>
        <Pragma type="interface" location="CLEFIA_ip/solution4/directives.tcl:9" status="valid" parentFunction="clefia" variable="Clefia_enc" isDirective="1" options="s_axilite port=Clefia_enc"/>
        <Pragma type="interface" location="CLEFIA_ip/solution4/directives.tcl:7" status="valid" parentFunction="clefia" variable="key_bitlen" isDirective="1" options="s_axilite port=key_bitlen"/>
        <Pragma type="interface" location="CLEFIA_ip/solution4/directives.tcl:8" status="valid" parentFunction="clefia" variable="pt" isDirective="1" options="s_axilite port=pt"/>
        <Pragma type="interface" location="CLEFIA_ip/solution4/directives.tcl:6" status="valid" parentFunction="clefia" variable="return" isDirective="1" options="s_axilite port=return"/>
        <Pragma type="unroll" location="CLEFIA_ip/solution4/directives.tcl:13" status="valid" parentFunction="clefiakeyset128" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

