-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition"

-- DATE "05/23/2013 13:36:40"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MARC3 IS
    PORT (
	LCD_RS : OUT std_logic;
	LCD_E : OUT std_logic;
	RESET_LED : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_ON : OUT std_logic;
	LCD_DATA_BUS : OUT std_logic_vector(7 DOWNTO 0);
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	Reset_Pin : IN std_logic;
	clk : IN std_logic;
	reg_select : IN std_logic_vector(2 DOWNTO 0)
	);
END MARC3;

-- Design Ports Information
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_E	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_LED	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA_BUS[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA_BUS[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA_BUS[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA_BUS[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA_BUS[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA_BUS[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA_BUS[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA_BUS[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reset_Pin	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_select[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_select[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_select[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MARC3 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_E : std_logic;
SIGNAL ww_RESET_LED : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_DATA_BUS : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_Reset_Pin : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reg_select : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst26|CLK_400HZ~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\ : std_logic;
SIGNAL \inst3|Add0~17_combout\ : std_logic;
SIGNAL \inst3|Add0~23_combout\ : std_logic;
SIGNAL \inst3|Add0~33_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[0]~20_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[5]~31_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[9]~39_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[15]~51_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[16]~53_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \inst26|Selector1~0_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~2_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~3_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[1]~4_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[2]~7_combout\ : std_logic;
SIGNAL \inst26|Selector3~0_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~8_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[5]~12_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[6]~15_combout\ : std_logic;
SIGNAL \inst26|Selector3~1_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~14_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[9]~21_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~16_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[10]~24_combout\ : std_logic;
SIGNAL \inst26|Selector3~2_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[15]~27_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[14]~34_combout\ : std_logic;
SIGNAL \inst26|Selector3~3_combout\ : std_logic;
SIGNAL \inst26|Selector3~4_combout\ : std_logic;
SIGNAL \inst26|Selector4~3_combout\ : std_logic;
SIGNAL \inst26|Selector6~1_combout\ : std_logic;
SIGNAL \inst26|Selector6~5_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~24_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~25_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[0]~40_combout\ : std_logic;
SIGNAL \inst26|Mux25~0_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~28_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~29_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[8]~42_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[8]~43_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[12]~45_combout\ : std_logic;
SIGNAL \inst26|Selector8~2_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst26|next_command.WRITE_CHAR3~q\ : std_logic;
SIGNAL \inst26|LessThan0~0_combout\ : std_logic;
SIGNAL \inst26|next_command.RESET2~q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \inst6|negative_mem~q\ : std_logic;
SIGNAL \inst6|zero_mem~q\ : std_logic;
SIGNAL \inst5|pc_sel[0]~0_combout\ : std_logic;
SIGNAL \inst5|pc_sel[0]~1_combout\ : std_logic;
SIGNAL \inst5|pc_sel[0]~2_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[3]~35_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\ : std_logic;
SIGNAL \inst3|Mux2~1_combout\ : std_logic;
SIGNAL \inst3|Mux2~2_combout\ : std_logic;
SIGNAL \inst30|output[12]~1_combout\ : std_logic;
SIGNAL \inst3|Add0~2_combout\ : std_logic;
SIGNAL \inst3|Add0~5_combout\ : std_logic;
SIGNAL \inst30|output[8]~5_combout\ : std_logic;
SIGNAL \inst3|Add0~6_combout\ : std_logic;
SIGNAL \inst3|Add0~7_combout\ : std_logic;
SIGNAL \inst3|Add0~10_combout\ : std_logic;
SIGNAL \inst3|Add0~13_combout\ : std_logic;
SIGNAL \inst3|Mux1~3_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst3|Mux15~4_combout\ : std_logic;
SIGNAL \inst3|Mux15~6_combout\ : std_logic;
SIGNAL \inst3|Mux14~0_combout\ : std_logic;
SIGNAL \inst3|Mux13~1_combout\ : std_logic;
SIGNAL \inst3|Mux13~2_combout\ : std_logic;
SIGNAL \inst3|Mux12~5_combout\ : std_logic;
SIGNAL \inst3|Mux12~6_combout\ : std_logic;
SIGNAL \inst3|Mux12~7_combout\ : std_logic;
SIGNAL \inst3|Mux12~8_combout\ : std_logic;
SIGNAL \inst3|Mux12~9_combout\ : std_logic;
SIGNAL \inst3|Mux10~0_combout\ : std_logic;
SIGNAL \inst3|Mux8~1_combout\ : std_logic;
SIGNAL \inst3|Mux7~0_combout\ : std_logic;
SIGNAL \inst3|Mux7~1_combout\ : std_logic;
SIGNAL \inst3|Mux7~2_combout\ : std_logic;
SIGNAL \inst3|Mux7~3_combout\ : std_logic;
SIGNAL \inst3|Mux7~4_combout\ : std_logic;
SIGNAL \inst3|Mux4~0_combout\ : std_logic;
SIGNAL \inst3|Mux4~1_combout\ : std_logic;
SIGNAL \inst3|Mux4~2_combout\ : std_logic;
SIGNAL \inst3|Mux4~3_combout\ : std_logic;
SIGNAL \inst3|Mux3~0_combout\ : std_logic;
SIGNAL \inst3|Mux3~1_combout\ : std_logic;
SIGNAL \inst3|Mux3~2_combout\ : std_logic;
SIGNAL \inst3|Mux3~3_combout\ : std_logic;
SIGNAL \inst26|Selector17~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22_combout\ : std_logic;
SIGNAL \inst26|Selector22~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~29_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \inst1|negative_out~q\ : std_logic;
SIGNAL \inst1|zero_out~q\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~11_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~15_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~25_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \RegisterFile|Mux2~0_combout\ : std_logic;
SIGNAL \inst16|offset[9]~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux18~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux18~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux18~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux18~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux18~4_combout\ : std_logic;
SIGNAL \RegisterFile|Mux3~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux20~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux4~0_combout\ : std_logic;
SIGNAL \inst16|offset[10]~8_combout\ : std_logic;
SIGNAL \inst16|offset[10]~9_combout\ : std_logic;
SIGNAL \inst16|offset[10]~10_combout\ : std_logic;
SIGNAL \RegisterFile|Mux21~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux21~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux21~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux21~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux5~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux22~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux6~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux6~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux6~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux6~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux6~4_combout\ : std_logic;
SIGNAL \inst16|offset[8]~13_combout\ : std_logic;
SIGNAL \inst16|offset[8]~14_combout\ : std_logic;
SIGNAL \RegisterFile|Mux23~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux7~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux7~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux8~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux8~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux25~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux25~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux25~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux25~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux9~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux9~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux10~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux11~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux29~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux13~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux15~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux15~1_combout\ : std_logic;
SIGNAL \inst16|ctl_wd~20_combout\ : std_logic;
SIGNAL \inst16|ctl_wd~21_combout\ : std_logic;
SIGNAL \RegisterFile|Mux17~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux17~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux0~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux0~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux0~2_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[7]~4_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[9]~8_combout\ : std_logic;
SIGNAL \inst3|Mux0~3_combout\ : std_logic;
SIGNAL \inst3|Mux0~6_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[13]~11_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[8]~14_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \inst3|Equal0~0_combout\ : std_logic;
SIGNAL \inst3|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|Equal0~2_combout\ : std_logic;
SIGNAL \inst3|Equal0~3_combout\ : std_logic;
SIGNAL \inst3|Equal0~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~9_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~17_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~29_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~23_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~31_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \inst3|F_temp~32_combout\ : std_logic;
SIGNAL \inst3|F_temp~35_combout\ : std_logic;
SIGNAL \inst3|F_temp~36_combout\ : std_logic;
SIGNAL \inst3|F_temp~37_combout\ : std_logic;
SIGNAL \inst3|F_temp~38_combout\ : std_logic;
SIGNAL \inst3|F_temp~40_combout\ : std_logic;
SIGNAL \inst3|F_temp~41_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout\ : std_logic;
SIGNAL \PC|data_out[7]~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~10\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~16\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|ctrl_out[4]~feeder_combout\ : std_logic;
SIGNAL \inst6|ctrl_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst6|ctrl_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|PC_src[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|negative_out~feeder_combout\ : std_logic;
SIGNAL \inst4|PC_src[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|PC_src[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|PC_src[14]~feeder_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[0]~21\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[1]~22_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[13]~47_combout\ : std_logic;
SIGNAL \inst26|LessThan0~3_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[7]~35_combout\ : std_logic;
SIGNAL \inst26|LessThan0~1_combout\ : std_logic;
SIGNAL \inst26|LessThan0~2_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[9]~26_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[1]~23\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[2]~24_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[2]~25\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[3]~27_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[3]~28\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[4]~29_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[4]~30\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[5]~32\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[6]~33_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[6]~34\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[7]~36\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[8]~37_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[8]~38\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[9]~40\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[10]~41_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[10]~42\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[11]~43_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[11]~44\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[12]~45_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[12]~46\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[13]~48\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[14]~49_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[14]~50\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[15]~52\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[16]~54\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[17]~55_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[17]~56\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[18]~57_combout\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[18]~58\ : std_logic;
SIGNAL \inst26|CLK_COUNT_400HZ[19]~59_combout\ : std_logic;
SIGNAL \inst26|LessThan0~4_combout\ : std_logic;
SIGNAL \inst26|CLK_400HZ~0_combout\ : std_logic;
SIGNAL \Reset_Pin~input_o\ : std_logic;
SIGNAL \inst26|CLK_400HZ~q\ : std_logic;
SIGNAL \inst26|CLK_400HZ~clkctrl_outclk\ : std_logic;
SIGNAL \inst26|state.TOGGLE_E~q\ : std_logic;
SIGNAL \inst26|state.HOLD~q\ : std_logic;
SIGNAL \inst26|WideOr0~0_combout\ : std_logic;
SIGNAL \inst26|Selector19~0_combout\ : std_logic;
SIGNAL \inst26|next_command.WRITE_CHAR5~q\ : std_logic;
SIGNAL \inst26|state~39_combout\ : std_logic;
SIGNAL \inst26|state.WRITE_CHAR5~q\ : std_logic;
SIGNAL \inst26|Selector18~0_combout\ : std_logic;
SIGNAL \inst26|next_command.WRITE_CHAR4~q\ : std_logic;
SIGNAL \inst26|state~38_combout\ : std_logic;
SIGNAL \inst26|state.WRITE_CHAR4~q\ : std_logic;
SIGNAL \inst26|Selector20~0_combout\ : std_logic;
SIGNAL \inst26|next_command.WRITE_CHAR6~q\ : std_logic;
SIGNAL \inst26|state~37_combout\ : std_logic;
SIGNAL \inst26|state.WRITE_CHAR6~q\ : std_logic;
SIGNAL \inst26|Selector1~1_combout\ : std_logic;
SIGNAL \inst26|Selector1~2_combout\ : std_logic;
SIGNAL \inst26|LCD_RS~q\ : std_logic;
SIGNAL \inst26|LCD_E~0_combout\ : std_logic;
SIGNAL \inst26|LCD_E~q\ : std_logic;
SIGNAL \inst26|Selector21~0_combout\ : std_logic;
SIGNAL \inst26|next_command.RETURN_HOME~q\ : std_logic;
SIGNAL \inst26|state~42_combout\ : std_logic;
SIGNAL \inst26|state.RETURN_HOME~q\ : std_logic;
SIGNAL \inst26|Selector2~0_combout\ : std_logic;
SIGNAL \inst26|Selector15~0_combout\ : std_logic;
SIGNAL \inst26|next_command.WRITE_CHAR1~q\ : std_logic;
SIGNAL \inst26|state~40_combout\ : std_logic;
SIGNAL \inst26|state.WRITE_CHAR1~q\ : std_logic;
SIGNAL \inst26|Selector3~5_combout\ : std_logic;
SIGNAL \inst26|state~44_combout\ : std_logic;
SIGNAL \inst26|state.RESET2~q\ : std_logic;
SIGNAL \inst26|Selector23~0_combout\ : std_logic;
SIGNAL \inst26|next_command.RESET3~q\ : std_logic;
SIGNAL \inst26|state~45_combout\ : std_logic;
SIGNAL \inst26|state.RESET3~q\ : std_logic;
SIGNAL \inst26|Selector12~0_combout\ : std_logic;
SIGNAL \inst26|next_command.FUNC_SET~q\ : std_logic;
SIGNAL \inst26|state~43_combout\ : std_logic;
SIGNAL \inst26|state.FUNC_SET~q\ : std_logic;
SIGNAL \inst26|state.RESET1~feeder_combout\ : std_logic;
SIGNAL \inst26|state.RESET1~q\ : std_logic;
SIGNAL \inst26|Selector16~0_combout\ : std_logic;
SIGNAL \inst26|next_command.WRITE_CHAR2~q\ : std_logic;
SIGNAL \inst26|state~41_combout\ : std_logic;
SIGNAL \inst26|state.WRITE_CHAR2~q\ : std_logic;
SIGNAL \inst26|Selector6~0_combout\ : std_logic;
SIGNAL \reg_select[0]~input_o\ : std_logic;
SIGNAL \SP|data_out[3]~6_combout\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][3]~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][3]~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][2]~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal9~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal3~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[5]~8_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][4]~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~5_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\ : std_logic;
SIGNAL \inst5|pc_sel[1]~4_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\ : std_logic;
SIGNAL \inst5|pc_sel[0]~3_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~1\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~3\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\ : std_logic;
SIGNAL \inst16|aluB_sel~0_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[3]~50_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\ : std_logic;
SIGNAL \inst3|Mux12~0_combout\ : std_logic;
SIGNAL \inst3|Add0~1_combout\ : std_logic;
SIGNAL \inst3|Mux1~0_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~5\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~7\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~9\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[5]~37_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[5]~52_combout\ : std_logic;
SIGNAL \inst16|Mux9~0_combout\ : std_logic;
SIGNAL \inst16|ctl_wd~26_combout\ : std_logic;
SIGNAL \inst4|cntl_out[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|R_we~feeder_combout\ : std_logic;
SIGNAL \inst1|R_we~q\ : std_logic;
SIGNAL \inst6|R_we_out~q\ : std_logic;
SIGNAL \inst4|cntl_out[13]~0_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[11]~23_combout\ : std_logic;
SIGNAL \inst1|ctrl_out[11]~feeder_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[10]~22_combout\ : std_logic;
SIGNAL \RegisterFile|Equal0~2_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[9]~24_combout\ : std_logic;
SIGNAL \inst1|ctrl_out[9]~feeder_combout\ : std_logic;
SIGNAL \RegisterFile|Equal0~0_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[13]~45_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[10]~9_combout\ : std_logic;
SIGNAL \SP|data_out[0]~9_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ : std_logic;
SIGNAL \SP|data_out[1]~8_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\ : std_logic;
SIGNAL \inst3|Mux12~3_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ : std_logic;
SIGNAL \inst4|offset_out[11]~0_combout\ : std_logic;
SIGNAL \inst16|Mux20~0_combout\ : std_logic;
SIGNAL \inst16|offset[14]~25_combout\ : std_logic;
SIGNAL \inst16|offset[14]~26_combout\ : std_logic;
SIGNAL \inst16|offset[14]~27_combout\ : std_logic;
SIGNAL \inst16|aluB_sel~1_combout\ : std_logic;
SIGNAL \inst30|output[14]~14_combout\ : std_logic;
SIGNAL \inst3|Mux1~4_combout\ : std_logic;
SIGNAL \RegisterFile|Mux17~2_combout\ : std_logic;
SIGNAL \RegisterFile|Equal0~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux19~2_combout\ : std_logic;
SIGNAL \RegisterFile|Equal0~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux19~0_combout\ : std_logic;
SIGNAL \RegisterFile|Equal0~5_combout\ : std_logic;
SIGNAL \RegisterFile|Mux19~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux19~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux19~4_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[12]~15_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ : std_logic;
SIGNAL \RegisterFile|Equal0~4_combout\ : std_logic;
SIGNAL \RegisterFile|Mux11~0_combout\ : std_logic;
SIGNAL \RegisterFile|Equal0~6_combout\ : std_logic;
SIGNAL \RegisterFile|Mux11~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux11~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux11~4_combout\ : std_logic;
SIGNAL \SP|data_out[4]~5_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\ : std_logic;
SIGNAL \RegisterFile|Mux28~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux28~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux28~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux28~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux28~4_combout\ : std_logic;
SIGNAL \inst30|output[3]~10_combout\ : std_logic;
SIGNAL \inst3|Add0~11_combout\ : std_logic;
SIGNAL \inst3|Add0~12_combout\ : std_logic;
SIGNAL \inst3|Add0~14_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[5]~18_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[5]~17_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[5]~19_combout\ : std_logic;
SIGNAL \inst3|Add0~16_cout\ : std_logic;
SIGNAL \inst3|Add0~18\ : std_logic;
SIGNAL \inst3|Add0~20\ : std_logic;
SIGNAL \inst3|Add0~22\ : std_logic;
SIGNAL \inst3|Add0~24\ : std_logic;
SIGNAL \inst3|Add0~25_combout\ : std_logic;
SIGNAL \inst4|offset_out[3]~2_combout\ : std_logic;
SIGNAL \inst4|offset_out[3]~3_combout\ : std_logic;
SIGNAL \inst16|offset[4]~20_combout\ : std_logic;
SIGNAL \RegisterFile|Mux27~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux27~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux27~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux27~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux27~4_combout\ : std_logic;
SIGNAL \inst30|output[4]~9_combout\ : std_logic;
SIGNAL \inst3|Mux12~4_combout\ : std_logic;
SIGNAL \inst16|offset[5]~19_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ : std_logic;
SIGNAL \SP|data_out[6]~3_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ : std_logic;
SIGNAL \SP|data_out[8]~1_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ : std_logic;
SIGNAL \SP|data_out[9]~0_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ : std_logic;
SIGNAL \RegisterFile|Mux5~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux5~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux5~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux5~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\ : std_logic;
SIGNAL \RegisterFile|Mux21~4_combout\ : std_logic;
SIGNAL \inst30|output[10]~3_combout\ : std_logic;
SIGNAL \inst3|Add0~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\ : std_logic;
SIGNAL \inst16|offset[6]~18_combout\ : std_logic;
SIGNAL \inst30|output[6]~7_combout\ : std_logic;
SIGNAL \inst3|Add0~8_combout\ : std_logic;
SIGNAL \inst3|Add0~26\ : std_logic;
SIGNAL \inst3|Add0~28\ : std_logic;
SIGNAL \inst3|Add0~30\ : std_logic;
SIGNAL \inst3|Add0~32\ : std_logic;
SIGNAL \inst3|Add0~34\ : std_logic;
SIGNAL \inst3|Add0~36\ : std_logic;
SIGNAL \inst3|Add0~38\ : std_logic;
SIGNAL \inst3|Add0~39_combout\ : std_logic;
SIGNAL \inst3|Mux4~4_combout\ : std_logic;
SIGNAL \inst3|Mux4~5_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\ : std_logic;
SIGNAL \inst4|PC_src[11]~feeder_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[11]~7_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\ : std_logic;
SIGNAL \RegisterFile|Mux4~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux4~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux4~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux4~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\ : std_logic;
SIGNAL \inst3|Mux5~1_combout\ : std_logic;
SIGNAL \inst3|Mux5~2_combout\ : std_logic;
SIGNAL \inst3|Mux12~1_combout\ : std_logic;
SIGNAL \inst3|Mux5~0_combout\ : std_logic;
SIGNAL \inst3|F_temp~39_combout\ : std_logic;
SIGNAL \inst3|Mux5~3_combout\ : std_logic;
SIGNAL \inst3|Add0~37_combout\ : std_logic;
SIGNAL \inst3|Mux5~4_combout\ : std_logic;
SIGNAL \inst3|Mux5~5_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~9_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[5]~feeder_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\ : std_logic;
SIGNAL \RegisterFile|Mux26~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux26~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux26~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux26~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux26~4_combout\ : std_logic;
SIGNAL \inst30|output[5]~8_combout\ : std_logic;
SIGNAL \inst3|Add0~9_combout\ : std_logic;
SIGNAL \inst3|Add0~27_combout\ : std_logic;
SIGNAL \inst3|Mux12~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux10~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux10~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux10~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux10~4_combout\ : std_logic;
SIGNAL \inst3|F_temp~34_combout\ : std_logic;
SIGNAL \inst3|Mux10~1_combout\ : std_logic;
SIGNAL \inst3|Mux10~2_combout\ : std_logic;
SIGNAL \inst3|Mux10~3_combout\ : std_logic;
SIGNAL \inst3|Mux10~4_combout\ : std_logic;
SIGNAL \inst3|Mux10~5_combout\ : std_logic;
SIGNAL \SP|data_out[5]~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\ : std_logic;
SIGNAL \inst3|Mux11~1_combout\ : std_logic;
SIGNAL \inst3|Mux11~2_combout\ : std_logic;
SIGNAL \inst3|F_temp~33_combout\ : std_logic;
SIGNAL \inst3|Mux11~0_combout\ : std_logic;
SIGNAL \inst3|Mux11~3_combout\ : std_logic;
SIGNAL \inst3|Mux11~4_combout\ : std_logic;
SIGNAL \inst3|Mux11~5_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~31_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~29_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~13_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~15_combout\ : std_logic;
SIGNAL \inst16|offset[12]~3_combout\ : std_logic;
SIGNAL \inst16|offset[12]~4_combout\ : std_logic;
SIGNAL \inst16|offset[12]~5_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~29_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[12]~44_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[12]~59_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout\ : std_logic;
SIGNAL \inst4|offset_out[11]~1_combout\ : std_logic;
SIGNAL \inst16|offset[11]~6_combout\ : std_logic;
SIGNAL \inst16|offset[11]~7_combout\ : std_logic;
SIGNAL \inst16|offset[9]~11_combout\ : std_logic;
SIGNAL \inst16|offset[9]~12_combout\ : std_logic;
SIGNAL \inst16|offset[8]~15_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~11\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~13\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\ : std_logic;
SIGNAL \inst4|PC_src[7]~feeder_combout\ : std_logic;
SIGNAL \inst16|offset[3]~21_combout\ : std_logic;
SIGNAL \inst4|PC_src[2]~feeder_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\ : std_logic;
SIGNAL \inst4|PC_src[1]~feeder_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~27_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~19_combout\ : std_logic;
SIGNAL \inst16|offset[13]~1_combout\ : std_logic;
SIGNAL \inst16|offset[13]~2_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~23\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~27\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~27\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[14]~30_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[14]~31_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~31_combout\ : std_logic;
SIGNAL \inst16|offset[0]~24_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~3\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~7\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~11\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~15\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~19\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~27_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[11]~43_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[11]~58_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~25_combout\ : std_logic;
SIGNAL \inst4|regB_out[11]~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux17~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux17~4_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[14]~12_combout\ : std_logic;
SIGNAL \inst3|Mux15~0_combout\ : std_logic;
SIGNAL \inst30|output[15]~15_combout\ : std_logic;
SIGNAL \RegisterFile|Mux0~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux0~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\ : std_logic;
SIGNAL \inst3|Add0~48_combout\ : std_logic;
SIGNAL \inst3|Add0~45_combout\ : std_logic;
SIGNAL \inst3|Add0~44\ : std_logic;
SIGNAL \inst3|Add0~47\ : std_logic;
SIGNAL \inst3|Add0~49_combout\ : std_logic;
SIGNAL \inst3|Mux0~0_combout\ : std_logic;
SIGNAL \inst3|Mux0~4_combout\ : std_logic;
SIGNAL \inst3|Mux0~1_combout\ : std_logic;
SIGNAL \inst3|Mux0~2_combout\ : std_logic;
SIGNAL \inst3|Mux0~5_combout\ : std_logic;
SIGNAL \inst3|Mux0~7_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\ : std_logic;
SIGNAL \RegisterFile|Mux16~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux16~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux16~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux16~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux16~4_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[15]~60_combout\ : std_logic;
SIGNAL \inst16|offset~28_combout\ : std_logic;
SIGNAL \inst4|offset_out[15]~feeder_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~29\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~31_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[15]~46_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~29\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[15]~10_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~21_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~25_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~23_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\ : std_logic;
SIGNAL \RegisterFile|Mux1~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux1~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux1~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux1~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux1~4_combout\ : std_logic;
SIGNAL \inst3|F_temp~29_combout\ : std_logic;
SIGNAL \inst3|Mux1~2_combout\ : std_logic;
SIGNAL \inst3|Mux1~5_combout\ : std_logic;
SIGNAL \inst3|Add0~46_combout\ : std_logic;
SIGNAL \inst3|Mux1~6_combout\ : std_logic;
SIGNAL \inst3|Mux1~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux29~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux29~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux29~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux29~4_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[2]~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[4]~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~27_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\ : std_logic;
SIGNAL \inst4|PC_src[3]~feeder_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[3]~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~5_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux13~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux13~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux13~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux13~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ : std_logic;
SIGNAL \inst3|Add0~21_combout\ : std_logic;
SIGNAL \inst16|offset[2]~22_combout\ : std_logic;
SIGNAL \inst30|output[2]~11_combout\ : std_logic;
SIGNAL \inst3|Mux13~0_combout\ : std_logic;
SIGNAL \inst3|F_temp~31_combout\ : std_logic;
SIGNAL \inst3|Mux13~3_combout\ : std_logic;
SIGNAL \inst3|Mux13~4_combout\ : std_logic;
SIGNAL \inst3|Mux13~5_combout\ : std_logic;
SIGNAL \SP|data_out[2]~7_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~19_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~17_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[10]~42_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[10]~57_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout\ : std_logic;
SIGNAL \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ : std_logic;
SIGNAL \inst4|regA_out[15]~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux7~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux7~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux7~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\ : std_logic;
SIGNAL \inst3|Mux7~5_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[8]~feeder_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~15\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\ : std_logic;
SIGNAL \RegisterFile|Mux23~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux23~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux23~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux23~4_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~21_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[8]~40_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[8]~55_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~21_combout\ : std_logic;
SIGNAL \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux8~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux8~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux8~4_combout\ : std_logic;
SIGNAL \SP|data_out[7]~2_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst3|Add0~31_combout\ : std_logic;
SIGNAL \RegisterFile|Mux24~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux24~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux24~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux24~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux24~4_combout\ : std_logic;
SIGNAL \inst16|offset~16_combout\ : std_logic;
SIGNAL \inst16|offset~17_combout\ : std_logic;
SIGNAL \inst30|output[7]~6_combout\ : std_logic;
SIGNAL \inst3|Mux8~2_combout\ : std_logic;
SIGNAL \inst3|Mux8~0_combout\ : std_logic;
SIGNAL \inst3|Mux8~3_combout\ : std_logic;
SIGNAL \inst3|Mux8~4_combout\ : std_logic;
SIGNAL \inst3|Mux8~5_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~19_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[7]~39_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[7]~54_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\ : std_logic;
SIGNAL \inst19|LPM_MUX_component|auto_generated|result_node[2]~1_combout\ : std_logic;
SIGNAL \inst4|regA_out[15]~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux9~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux9~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux9~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ : std_logic;
SIGNAL \inst3|Add0~29_combout\ : std_logic;
SIGNAL \inst3|Mux9~0_combout\ : std_logic;
SIGNAL \inst3|Mux9~1_combout\ : std_logic;
SIGNAL \inst3|Mux9~2_combout\ : std_logic;
SIGNAL \inst3|Mux9~3_combout\ : std_logic;
SIGNAL \inst3|Mux9~4_combout\ : std_logic;
SIGNAL \inst3|Mux9~5_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\ : std_logic;
SIGNAL \RegisterFile|Mux25~4_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~17_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[6]~38_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[6]~53_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~27_combout\ : std_logic;
SIGNAL \inst4|regB_out[11]~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux20~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux20~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux20~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux20~4_combout\ : std_logic;
SIGNAL \inst30|output[11]~2_combout\ : std_logic;
SIGNAL \inst3|Add0~3_combout\ : std_logic;
SIGNAL \inst3|Add0~40\ : std_logic;
SIGNAL \inst3|Add0~41_combout\ : std_logic;
SIGNAL \inst3|Mux3~4_combout\ : std_logic;
SIGNAL \inst3|Mux3~5_combout\ : std_logic;
SIGNAL \RegisterFile|Mux3~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux3~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux3~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux3~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ : std_logic;
SIGNAL \inst3|Add0~42\ : std_logic;
SIGNAL \inst3|Add0~43_combout\ : std_logic;
SIGNAL \inst30|output[13]~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux2~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux2~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux2~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux2~4_combout\ : std_logic;
SIGNAL \inst3|F_temp~28_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ : std_logic;
SIGNAL \inst3|Mux2~0_combout\ : std_logic;
SIGNAL \inst3|Mux2~3_combout\ : std_logic;
SIGNAL \inst3|Mux2~4_combout\ : std_logic;
SIGNAL \inst3|Mux2~5_combout\ : std_logic;
SIGNAL \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~25_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~13_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[4]~36_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[4]~51_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~3_combout\ : std_logic;
SIGNAL \inst16|pc_sel~0_combout\ : std_logic;
SIGNAL \inst16|pc_sel~1_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~9_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[2]~34_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[2]~49_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~7_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[8]~13_combout\ : std_logic;
SIGNAL \inst16|aluA_sel~0_combout\ : std_logic;
SIGNAL \inst4|aluA_sel_out~q\ : std_logic;
SIGNAL \RegisterFile|Mux14~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux14~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux14~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux14~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux14~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\ : std_logic;
SIGNAL \inst3|Add0~19_combout\ : std_logic;
SIGNAL \RegisterFile|Mux15~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux15~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux15~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\ : std_logic;
SIGNAL \inst3|Mux14~1_combout\ : std_logic;
SIGNAL \inst16|offset[1]~23_combout\ : std_logic;
SIGNAL \RegisterFile|Mux30~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux30~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux30~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux30~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux30~4_combout\ : std_logic;
SIGNAL \inst30|output[1]~12_combout\ : std_logic;
SIGNAL \inst3|Mux14~2_combout\ : std_logic;
SIGNAL \inst3|F_temp~30_combout\ : std_logic;
SIGNAL \inst3|Mux14~3_combout\ : std_logic;
SIGNAL \inst3|Mux14~4_combout\ : std_logic;
SIGNAL \inst3|Mux14~5_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst13|LPM_MUX_component|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[1]~33_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[1]~48_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~29_combout\ : std_logic;
SIGNAL \RegisterFile|Mux31~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux31~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux31~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux31~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux31~4_combout\ : std_logic;
SIGNAL \inst30|output[0]~13_combout\ : std_logic;
SIGNAL \inst3|Mux15~1_combout\ : std_logic;
SIGNAL \inst3|Mux15~5_combout\ : std_logic;
SIGNAL \inst3|Mux15~2_combout\ : std_logic;
SIGNAL \inst3|Mux15~3_combout\ : std_logic;
SIGNAL \inst3|Mux15~7_combout\ : std_logic;
SIGNAL \inst3|Mux15~8_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[0]~32_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[0]~47_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~11_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[8]~8_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[8]~27_combout\ : std_logic;
SIGNAL \inst3|Mux1~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux22~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux22~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux22~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux22~4_combout\ : std_logic;
SIGNAL \inst30|output[9]~4_combout\ : std_logic;
SIGNAL \inst3|Mux6~0_combout\ : std_logic;
SIGNAL \inst3|Mux6~1_combout\ : std_logic;
SIGNAL \inst3|Mux6~2_combout\ : std_logic;
SIGNAL \inst3|Mux6~3_combout\ : std_logic;
SIGNAL \inst3|Add0~35_combout\ : std_logic;
SIGNAL \inst3|Mux6~4_combout\ : std_logic;
SIGNAL \inst3|Mux6~5_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[9]~feeder_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~23_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[9]~41_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[9]~56_combout\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~17\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~19\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~21\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~23\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~25\ : std_logic;
SIGNAL \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \inst7|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ : std_logic;
SIGNAL \pc_sel_mux|output[13]~28_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~5_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[7]~16_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[7]~25_combout\ : std_logic;
SIGNAL \inst4|cntl_out[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|ctrl_out[12]~feeder_combout\ : std_logic;
SIGNAL \inst6|reg~0_combout\ : std_logic;
SIGNAL \inst6|reg~1_combout\ : std_logic;
SIGNAL \inst6|ret_op~q\ : std_logic;
SIGNAL \pc_sel_mux|output[13]~29_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[6]~14_combout\ : std_logic;
SIGNAL \inst16|ctl_wd[6]~15_combout\ : std_logic;
SIGNAL \inst1|ctrl_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst6|ctrl_out[4]~feeder_combout\ : std_logic;
SIGNAL \inst17|wb_sel~0_combout\ : std_logic;
SIGNAL \inst1|ctrl_out[8]~feeder_combout\ : std_logic;
SIGNAL \inst17|wb_sel~1_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~1_combout\ : std_logic;
SIGNAL \inst5|sp_wr_en~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux12~0_combout\ : std_logic;
SIGNAL \RegisterFile|Mux12~1_combout\ : std_logic;
SIGNAL \RegisterFile|Mux12~2_combout\ : std_logic;
SIGNAL \RegisterFile|Mux12~3_combout\ : std_logic;
SIGNAL \RegisterFile|Mux12~4_combout\ : std_logic;
SIGNAL \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\ : std_logic;
SIGNAL \inst3|Mux12~10_combout\ : std_logic;
SIGNAL \inst6|alu_data_out[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[3]~1_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[3]~0_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~1_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~4_combout\ : std_logic;
SIGNAL \reg_select[1]~input_o\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~5_combout\ : std_logic;
SIGNAL \reg_select[2]~input_o\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[2]~6_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\ : std_logic;
SIGNAL \inst26|Selector4~2_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~18_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~19_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[15]~28_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[13]~30_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~20_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~21_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[13]~31_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~22_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~23_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[14]~33_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\ : std_logic;
SIGNAL \inst26|Selector4~5_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[11]~18_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[11]~19_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~12_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~13_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~17_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[10]~25_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\ : std_logic;
SIGNAL \inst26|Selector4~4_combout\ : std_logic;
SIGNAL \inst26|Selector4~6_combout\ : std_logic;
SIGNAL \inst26|Selector4~7_combout\ : std_logic;
SIGNAL \inst26|Selector4~8_combout\ : std_logic;
SIGNAL \inst26|Selector5~0_combout\ : std_logic;
SIGNAL \inst26|Selector6~4_combout\ : std_logic;
SIGNAL \inst26|Selector6~2_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[5]~13_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~9_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[7]~10_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~6_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~7_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~10_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~11_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[6]~16_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\ : std_logic;
SIGNAL \inst26|Selector6~3_combout\ : std_logic;
SIGNAL \inst26|Selector6~6_combout\ : std_logic;
SIGNAL \inst26|Selector6~7_combout\ : std_logic;
SIGNAL \inst26|Selector24~0_combout\ : std_logic;
SIGNAL \inst26|next_command.DISPLAY_OFF~q\ : std_logic;
SIGNAL \inst26|state~46_combout\ : std_logic;
SIGNAL \inst26|state.DISPLAY_OFF~q\ : std_logic;
SIGNAL \inst26|Selector25~0_combout\ : std_logic;
SIGNAL \inst26|next_command.DISPLAY_CLEAR~q\ : std_logic;
SIGNAL \inst26|state~49_combout\ : std_logic;
SIGNAL \inst26|state.DISPLAY_CLEAR~q\ : std_logic;
SIGNAL \inst26|Selector13~0_combout\ : std_logic;
SIGNAL \inst26|next_command.DISPLAY_ON~q\ : std_logic;
SIGNAL \inst26|state~47_combout\ : std_logic;
SIGNAL \inst26|state.DISPLAY_ON~q\ : std_logic;
SIGNAL \inst26|Selector14~0_combout\ : std_logic;
SIGNAL \inst26|next_command.MODE_SET~q\ : std_logic;
SIGNAL \inst26|state~48_combout\ : std_logic;
SIGNAL \inst26|state.MODE_SET~q\ : std_logic;
SIGNAL \inst26|Selector7~2_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~30_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~31_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[12]~46_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\ : std_logic;
SIGNAL \inst26|Mux4~0_combout\ : std_logic;
SIGNAL \inst26|state~36_combout\ : std_logic;
SIGNAL \inst26|state.WRITE_CHAR3~q\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[9]~22_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~15_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\ : std_logic;
SIGNAL \inst26|Mux11~0_combout\ : std_logic;
SIGNAL \inst26|Selector7~1_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[4]~37_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[4]~36_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\ : std_logic;
SIGNAL \inst26|Mux18~0_combout\ : std_logic;
SIGNAL \inst26|Selector7~0_combout\ : std_logic;
SIGNAL \inst26|Selector7~3_combout\ : std_logic;
SIGNAL \inst26|Mux5~0_combout\ : std_logic;
SIGNAL \inst26|Mux12~0_combout\ : std_logic;
SIGNAL \inst26|Selector8~1_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~26_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|_~27_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[0]~39_combout\ : std_logic;
SIGNAL \inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\ : std_logic;
SIGNAL \inst26|Mux26~0_combout\ : std_logic;
SIGNAL \inst26|Mux19~0_combout\ : std_logic;
SIGNAL \inst26|Selector8~0_combout\ : std_logic;
SIGNAL \inst26|Selector8~3_combout\ : std_logic;
SIGNAL \inst26|Selector9~1_combout\ : std_logic;
SIGNAL \inst26|Mux27~0_combout\ : std_logic;
SIGNAL \inst26|Mux20~0_combout\ : std_logic;
SIGNAL \inst26|Selector9~0_combout\ : std_logic;
SIGNAL \inst26|Mux6~0_combout\ : std_logic;
SIGNAL \inst26|Mux13~0_combout\ : std_logic;
SIGNAL \inst26|Selector9~2_combout\ : std_logic;
SIGNAL \inst26|Selector9~3_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst|srcB_sel\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \inst4|cntl_out\ : std_logic_vector(13 DOWNTO 2);
SIGNAL \inst4|regB_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|ctrl_out\ : std_logic_vector(13 DOWNTO 2);
SIGNAL \inst6|ctrl_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst26|DATA_BUS_VALUE\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \RegisterFile|R5|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \PC|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|PC_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|srcA_sel\ : std_logic_vector(6 DOWNTO 4);
SIGNAL \inst4|PC_src\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|alu_op\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|offset_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|regA_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|alu_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|pc_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|alu_data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|dest_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RegisterFile|R1|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst26|CLK_COUNT_400HZ\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RegisterFile|R6|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RegisterFile|R4|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RegisterFile|R2|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \SP|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|instr_to_cntl\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|aluB_sel_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|pc_sel_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|ram_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RegisterFile|R7|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RegisterFile|R3|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst26|ALT_INV_LCD_E~q\ : std_logic;
SIGNAL \inst26|ALT_INV_DATA_BUS_VALUE\ : std_logic_vector(5 DOWNTO 3);
SIGNAL \inst9|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \ALT_INV_Reset_Pin~input_o\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;

BEGIN

LCD_RS <= ww_LCD_RS;
LCD_E <= ww_LCD_E;
RESET_LED <= ww_RESET_LED;
LCD_RW <= ww_LCD_RW;
LCD_ON <= ww_LCD_ON;
LCD_DATA_BUS <= ww_LCD_DATA_BUS;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_Reset_Pin <= Reset_Pin;
ww_clk <= clk;
ww_reg_select <= reg_select;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[0]~0_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[0]~0_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[0]~0_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[0]~0_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[1]~1_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[1]~1_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[1]~1_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[1]~1_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[3]~2_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[3]~2_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[3]~2_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[3]~2_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[2]~3_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[2]~3_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[2]~3_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[2]~3_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[7]~4_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[7]~4_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[7]~4_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[7]~4_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[5]~5_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[5]~5_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[5]~5_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[5]~5_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[6]~6_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[6]~6_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[6]~6_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[6]~6_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[11]~7_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[11]~7_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[11]~7_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[11]~7_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[9]~8_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[9]~8_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[9]~8_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[9]~8_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[10]~9_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[10]~9_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[10]~9_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[10]~9_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[15]~10_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[15]~10_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[15]~10_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[15]~10_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[13]~11_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[13]~11_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[13]~11_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[13]~11_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[14]~12_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[14]~12_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[14]~12_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[14]~12_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[4]~13_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[4]~13_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[4]~13_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[4]~13_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[8]~14_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[8]~14_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[8]~14_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[8]~14_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[12]~15_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[12]~15_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[12]~15_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\(0) <= \inst13|LPM_MUX_component|auto_generated|result_node[12]~15_combout\;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\(0) <= \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\ <= (\inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ & 
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ & \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\(0);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\ <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\(0) <= vcc;

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\(0) <= \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\ <= (\pc_sel_mux|output[12]~59_combout\ & \pc_sel_mux|output[11]~58_combout\ & \pc_sel_mux|output[10]~57_combout\ & \pc_sel_mux|output[9]~56_combout\ & 
\pc_sel_mux|output[8]~55_combout\ & \pc_sel_mux|output[7]~54_combout\ & \pc_sel_mux|output[6]~53_combout\ & \pc_sel_mux|output[5]~52_combout\ & \pc_sel_mux|output[4]~51_combout\ & \pc_sel_mux|output[3]~50_combout\ & \pc_sel_mux|output[2]~49_combout\ & 
\pc_sel_mux|output[1]~48_combout\ & \pc_sel_mux|output[0]~47_combout\);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\ <= (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\(0);

\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\ <= \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\(0);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst26|CLK_400HZ~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst26|CLK_400HZ~q\);
\inst26|ALT_INV_LCD_E~q\ <= NOT \inst26|LCD_E~q\;
\inst26|ALT_INV_DATA_BUS_VALUE\(5) <= NOT \inst26|DATA_BUS_VALUE\(5);
\inst26|ALT_INV_DATA_BUS_VALUE\(4) <= NOT \inst26|DATA_BUS_VALUE\(4);
\inst26|ALT_INV_DATA_BUS_VALUE\(3) <= NOT \inst26|DATA_BUS_VALUE\(3);
\inst9|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|irf_reg[1][0]~q\;
\auto_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|irf_reg[1][3]~q\;
\auto_hub|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|irf_reg[2][0]~q\;
\auto_hub|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|irf_reg[2][3]~q\;
\auto_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|clr_reg~q\;
\auto_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|shadow_jsm|state\(3);
\auto_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|shadow_jsm|state\(8);
\ALT_INV_Reset_Pin~input_o\ <= NOT \Reset_Pin~input_o\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;

-- Location: M9K_X37_Y45_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FDFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000008",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: FF_X42_Y34_N17
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: FF_X42_Y34_N15
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: FF_X42_Y34_N19
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: FF_X42_Y34_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: FF_X42_Y34_N11
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: M9K_X37_Y23_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y29_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\);

-- Location: FF_X42_Y32_N23
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: FF_X59_Y50_N23
\inst26|CLK_COUNT_400HZ[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[5]~31_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(5));

-- Location: FF_X59_Y50_N31
\inst26|CLK_COUNT_400HZ[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[9]~39_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(9));

-- Location: FF_X59_Y49_N11
\inst26|CLK_COUNT_400HZ[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[15]~51_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(15));

-- Location: FF_X59_Y49_N13
\inst26|CLK_COUNT_400HZ[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[16]~53_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(16));

-- Location: LCCOMB_X57_Y40_N0
\inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\ = \PC|data_out\(0) $ (VCC)
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~1\ = CARRY(\PC|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out\(0),
	datad => VCC,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~1\);

-- Location: LCCOMB_X57_Y40_N18
\inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\ = (\PC|data_out\(9) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[8]~17\)) # (!\PC|data_out\(9) & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[8]~17\) # (GND)))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~19\ = CARRY((!\inst11|LPM_ADD_SUB_component|auto_generated|result[8]~17\) # (!\PC|data_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out\(9),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~17\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~19\);

-- Location: M9K_X37_Y38_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000602032100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002300000000000000000000000000000008",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y34_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6\);

-- Location: LCCOMB_X42_Y34_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8\);

-- Location: LCCOMB_X42_Y34_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10\);

-- Location: LCCOMB_X42_Y34_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12\);

-- Location: LCCOMB_X42_Y34_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\);

-- Location: LCCOMB_X55_Y39_N18
\inst3|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~17_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\ & ((\inst3|Add0~14_combout\ & (!\inst3|Add0~16_cout\)) # (!\inst3|Add0~14_combout\ & (\inst3|Add0~16_cout\ & VCC)))) # 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\ & ((\inst3|Add0~14_combout\ & ((\inst3|Add0~16_cout\) # (GND))) # (!\inst3|Add0~14_combout\ & (!\inst3|Add0~16_cout\))))
-- \inst3|Add0~18\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\ & (\inst3|Add0~14_combout\ & !\inst3|Add0~16_cout\)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\ & ((\inst3|Add0~14_combout\) # 
-- (!\inst3|Add0~16_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\,
	datab => \inst3|Add0~14_combout\,
	datad => VCC,
	cin => \inst3|Add0~16_cout\,
	combout => \inst3|Add0~17_combout\,
	cout => \inst3|Add0~18\);

-- Location: LCCOMB_X55_Y39_N24
\inst3|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~23_combout\ = ((\inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\ $ (\inst3|Add0~11_combout\ $ (\inst3|Add0~22\)))) # (GND)
-- \inst3|Add0~24\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\ & ((!\inst3|Add0~22\) # (!\inst3|Add0~11_combout\))) # (!\inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\ & (!\inst3|Add0~11_combout\ & 
-- !\inst3|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\,
	datab => \inst3|Add0~11_combout\,
	datad => VCC,
	cin => \inst3|Add0~22\,
	combout => \inst3|Add0~23_combout\,
	cout => \inst3|Add0~24\);

-- Location: LCCOMB_X55_Y38_N2
\inst3|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~33_combout\ = (\inst3|Add0~6_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\ & (!\inst3|Add0~32\)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\ & ((\inst3|Add0~32\) # (GND))))) # 
-- (!\inst3|Add0~6_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\ & (\inst3|Add0~32\ & VCC)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\ & (!\inst3|Add0~32\))))
-- \inst3|Add0~34\ = CARRY((\inst3|Add0~6_combout\ & ((!\inst3|Add0~32\) # (!\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\))) # (!\inst3|Add0~6_combout\ & (!\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\ & 
-- !\inst3|Add0~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~6_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\,
	datad => VCC,
	cin => \inst3|Add0~32\,
	combout => \inst3|Add0~33_combout\,
	cout => \inst3|Add0~34\);

-- Location: FF_X56_Y42_N17
\inst4|cntl_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|ctl_wd~21_combout\,
	asdata => VCC,
	clrn => \Reset_Pin~input_o\,
	sload => \inst|instr_to_cntl\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(2));

-- Location: M9K_X78_Y28_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y32_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10\);

-- Location: FF_X59_Y50_N13
\inst26|CLK_COUNT_400HZ[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[0]~20_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(0));

-- Location: LCCOMB_X59_Y50_N12
\inst26|CLK_COUNT_400HZ[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[0]~20_combout\ = \inst26|CLK_COUNT_400HZ\(0) $ (VCC)
-- \inst26|CLK_COUNT_400HZ[0]~21\ = CARRY(\inst26|CLK_COUNT_400HZ\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(0),
	datad => VCC,
	combout => \inst26|CLK_COUNT_400HZ[0]~20_combout\,
	cout => \inst26|CLK_COUNT_400HZ[0]~21\);

-- Location: LCCOMB_X59_Y50_N22
\inst26|CLK_COUNT_400HZ[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[5]~31_combout\ = (\inst26|CLK_COUNT_400HZ\(5) & (!\inst26|CLK_COUNT_400HZ[4]~30\)) # (!\inst26|CLK_COUNT_400HZ\(5) & ((\inst26|CLK_COUNT_400HZ[4]~30\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[5]~32\ = CARRY((!\inst26|CLK_COUNT_400HZ[4]~30\) # (!\inst26|CLK_COUNT_400HZ\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(5),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[4]~30\,
	combout => \inst26|CLK_COUNT_400HZ[5]~31_combout\,
	cout => \inst26|CLK_COUNT_400HZ[5]~32\);

-- Location: LCCOMB_X59_Y50_N30
\inst26|CLK_COUNT_400HZ[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[9]~39_combout\ = (\inst26|CLK_COUNT_400HZ\(9) & (!\inst26|CLK_COUNT_400HZ[8]~38\)) # (!\inst26|CLK_COUNT_400HZ\(9) & ((\inst26|CLK_COUNT_400HZ[8]~38\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[9]~40\ = CARRY((!\inst26|CLK_COUNT_400HZ[8]~38\) # (!\inst26|CLK_COUNT_400HZ\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(9),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[8]~38\,
	combout => \inst26|CLK_COUNT_400HZ[9]~39_combout\,
	cout => \inst26|CLK_COUNT_400HZ[9]~40\);

-- Location: LCCOMB_X59_Y49_N10
\inst26|CLK_COUNT_400HZ[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[15]~51_combout\ = (\inst26|CLK_COUNT_400HZ\(15) & (!\inst26|CLK_COUNT_400HZ[14]~50\)) # (!\inst26|CLK_COUNT_400HZ\(15) & ((\inst26|CLK_COUNT_400HZ[14]~50\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[15]~52\ = CARRY((!\inst26|CLK_COUNT_400HZ[14]~50\) # (!\inst26|CLK_COUNT_400HZ\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(15),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[14]~50\,
	combout => \inst26|CLK_COUNT_400HZ[15]~51_combout\,
	cout => \inst26|CLK_COUNT_400HZ[15]~52\);

-- Location: LCCOMB_X59_Y49_N12
\inst26|CLK_COUNT_400HZ[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[16]~53_combout\ = (\inst26|CLK_COUNT_400HZ\(16) & (\inst26|CLK_COUNT_400HZ[15]~52\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(16) & (!\inst26|CLK_COUNT_400HZ[15]~52\ & VCC))
-- \inst26|CLK_COUNT_400HZ[16]~54\ = CARRY((\inst26|CLK_COUNT_400HZ\(16) & !\inst26|CLK_COUNT_400HZ[15]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(16),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[15]~52\,
	combout => \inst26|CLK_COUNT_400HZ[16]~53_combout\,
	cout => \inst26|CLK_COUNT_400HZ[16]~54\);

-- Location: M9K_X78_Y31_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y41_N6
\inst7|LPM_ADD_SUB_component|auto_generated|result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\ = (\inst4|PC_src\(3) & ((\inst4|offset_out\(3) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\ & VCC)) # (!\inst4|offset_out\(3) & 
-- (!\inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\)))) # (!\inst4|PC_src\(3) & ((\inst4|offset_out\(3) & (!\inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\)) # (!\inst4|offset_out\(3) & 
-- ((\inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\) # (GND)))))
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~7\ = CARRY((\inst4|PC_src\(3) & (!\inst4|offset_out\(3) & !\inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\)) # (!\inst4|PC_src\(3) & 
-- ((!\inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\) # (!\inst4|offset_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(3),
	datab => \inst4|offset_out\(3),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~7\);

-- Location: LCCOMB_X54_Y41_N8
\inst7|LPM_ADD_SUB_component|auto_generated|result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\ = ((\inst4|PC_src\(4) $ (\inst4|offset_out\(4) $ (!\inst7|LPM_ADD_SUB_component|auto_generated|result[3]~7\)))) # (GND)
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\ = CARRY((\inst4|PC_src\(4) & ((\inst4|offset_out\(4)) # (!\inst7|LPM_ADD_SUB_component|auto_generated|result[3]~7\))) # (!\inst4|PC_src\(4) & (\inst4|offset_out\(4) & 
-- !\inst7|LPM_ADD_SUB_component|auto_generated|result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(4),
	datab => \inst4|offset_out\(4),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~7\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\);

-- Location: LCCOMB_X54_Y41_N10
\inst7|LPM_ADD_SUB_component|auto_generated|result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\ = (\inst4|PC_src\(5) & ((\inst4|offset_out\(5) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\ & VCC)) # (!\inst4|offset_out\(5) & 
-- (!\inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\)))) # (!\inst4|PC_src\(5) & ((\inst4|offset_out\(5) & (!\inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\)) # (!\inst4|offset_out\(5) & 
-- ((\inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\) # (GND)))))
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~11\ = CARRY((\inst4|PC_src\(5) & (!\inst4|offset_out\(5) & !\inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\)) # (!\inst4|PC_src\(5) & 
-- ((!\inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\) # (!\inst4|offset_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(5),
	datab => \inst4|offset_out\(5),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~9\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~11\);

-- Location: LCCOMB_X54_Y41_N20
\inst7|LPM_ADD_SUB_component|auto_generated|result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\ = ((\inst4|offset_out\(10) $ (\inst4|PC_src\(10) $ (!\inst7|LPM_ADD_SUB_component|auto_generated|result[9]~19\)))) # (GND)
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\ = CARRY((\inst4|offset_out\(10) & ((\inst4|PC_src\(10)) # (!\inst7|LPM_ADD_SUB_component|auto_generated|result[9]~19\))) # (!\inst4|offset_out\(10) & (\inst4|PC_src\(10) & 
-- !\inst7|LPM_ADD_SUB_component|auto_generated|result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(10),
	datab => \inst4|PC_src\(10),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~19\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\);

-- Location: LCCOMB_X54_Y41_N24
\inst7|LPM_ADD_SUB_component|auto_generated|result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\ = ((\inst4|offset_out\(12) $ (\inst4|PC_src\(12) $ (!\inst7|LPM_ADD_SUB_component|auto_generated|result[11]~23\)))) # (GND)
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\ = CARRY((\inst4|offset_out\(12) & ((\inst4|PC_src\(12)) # (!\inst7|LPM_ADD_SUB_component|auto_generated|result[11]~23\))) # (!\inst4|offset_out\(12) & (\inst4|PC_src\(12) & 
-- !\inst7|LPM_ADD_SUB_component|auto_generated|result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(12),
	datab => \inst4|PC_src\(12),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~23\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\);

-- Location: M9K_X37_Y40_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402035900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y52_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y55_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y46_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020001D400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y47_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000007FDFDFC0E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B00000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y56_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y52_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000BFDFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y54_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y49_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y55_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y48_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC01AC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200014000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y51_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y50_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y50_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FA01FD6A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y51_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\);

-- Location: FF_X41_Y38_N3
\inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \inst9|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: FF_X41_Y38_N31
\inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \inst9|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: FF_X40_Y35_N9
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0));

-- Location: FF_X40_Y38_N11
\inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X40_Y38_N4
\inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datab => \auto_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X40_Y38_N6
\inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0),
	datad => \auto_hub|irf_reg[1][0]~q\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: FF_X42_Y32_N15
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: FF_X43_Y34_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: FF_X43_Y32_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: FF_X43_Y32_N3
\inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X43_Y32_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][1]~q\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datac => \auto_hub|irf_reg[2][2]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X43_Y32_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	datac => \auto_hub|irf_reg[2][0]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LCCOMB_X61_Y42_N28
\inst26|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector1~0_combout\ = (!\inst26|state.WRITE_CHAR2~q\ & !\inst26|state.WRITE_CHAR1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|state.WRITE_CHAR2~q\,
	datad => \inst26|state.WRITE_CHAR1~q\,
	combout => \inst26|Selector1~0_combout\);

-- Location: FF_X61_Y40_N11
\RegisterFile|R1|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(3));

-- Location: LCCOMB_X61_Y40_N10
\inst27|LPM_MUX_component|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~0_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[0]~input_o\) # ((\RegisterFile|R3|data_out\(3))))) # (!\reg_select[1]~input_o\ & (!\reg_select[0]~input_o\ & (\RegisterFile|R1|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R1|data_out\(3),
	datad => \RegisterFile|R3|data_out\(3),
	combout => \inst27|LPM_MUX_component|auto_generated|_~0_combout\);

-- Location: FF_X59_Y41_N17
\RegisterFile|R2|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(1));

-- Location: LCCOMB_X58_Y41_N16
\inst27|LPM_MUX_component|auto_generated|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~2_combout\ = (\reg_select[0]~input_o\ & (\reg_select[1]~input_o\)) # (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R3|data_out\(1))) # (!\reg_select[1]~input_o\ & 
-- ((\RegisterFile|R1|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R3|data_out\(1),
	datad => \RegisterFile|R1|data_out\(1),
	combout => \inst27|LPM_MUX_component|auto_generated|_~2_combout\);

-- Location: FF_X57_Y41_N9
\RegisterFile|R4|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(1));

-- Location: LCCOMB_X57_Y41_N8
\inst27|LPM_MUX_component|auto_generated|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~3_combout\ = (\reg_select[0]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~2_combout\ & (\RegisterFile|R4|data_out\(1))) # (!\inst27|LPM_MUX_component|auto_generated|_~2_combout\ & 
-- ((\RegisterFile|R2|data_out\(1)))))) # (!\reg_select[0]~input_o\ & (\inst27|LPM_MUX_component|auto_generated|_~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~2_combout\,
	datac => \RegisterFile|R4|data_out\(1),
	datad => \RegisterFile|R2|data_out\(1),
	combout => \inst27|LPM_MUX_component|auto_generated|_~3_combout\);

-- Location: LCCOMB_X61_Y41_N6
\inst27|LPM_MUX_component|auto_generated|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(1) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(1),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[1]~3_combout\);

-- Location: FF_X61_Y41_N17
\RegisterFile|R7|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(1));

-- Location: LCCOMB_X61_Y41_N16
\inst27|LPM_MUX_component|auto_generated|result_node[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[1]~4_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(1))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(1),
	datad => \RegisterFile|R5|data_out\(1),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[1]~4_combout\);

-- Location: LCCOMB_X61_Y41_N2
\inst27|LPM_MUX_component|auto_generated|result_node[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[1]~3_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[1]~4_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[1]~3_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~3_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[1]~4_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\);

-- Location: FF_X59_Y40_N3
\RegisterFile|R3|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(2));

-- Location: LCCOMB_X61_Y41_N30
\inst27|LPM_MUX_component|auto_generated|result_node[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[2]~7_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(2))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(2),
	datad => \RegisterFile|R5|data_out\(2),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[2]~7_combout\);

-- Location: LCCOMB_X62_Y41_N14
\inst26|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector3~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\ & (\inst26|state.WRITE_CHAR6~q\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\) # 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\,
	datad => \inst26|state.WRITE_CHAR6~q\,
	combout => \inst26|Selector3~0_combout\);

-- Location: FF_X61_Y41_N11
\RegisterFile|R6|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(7));

-- Location: LCCOMB_X61_Y41_N10
\inst27|LPM_MUX_component|auto_generated|result_node[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(7) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(7),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[7]~9_combout\);

-- Location: FF_X59_Y39_N23
\RegisterFile|R2|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(5));

-- Location: LCCOMB_X59_Y39_N22
\inst27|LPM_MUX_component|auto_generated|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~8_combout\ = (\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\) # ((\RegisterFile|R2|data_out\(5))))) # (!\reg_select[0]~input_o\ & (!\reg_select[1]~input_o\ & ((\RegisterFile|R1|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R2|data_out\(5),
	datad => \RegisterFile|R1|data_out\(5),
	combout => \inst27|LPM_MUX_component|auto_generated|_~8_combout\);

-- Location: LCCOMB_X60_Y39_N10
\inst27|LPM_MUX_component|auto_generated|result_node[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[5]~12_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(5) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(5),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[5]~12_combout\);

-- Location: FF_X60_Y39_N23
\RegisterFile|R6|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(6));

-- Location: LCCOMB_X60_Y39_N22
\inst27|LPM_MUX_component|auto_generated|result_node[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[6]~15_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(6) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(6),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[6]~15_combout\);

-- Location: LCCOMB_X63_Y41_N28
\inst26|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector3~1_combout\ = (\inst26|state.WRITE_CHAR5~q\ & (\inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\) # 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR5~q\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\,
	combout => \inst26|Selector3~1_combout\);

-- Location: FF_X56_Y40_N21
\RegisterFile|R3|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(9));

-- Location: LCCOMB_X56_Y40_N20
\inst27|LPM_MUX_component|auto_generated|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~14_combout\ = (\reg_select[0]~input_o\ & (\reg_select[1]~input_o\)) # (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R3|data_out\(9))) # (!\reg_select[1]~input_o\ & 
-- ((\RegisterFile|R1|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R3|data_out\(9),
	datad => \RegisterFile|R1|data_out\(9),
	combout => \inst27|LPM_MUX_component|auto_generated|_~14_combout\);

-- Location: LCCOMB_X60_Y39_N16
\inst27|LPM_MUX_component|auto_generated|result_node[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[9]~21_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(9) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(9),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[9]~21_combout\);

-- Location: FF_X59_Y40_N15
\RegisterFile|R5|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(9));

-- Location: FF_X61_Y38_N25
\RegisterFile|R2|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(10));

-- Location: FF_X61_Y38_N27
\RegisterFile|R1|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(10));

-- Location: LCCOMB_X61_Y38_N24
\inst27|LPM_MUX_component|auto_generated|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~16_combout\ = (\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\) # ((\RegisterFile|R2|data_out\(10))))) # (!\reg_select[0]~input_o\ & (!\reg_select[1]~input_o\ & ((\RegisterFile|R1|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R2|data_out\(10),
	datad => \RegisterFile|R1|data_out\(10),
	combout => \inst27|LPM_MUX_component|auto_generated|_~16_combout\);

-- Location: LCCOMB_X60_Y39_N12
\inst27|LPM_MUX_component|auto_generated|result_node[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[10]~24_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(10) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(10),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[10]~24_combout\);

-- Location: LCCOMB_X63_Y41_N30
\inst26|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector3~2_combout\ = (\inst26|state.WRITE_CHAR4~q\ & (\inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\) # 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\,
	datab => \inst26|state.WRITE_CHAR4~q\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\,
	combout => \inst26|Selector3~2_combout\);

-- Location: LCCOMB_X60_Y38_N26
\inst27|LPM_MUX_component|auto_generated|result_node[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[15]~27_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(15) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(15),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[15]~27_combout\);

-- Location: FF_X61_Y39_N1
\RegisterFile|R5|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(13));

-- Location: LCCOMB_X60_Y39_N20
\inst27|LPM_MUX_component|auto_generated|result_node[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[14]~34_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R7|data_out\(14)))) # (!\reg_select[1]~input_o\ & (\RegisterFile|R5|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(14),
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(14),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[14]~34_combout\);

-- Location: LCCOMB_X62_Y42_N20
\inst26|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector3~3_combout\ = (\inst26|state.WRITE_CHAR3~q\ & (\inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\) # 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR3~q\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\,
	combout => \inst26|Selector3~3_combout\);

-- Location: LCCOMB_X62_Y42_N6
\inst26|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector3~4_combout\ = (\inst26|Selector3~0_combout\) # ((\inst26|Selector3~3_combout\) # ((\inst26|Selector3~1_combout\) # (\inst26|Selector3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector3~0_combout\,
	datab => \inst26|Selector3~3_combout\,
	datac => \inst26|Selector3~1_combout\,
	datad => \inst26|Selector3~2_combout\,
	combout => \inst26|Selector3~4_combout\);

-- Location: LCCOMB_X63_Y41_N0
\inst26|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector4~3_combout\ = (\inst26|state.WRITE_CHAR5~q\ & (((!\inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\ & !\inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\)) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR5~q\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\,
	combout => \inst26|Selector4~3_combout\);

-- Location: LCCOMB_X61_Y42_N2
\inst26|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector6~1_combout\ = (\inst26|state.DISPLAY_OFF~q\) # ((\inst26|state.DISPLAY_ON~q\) # ((!\inst26|WideOr0~0_combout\ & !\inst26|DATA_BUS_VALUE\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|WideOr0~0_combout\,
	datab => \inst26|state.DISPLAY_OFF~q\,
	datac => \inst26|DATA_BUS_VALUE\(3),
	datad => \inst26|state.DISPLAY_ON~q\,
	combout => \inst26|Selector6~1_combout\);

-- Location: LCCOMB_X62_Y42_N30
\inst26|Selector6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector6~5_combout\ = (\inst26|state.WRITE_CHAR3~q\ & (\inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\ & (!\inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\ & 
-- !\inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR3~q\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\,
	combout => \inst26|Selector6~5_combout\);

-- Location: LCCOMB_X59_Y41_N0
\inst27|LPM_MUX_component|auto_generated|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~24_combout\ = (\reg_select[1]~input_o\ & (\reg_select[0]~input_o\)) # (!\reg_select[1]~input_o\ & ((\reg_select[0]~input_o\ & (\RegisterFile|R2|data_out\(4))) # (!\reg_select[0]~input_o\ & 
-- ((\RegisterFile|R1|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R2|data_out\(4),
	datad => \RegisterFile|R1|data_out\(4),
	combout => \inst27|LPM_MUX_component|auto_generated|_~24_combout\);

-- Location: LCCOMB_X57_Y41_N16
\inst27|LPM_MUX_component|auto_generated|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~25_combout\ = (\reg_select[1]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~24_combout\ & ((\RegisterFile|R4|data_out\(4)))) # (!\inst27|LPM_MUX_component|auto_generated|_~24_combout\ & 
-- (\RegisterFile|R3|data_out\(4))))) # (!\reg_select[1]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \RegisterFile|R3|data_out\(4),
	datac => \RegisterFile|R4|data_out\(4),
	datad => \inst27|LPM_MUX_component|auto_generated|_~24_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~25_combout\);

-- Location: FF_X61_Y41_N27
\RegisterFile|R7|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(0));

-- Location: LCCOMB_X61_Y41_N26
\inst27|LPM_MUX_component|auto_generated|result_node[0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[0]~40_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(0))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(0),
	datad => \RegisterFile|R5|data_out\(0),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[0]~40_combout\);

-- Location: LCCOMB_X62_Y41_N12
\inst26|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux25~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\,
	combout => \inst26|Mux25~0_combout\);

-- Location: LCCOMB_X58_Y37_N16
\inst27|LPM_MUX_component|auto_generated|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~28_combout\ = (\reg_select[0]~input_o\ & (((\reg_select[1]~input_o\)))) # (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R3|data_out\(8)))) # (!\reg_select[1]~input_o\ & 
-- (\RegisterFile|R1|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(8),
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R3|data_out\(8),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~28_combout\);

-- Location: LCCOMB_X57_Y39_N16
\inst27|LPM_MUX_component|auto_generated|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~29_combout\ = (\reg_select[0]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~28_combout\ & ((\RegisterFile|R4|data_out\(8)))) # (!\inst27|LPM_MUX_component|auto_generated|_~28_combout\ & 
-- (\RegisterFile|R2|data_out\(8))))) # (!\reg_select[0]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \RegisterFile|R2|data_out\(8),
	datac => \RegisterFile|R4|data_out\(8),
	datad => \inst27|LPM_MUX_component|auto_generated|_~28_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~29_combout\);

-- Location: LCCOMB_X60_Y39_N24
\inst27|LPM_MUX_component|auto_generated|result_node[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[8]~42_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(8) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(8),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[8]~42_combout\);

-- Location: LCCOMB_X62_Y39_N10
\inst27|LPM_MUX_component|auto_generated|result_node[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[8]~43_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(8))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(8),
	datad => \RegisterFile|R5|data_out\(8),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[8]~43_combout\);

-- Location: LCCOMB_X62_Y39_N22
\inst27|LPM_MUX_component|auto_generated|result_node[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\ = (\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|result_node[8]~42_combout\) # (\inst27|LPM_MUX_component|auto_generated|result_node[8]~43_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (\inst27|LPM_MUX_component|auto_generated|_~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|_~29_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[8]~42_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[8]~43_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\);

-- Location: FF_X60_Y38_N23
\RegisterFile|R6|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(12));

-- Location: LCCOMB_X60_Y38_N22
\inst27|LPM_MUX_component|auto_generated|result_node[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[12]~45_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(12) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(12),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[12]~45_combout\);

-- Location: LCCOMB_X62_Y41_N10
\inst26|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector8~2_combout\ = ((\inst26|state.MODE_SET~q\) # ((!\inst26|WideOr0~0_combout\ & \inst26|DATA_BUS_VALUE\(1)))) # (!\inst26|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector1~0_combout\,
	datab => \inst26|WideOr0~0_combout\,
	datac => \inst26|state.MODE_SET~q\,
	datad => \inst26|DATA_BUS_VALUE\(1),
	combout => \inst26|Selector8~2_combout\);

-- Location: FF_X40_Y35_N19
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X39_Y35_N24
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: FF_X40_Y35_N5
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1));

-- Location: FF_X40_Y35_N7
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3));

-- Location: FF_X40_Y35_N1
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0));

-- Location: FF_X40_Y35_N11
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X40_Y35_N20
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X40_Y35_N30
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X40_Y35_N8
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X40_Y35_N16
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5_combout\);

-- Location: LCCOMB_X43_Y42_N12
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\) # 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ & 
-- ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\);

-- Location: LCCOMB_X40_Y38_N30
\inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datab => \auto_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X40_Y38_N10
\inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_q\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X42_Y34_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X43_Y34_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X43_Y34_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X42_Y34_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X43_Y34_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X42_Y34_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X43_Y34_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X42_Y34_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout\);

-- Location: LCCOMB_X52_Y29_N28
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ & 
-- !\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\);

-- Location: LCCOMB_X52_Y29_N30
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\);

-- Location: LCCOMB_X43_Y32_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: LCCOMB_X43_Y32_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|node_ena[2]~reg0_q\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X61_Y42_N13
\inst26|next_command.WRITE_CHAR3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector17~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.WRITE_CHAR3~q\);

-- Location: LCCOMB_X59_Y49_N28
\inst26|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|LessThan0~0_combout\ = ((!\inst26|CLK_COUNT_400HZ\(2) & (!\inst26|CLK_COUNT_400HZ\(3) & !\inst26|CLK_COUNT_400HZ\(4)))) # (!\inst26|CLK_COUNT_400HZ\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(5),
	datab => \inst26|CLK_COUNT_400HZ\(2),
	datac => \inst26|CLK_COUNT_400HZ\(3),
	datad => \inst26|CLK_COUNT_400HZ\(4),
	combout => \inst26|LessThan0~0_combout\);

-- Location: FF_X56_Y40_N31
\inst6|ram_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(3));

-- Location: FF_X57_Y38_N11
\inst6|ctrl_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|ctrl_out[2]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ctrl_out\(2));

-- Location: FF_X57_Y42_N11
\inst6|ctrl_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|ctrl_out[0]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ctrl_out\(0));

-- Location: FF_X59_Y38_N9
\inst6|ram_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(7));

-- Location: FF_X57_Y36_N17
\inst6|ram_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(6));

-- Location: FF_X56_Y42_N7
\inst6|ram_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(9));

-- Location: FF_X57_Y38_N15
\inst6|alu_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(10),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(10));

-- Location: FF_X58_Y37_N7
\inst6|ram_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(13));

-- Location: FF_X61_Y42_N11
\inst26|next_command.RESET2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector22~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.RESET2~q\);

-- Location: FF_X55_Y37_N21
\inst6|ram_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(0));

-- Location: FF_X57_Y36_N15
\inst6|ram_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~29_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(8));

-- Location: FF_X54_Y36_N19
\inst6|alu_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(12),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(12));

-- Location: LCCOMB_X40_Y38_N12
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_q\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|irf_reg[1][2]~q\,
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X40_Y38_N14
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\);

-- Location: FF_X40_Y35_N3
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X39_Y35_N10
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X40_Y35_N18
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X40_Y35_N28
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4_combout\);

-- Location: LCCOMB_X40_Y35_N4
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\);

-- Location: LCCOMB_X40_Y35_N22
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout\);

-- Location: LCCOMB_X40_Y35_N24
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X40_Y35_N6
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X40_Y35_N26
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout\);

-- Location: FF_X58_Y40_N27
\PC|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[13]~45_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(13));

-- Location: FF_X56_Y41_N25
\PC|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[12]~59_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(12));

-- Location: FF_X58_Y40_N5
\PC|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[11]~58_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(11));

-- Location: FF_X57_Y38_N25
\PC|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[10]~57_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(10));

-- Location: FF_X59_Y38_N15
\PC|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|data_out[7]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(7));

-- Location: FF_X56_Y41_N19
\PC|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[4]~51_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(4));

-- Location: FF_X56_Y40_N15
\PC|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[3]~50_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(3));

-- Location: FF_X57_Y41_N15
\PC|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[2]~49_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(2));

-- Location: FF_X57_Y42_N1
\inst1|ctrl_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst4|cntl_out\(5),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(5));

-- Location: FF_X57_Y42_N31
\inst6|negative_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|negative_out~q\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|negative_mem~q\);

-- Location: FF_X57_Y42_N23
\inst6|zero_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|zero_out~q\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|zero_mem~q\);

-- Location: FF_X57_Y42_N7
\inst1|ctrl_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst1|ctrl_out[4]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(4));

-- Location: LCCOMB_X57_Y42_N22
\inst5|pc_sel[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|pc_sel[0]~0_combout\ = (\inst1|ctrl_out\(6) & (((\inst6|zero_mem~q\ & !\inst1|ctrl_out\(4))))) # (!\inst1|ctrl_out\(6) & (\inst6|negative_mem~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|negative_mem~q\,
	datab => \inst1|ctrl_out\(6),
	datac => \inst6|zero_mem~q\,
	datad => \inst1|ctrl_out\(4),
	combout => \inst5|pc_sel[0]~0_combout\);

-- Location: LCCOMB_X57_Y42_N0
\inst5|pc_sel[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|pc_sel[0]~1_combout\ = (\inst1|ctrl_out\(6) & ((\inst1|ctrl_out\(5) & ((!\inst1|ctrl_out\(12)))) # (!\inst1|ctrl_out\(5) & (\inst5|pc_sel[0]~0_combout\ & \inst1|ctrl_out\(12))))) # (!\inst1|ctrl_out\(6) & (\inst1|ctrl_out\(12) & 
-- ((\inst5|pc_sel[0]~0_combout\) # (!\inst1|ctrl_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[0]~0_combout\,
	datab => \inst1|ctrl_out\(6),
	datac => \inst1|ctrl_out\(5),
	datad => \inst1|ctrl_out\(12),
	combout => \inst5|pc_sel[0]~1_combout\);

-- Location: LCCOMB_X58_Y42_N20
\inst5|pc_sel[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|pc_sel[0]~2_combout\ = (\inst1|ctrl_out\(13)) # ((\inst1|ctrl_out\(7) & (!\inst1|ctrl_out\(8) & \inst5|pc_sel[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ctrl_out\(7),
	datab => \inst1|ctrl_out\(8),
	datac => \inst1|ctrl_out\(13),
	datad => \inst5|pc_sel[0]~1_combout\,
	combout => \inst5|pc_sel[0]~2_combout\);

-- Location: FF_X56_Y40_N25
\inst1|pc_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~11_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(3));

-- Location: LCCOMB_X56_Y40_N26
\pc_sel_mux|output[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[3]~35_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(3)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst5|pc_sel[1]~4_combout\,
	datad => \inst1|pc_out\(3),
	combout => \pc_sel_mux|output[3]~35_combout\);

-- Location: FF_X55_Y41_N17
\inst1|pc_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~15_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(5));

-- Location: FF_X57_Y38_N27
\inst1|pc_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~25_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(10));

-- Location: FF_X43_Y34_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X42_Y34_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X42_Y34_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X42_Y34_N30
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X42_Y34_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X42_Y34_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\);

-- Location: LCCOMB_X42_Y34_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\);

-- Location: FF_X60_Y40_N11
\inst4|regB_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux18~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(13));

-- Location: LCCOMB_X54_Y38_N26
\inst3|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux2~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\)))) # 
-- (!\inst3|Mux12~3_combout\ & (((\inst3|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\,
	datad => \inst3|Mux12~4_combout\,
	combout => \inst3|Mux2~1_combout\);

-- Location: LCCOMB_X54_Y38_N12
\inst3|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux2~2_combout\ = (\inst3|Mux12~3_combout\ & (((\inst3|Mux2~1_combout\)))) # (!\inst3|Mux12~3_combout\ & (\inst30|output[13]~0_combout\ $ (((\inst3|Mux2~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[13]~0_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst3|Mux2~1_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst3|Mux2~2_combout\);

-- Location: LCCOMB_X54_Y40_N22
\inst30|output[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[12]~1_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & ((\inst4|offset_out\(12)))) # (!\inst4|aluB_sel_out\(0) & (\inst4|regB_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(12),
	datab => \inst4|aluB_sel_out\(1),
	datac => \inst4|offset_out\(12),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[12]~1_combout\);

-- Location: LCCOMB_X55_Y38_N26
\inst3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~2_combout\ = \inst30|output[12]~1_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[12]~1_combout\,
	datab => \inst4|alu_op\(3),
	datac => \inst4|alu_op\(2),
	combout => \inst3|Add0~2_combout\);

-- Location: FF_X55_Y42_N23
\inst4|offset_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[10]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(10));

-- Location: LCCOMB_X55_Y38_N22
\inst3|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~5_combout\ = \inst30|output[9]~4_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst30|output[9]~4_combout\,
	datac => \inst4|alu_op\(2),
	datad => \inst4|alu_op\(3),
	combout => \inst3|Add0~5_combout\);

-- Location: FF_X58_Y38_N5
\inst4|regA_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux6~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(9));

-- Location: LCCOMB_X54_Y40_N6
\inst30|output[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[8]~5_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(8))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluB_sel_out\(0),
	datab => \inst4|offset_out\(8),
	datac => \inst4|regB_out\(8),
	datad => \inst4|aluB_sel_out\(1),
	combout => \inst30|output[8]~5_combout\);

-- Location: LCCOMB_X55_Y38_N24
\inst3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~6_combout\ = \inst30|output[8]~5_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|alu_op\(3),
	datac => \inst4|alu_op\(2),
	datad => \inst30|output[8]~5_combout\,
	combout => \inst3|Add0~6_combout\);

-- Location: LCCOMB_X57_Y37_N18
\inst3|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~7_combout\ = \inst30|output[7]~6_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|alu_op\(3),
	datac => \inst30|output[7]~6_combout\,
	datad => \inst4|alu_op\(2),
	combout => \inst3|Add0~7_combout\);

-- Location: LCCOMB_X54_Y39_N12
\inst3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~10_combout\ = \inst30|output[4]~9_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(2),
	datab => \inst4|alu_op\(3),
	datac => \inst30|output[4]~9_combout\,
	combout => \inst3|Add0~10_combout\);

-- Location: LCCOMB_X57_Y39_N22
\inst3|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~13_combout\ = \inst30|output[1]~12_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst30|output[1]~12_combout\,
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(2),
	combout => \inst3|Add0~13_combout\);

-- Location: LCCOMB_X54_Y38_N8
\inst3|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux1~3_combout\ = (\inst3|Mux12~4_combout\ & (((\inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\)) # (!\inst3|Mux12~3_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst3|Mux12~3_combout\ & 
-- ((\inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~4_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst3|Mux1~3_combout\);

-- Location: LCCOMB_X55_Y36_N10
\inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2) = (!\inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\ & (\inst4|cntl_out\(2) & \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst4|cntl_out\(2),
	datad => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2));

-- Location: FF_X55_Y41_N3
\inst4|PC_src[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[0]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(0));

-- Location: LCCOMB_X55_Y36_N12
\inst13|LPM_MUX_component|auto_generated|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[0]~0_combout\ = (\inst4|cntl_out\(13) & ((\inst4|PC_src\(0)))) # (!\inst4|cntl_out\(13) & (\inst4|regB_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(0),
	datab => \inst4|cntl_out\(13),
	datad => \inst4|PC_src\(0),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[0]~0_combout\);

-- Location: LCCOMB_X57_Y37_N4
\inst3|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~4_combout\ = (\inst4|alu_op\(3) & (!\inst4|alu_op\(2) & (\inst4|alu_op\(0) $ (!\inst4|alu_op\(1))))) # (!\inst4|alu_op\(3) & (!\inst4|alu_op\(0) & (\inst4|alu_op\(2) $ (\inst4|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(2),
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux15~4_combout\);

-- Location: LCCOMB_X55_Y37_N10
\inst3|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~6_combout\ = (\inst3|Mux15~0_combout\ & (\inst3|Mux15~4_combout\ & ((\inst3|Mux15~3_combout\)))) # (!\inst3|Mux15~0_combout\ & (!\inst3|Mux15~5_combout\ & (\inst3|Mux15~4_combout\ $ (\inst3|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux15~4_combout\,
	datab => \inst3|Mux15~5_combout\,
	datac => \inst3|Mux15~0_combout\,
	datad => \inst3|Mux15~3_combout\,
	combout => \inst3|Mux15~6_combout\);

-- Location: LCCOMB_X57_Y39_N10
\inst3|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux14~0_combout\ = (\inst3|Mux12~1_combout\ & ((\inst3|Mux12~2_combout\) # ((\inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\ & \inst30|output[1]~12_combout\)))) # (!\inst3|Mux12~1_combout\ & 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\ & ((!\inst3|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~1_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\,
	datac => \inst30|output[1]~12_combout\,
	datad => \inst3|Mux12~2_combout\,
	combout => \inst3|Mux14~0_combout\);

-- Location: LCCOMB_X57_Y39_N20
\inst3|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux13~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\)) # (!\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\))))) 
-- # (!\inst3|Mux12~3_combout\ & (\inst3|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~3_combout\,
	datab => \inst3|Mux12~4_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\,
	combout => \inst3|Mux13~1_combout\);

-- Location: LCCOMB_X57_Y39_N30
\inst3|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux13~2_combout\ = (\inst3|Mux12~3_combout\ & (((\inst3|Mux13~1_combout\)))) # (!\inst3|Mux12~3_combout\ & (\inst30|output[2]~11_combout\ $ (((\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ & \inst3|Mux13~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\,
	datab => \inst3|Mux13~1_combout\,
	datac => \inst30|output[2]~11_combout\,
	datad => \inst3|Mux12~3_combout\,
	combout => \inst3|Mux13~2_combout\);

-- Location: LCCOMB_X55_Y39_N12
\inst3|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~5_combout\ = (\inst3|Mux12~2_combout\ & (\inst3|Mux12~1_combout\)) # (!\inst3|Mux12~2_combout\ & ((\inst3|Mux12~1_combout\ & (\inst30|output[3]~10_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\)) # 
-- (!\inst3|Mux12~1_combout\ & ((!\inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~2_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst30|output[3]~10_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\,
	combout => \inst3|Mux12~5_combout\);

-- Location: LCCOMB_X55_Y39_N6
\inst3|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~6_combout\ = (\inst3|Mux12~4_combout\ & (((\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\) # (!\inst3|Mux12~3_combout\)))) # (!\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ & 
-- ((\inst3|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\,
	datac => \inst3|Mux12~4_combout\,
	datad => \inst3|Mux12~3_combout\,
	combout => \inst3|Mux12~6_combout\);

-- Location: LCCOMB_X55_Y39_N0
\inst3|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~7_combout\ = (\inst3|Mux12~3_combout\ & (\inst3|Mux12~6_combout\)) # (!\inst3|Mux12~3_combout\ & (\inst30|output[3]~10_combout\ $ (((\inst3|Mux12~6_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~6_combout\,
	datab => \inst30|output[3]~10_combout\,
	datac => \inst3|Mux12~3_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\,
	combout => \inst3|Mux12~7_combout\);

-- Location: LCCOMB_X55_Y39_N10
\inst3|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~8_combout\ = (\inst3|Mux12~5_combout\ & ((\inst3|Mux12~7_combout\) # ((!\inst3|Mux12~2_combout\)))) # (!\inst3|Mux12~5_combout\ & (((\inst3|F_temp~32_combout\ & \inst3|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~5_combout\,
	datab => \inst3|Mux12~7_combout\,
	datac => \inst3|F_temp~32_combout\,
	datad => \inst3|Mux12~2_combout\,
	combout => \inst3|Mux12~8_combout\);

-- Location: LCCOMB_X55_Y39_N4
\inst3|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~9_combout\ = (\inst3|Mux12~8_combout\ & ((\inst3|Mux1~0_combout\) # ((\inst3|Add0~23_combout\ & \inst3|Mux12~0_combout\)))) # (!\inst3|Mux12~8_combout\ & (\inst3|Add0~23_combout\ & (\inst3|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~8_combout\,
	datab => \inst3|Add0~23_combout\,
	datac => \inst3|Mux12~0_combout\,
	datad => \inst3|Mux1~0_combout\,
	combout => \inst3|Mux12~9_combout\);

-- Location: LCCOMB_X54_Y39_N26
\inst3|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux10~0_combout\ = (\inst3|Mux12~2_combout\ & (((\inst3|Mux12~1_combout\)))) # (!\inst3|Mux12~2_combout\ & ((\inst3|Mux12~1_combout\ & (\inst30|output[5]~8_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\)) # 
-- (!\inst3|Mux12~1_combout\ & ((!\inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[5]~8_combout\,
	datab => \inst3|Mux12~2_combout\,
	datac => \inst3|Mux12~1_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\,
	combout => \inst3|Mux10~0_combout\);

-- Location: LCCOMB_X56_Y38_N30
\inst3|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux8~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\)))) # 
-- (!\inst3|Mux12~3_combout\ & (((\inst3|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst3|Mux12~4_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\,
	combout => \inst3|Mux8~1_combout\);

-- Location: LCCOMB_X56_Y38_N10
\inst3|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux7~0_combout\ = (\inst3|Mux12~1_combout\ & (((\inst3|Mux12~2_combout\)))) # (!\inst3|Mux12~1_combout\ & ((\inst3|Mux12~2_combout\ & ((\inst30|output[8]~5_combout\) # (\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\))) # 
-- (!\inst3|Mux12~2_combout\ & ((!\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[8]~5_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst3|Mux12~2_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\,
	combout => \inst3|Mux7~0_combout\);

-- Location: LCCOMB_X56_Y38_N20
\inst3|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux7~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\)) # (!\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\))))) # 
-- (!\inst3|Mux12~3_combout\ & (((\inst3|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst3|Mux12~4_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\,
	combout => \inst3|Mux7~1_combout\);

-- Location: LCCOMB_X56_Y38_N22
\inst3|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux7~2_combout\ = (\inst3|Mux12~3_combout\ & (\inst3|Mux7~1_combout\)) # (!\inst3|Mux12~3_combout\ & (\inst30|output[8]~5_combout\ $ (((\inst3|Mux7~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux7~1_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst30|output[8]~5_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\,
	combout => \inst3|Mux7~2_combout\);

-- Location: LCCOMB_X56_Y38_N16
\inst3|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux7~3_combout\ = (\inst3|Mux12~1_combout\ & ((\inst3|Mux7~0_combout\ & (\inst3|Mux7~2_combout\)) # (!\inst3|Mux7~0_combout\ & ((\inst3|F_temp~37_combout\))))) # (!\inst3|Mux12~1_combout\ & (((\inst3|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux7~2_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst3|F_temp~37_combout\,
	datad => \inst3|Mux7~0_combout\,
	combout => \inst3|Mux7~3_combout\);

-- Location: LCCOMB_X56_Y38_N26
\inst3|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux7~4_combout\ = (\inst3|Add0~33_combout\ & ((\inst3|Mux12~0_combout\) # ((\inst3|Mux1~0_combout\ & \inst3|Mux7~3_combout\)))) # (!\inst3|Add0~33_combout\ & (((\inst3|Mux1~0_combout\ & \inst3|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~33_combout\,
	datab => \inst3|Mux12~0_combout\,
	datac => \inst3|Mux1~0_combout\,
	datad => \inst3|Mux7~3_combout\,
	combout => \inst3|Mux7~4_combout\);

-- Location: LCCOMB_X57_Y36_N24
\inst3|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux4~0_combout\ = (\inst3|Mux12~1_combout\ & ((\inst3|Mux12~2_combout\) # ((\inst30|output[11]~2_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\)))) # (!\inst3|Mux12~1_combout\ & (((!\inst3|Mux12~2_combout\ & 
-- !\inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~1_combout\,
	datab => \inst30|output[11]~2_combout\,
	datac => \inst3|Mux12~2_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\,
	combout => \inst3|Mux4~0_combout\);

-- Location: LCCOMB_X57_Y36_N2
\inst3|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux4~1_combout\ = (\inst3|Mux12~4_combout\ & (((\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\) # (!\inst3|Mux12~3_combout\)))) # (!\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\ & 
-- ((\inst3|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\,
	datab => \inst3|Mux12~4_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\,
	datad => \inst3|Mux12~3_combout\,
	combout => \inst3|Mux4~1_combout\);

-- Location: LCCOMB_X57_Y36_N4
\inst3|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux4~2_combout\ = (\inst3|Mux12~3_combout\ & (((\inst3|Mux4~1_combout\)))) # (!\inst3|Mux12~3_combout\ & (\inst30|output[11]~2_combout\ $ (((\inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\ & \inst3|Mux4~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~3_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\,
	datac => \inst30|output[11]~2_combout\,
	datad => \inst3|Mux4~1_combout\,
	combout => \inst3|Mux4~2_combout\);

-- Location: LCCOMB_X57_Y36_N30
\inst3|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux4~3_combout\ = (\inst3|Mux12~2_combout\ & ((\inst3|Mux4~0_combout\ & ((\inst3|Mux4~2_combout\))) # (!\inst3|Mux4~0_combout\ & (\inst3|F_temp~40_combout\)))) # (!\inst3|Mux12~2_combout\ & (((\inst3|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|F_temp~40_combout\,
	datab => \inst3|Mux4~2_combout\,
	datac => \inst3|Mux12~2_combout\,
	datad => \inst3|Mux4~0_combout\,
	combout => \inst3|Mux4~3_combout\);

-- Location: LCCOMB_X54_Y36_N20
\inst3|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux3~0_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & (((\inst3|Mux12~2_combout\)))) # (!\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & ((\inst3|Mux12~1_combout\ & (\inst3|Mux12~2_combout\)) # 
-- (!\inst3|Mux12~1_combout\ & ((\inst30|output[12]~1_combout\) # (!\inst3|Mux12~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst3|Mux12~2_combout\,
	datad => \inst30|output[12]~1_combout\,
	combout => \inst3|Mux3~0_combout\);

-- Location: LCCOMB_X54_Y38_N28
\inst3|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux3~1_combout\ = (\inst3|Mux12~4_combout\ & (((\inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\)) # (!\inst3|Mux12~3_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst3|Mux12~3_combout\ & 
-- (\inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~4_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst3|Mux3~1_combout\);

-- Location: LCCOMB_X54_Y36_N12
\inst3|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux3~2_combout\ = (\inst3|Mux12~3_combout\ & (((\inst3|Mux3~1_combout\)))) # (!\inst3|Mux12~3_combout\ & (\inst30|output[12]~1_combout\ $ (((\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & \inst3|Mux3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\,
	datab => \inst30|output[12]~1_combout\,
	datac => \inst3|Mux3~1_combout\,
	datad => \inst3|Mux12~3_combout\,
	combout => \inst3|Mux3~2_combout\);

-- Location: LCCOMB_X54_Y36_N30
\inst3|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux3~3_combout\ = (\inst3|Mux12~1_combout\ & ((\inst3|Mux3~0_combout\ & (\inst3|Mux3~2_combout\)) # (!\inst3|Mux3~0_combout\ & ((\inst3|F_temp~41_combout\))))) # (!\inst3|Mux12~1_combout\ & (((\inst3|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux3~2_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst3|F_temp~41_combout\,
	datad => \inst3|Mux3~0_combout\,
	combout => \inst3|Mux3~3_combout\);

-- Location: LCCOMB_X55_Y36_N26
\inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2) = (\inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\ & (\inst4|cntl_out\(2) & !\inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst4|cntl_out\(2),
	datad => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2));

-- Location: LCCOMB_X55_Y36_N14
\inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2) = (!\inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\ & (\inst4|cntl_out\(2) & !\inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst4|cntl_out\(2),
	datad => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2));

-- Location: LCCOMB_X55_Y36_N2
\inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2) = (\inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\ & (\inst4|cntl_out\(2) & \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst4|cntl_out\(2),
	datad => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2));

-- Location: LCCOMB_X61_Y42_N12
\inst26|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector17~0_combout\ = (\inst26|state.WRITE_CHAR2~q\) # ((\inst26|next_command.WRITE_CHAR3~q\ & ((\inst26|state.TOGGLE_E~q\) # (\inst26|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.TOGGLE_E~q\,
	datab => \inst26|state.WRITE_CHAR2~q\,
	datac => \inst26|next_command.WRITE_CHAR3~q\,
	datad => \inst26|state.HOLD~q\,
	combout => \inst26|Selector17~0_combout\);

-- Location: LCCOMB_X56_Y40_N10
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ & 
-- !\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0_combout\);

-- Location: LCCOMB_X56_Y40_N30
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~1_combout\);

-- Location: LCCOMB_X59_Y38_N20
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6_combout\);

-- Location: LCCOMB_X59_Y38_N8
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\) # ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6_combout\ & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ & \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout\);

-- Location: LCCOMB_X57_Y36_N8
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10_combout\);

-- Location: LCCOMB_X57_Y36_N16
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~11_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~11_combout\);

-- Location: LCCOMB_X56_Y36_N20
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout\);

-- Location: LCCOMB_X56_Y42_N6
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout\);

-- Location: LCCOMB_X58_Y37_N14
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout\);

-- Location: LCCOMB_X58_Y37_N6
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\) # ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout\ & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout\);

-- Location: LCCOMB_X56_Y36_N14
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ & 
-- !\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22_combout\);

-- Location: LCCOMB_X61_Y42_N10
\inst26|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector22~0_combout\ = (\inst26|state.RESET1~q\ & ((\inst26|next_command.RESET2~q\) # ((!\inst26|state.TOGGLE_E~q\ & !\inst26|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.TOGGLE_E~q\,
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|next_command.RESET2~q\,
	datad => \inst26|state.RESET1~q\,
	combout => \inst26|Selector22~0_combout\);

-- Location: LCCOMB_X55_Y37_N28
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout\);

-- Location: LCCOMB_X55_Y37_N20
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout\);

-- Location: LCCOMB_X57_Y36_N12
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28_combout\);

-- Location: LCCOMB_X57_Y36_N14
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~29_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~29_combout\);

-- Location: FF_X40_Y35_N13
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~11_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X40_Y35_N2
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X57_Y39_N3
\inst4|PC_src[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|PC_out\(13),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(13));

-- Location: FF_X58_Y39_N3
\inst4|PC_src[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[9]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(9));

-- Location: FF_X53_Y41_N23
\inst4|PC_src[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|PC_out\(8),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(8));

-- Location: FF_X55_Y40_N27
\inst4|PC_src[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|PC_out\(6),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(6));

-- Location: FF_X55_Y41_N21
\inst4|PC_src[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[5]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(5));

-- Location: FF_X57_Y42_N9
\inst4|cntl_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|ctl_wd[5]~19_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(5));

-- Location: FF_X58_Y37_N27
\inst1|negative_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst1|negative_out~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|negative_out~q\);

-- Location: FF_X56_Y37_N17
\inst1|zero_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Equal0~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|zero_out~q\);

-- Location: FF_X57_Y41_N29
\inst4|PC_src[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[14]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(14));

-- Location: LCCOMB_X53_Y41_N26
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~10_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & ((\inst4|offset_out\(3)))) # (!\inst4|pc_sel_out\(0) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\,
	datab => \inst4|pc_sel_out\(1),
	datac => \inst4|pc_sel_out\(0),
	datad => \inst4|offset_out\(3),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~10_combout\);

-- Location: LCCOMB_X56_Y40_N24
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~11_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~10_combout\) # ((!\inst4|pc_sel_out\(0) & (\inst4|regB_out\(3) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(0),
	datab => \inst4|regB_out\(3),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~10_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~11_combout\);

-- Location: LCCOMB_X56_Y41_N26
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~12_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & ((\inst4|offset_out\(4)))) # (!\inst4|pc_sel_out\(0) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\,
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst4|offset_out\(4),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X55_Y41_N6
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~14_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(5))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(0),
	datab => \inst4|pc_sel_out\(1),
	datac => \inst4|offset_out\(5),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X55_Y41_N16
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~15_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~14_combout\) # ((!\inst4|pc_sel_out\(0) & (\inst4|pc_sel_out\(1) & \inst4|regB_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(0),
	datab => \inst4|pc_sel_out\(1),
	datac => \inst4|regB_out\(5),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~14_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~15_combout\);

-- Location: LCCOMB_X57_Y38_N2
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~24_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & ((\inst4|offset_out\(10)))) # (!\inst4|pc_sel_out\(0) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\,
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst4|offset_out\(10),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X57_Y38_N26
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~25_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~24_combout\) # ((\inst4|regB_out\(10) & (!\inst4|pc_sel_out\(0) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(10),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~24_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~25_combout\);

-- Location: FF_X42_Y34_N5
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X43_Y34_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X43_Y34_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X43_Y34_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X61_Y39_N0
\RegisterFile|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux2~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|R5|data_out\(13)))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|R4|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datab => \RegisterFile|R4|data_out\(13),
	datac => \RegisterFile|R5|data_out\(13),
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux2~0_combout\);

-- Location: LCCOMB_X55_Y43_N30
\inst16|offset[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[9]~0_combout\ = (\inst|instr_to_cntl\(10) & ((\inst4|offset_out[11]~0_combout\) # ((!\inst|instr_to_cntl\(15) & \inst|instr_to_cntl\(7))))) # (!\inst|instr_to_cntl\(10) & (((\inst|instr_to_cntl\(7) & \inst4|offset_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(10),
	datab => \inst|instr_to_cntl\(15),
	datac => \inst|instr_to_cntl\(7),
	datad => \inst4|offset_out[11]~0_combout\,
	combout => \inst16|offset[9]~0_combout\);

-- Location: LCCOMB_X62_Y39_N18
\RegisterFile|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux18~0_combout\ = (\inst|srcB_sel\(1) & ((\RegisterFile|R5|data_out\(13)) # ((\inst|srcB_sel\(2))))) # (!\inst|srcB_sel\(1) & (((\RegisterFile|R4|data_out\(13) & !\inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(13),
	datab => \RegisterFile|R4|data_out\(13),
	datac => \inst|srcB_sel\(1),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux18~0_combout\);

-- Location: LCCOMB_X62_Y39_N4
\RegisterFile|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux18~1_combout\ = (\inst|srcB_sel\(2) & ((\RegisterFile|Mux18~0_combout\ & (\RegisterFile|R7|data_out\(13))) # (!\RegisterFile|Mux18~0_combout\ & ((\RegisterFile|R6|data_out\(13)))))) # (!\inst|srcB_sel\(2) & 
-- (((\RegisterFile|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(2),
	datab => \RegisterFile|R7|data_out\(13),
	datac => \RegisterFile|R6|data_out\(13),
	datad => \RegisterFile|Mux18~0_combout\,
	combout => \RegisterFile|Mux18~1_combout\);

-- Location: LCCOMB_X62_Y39_N24
\RegisterFile|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux18~2_combout\ = (\inst4|regB_out[11]~1_combout\ & (((\RegisterFile|Mux18~1_combout\) # (\inst4|regB_out[11]~0_combout\)))) # (!\inst4|regB_out[11]~1_combout\ & (\RegisterFile|R1|data_out\(13) & ((!\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(13),
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|Mux18~1_combout\,
	datad => \inst4|regB_out[11]~0_combout\,
	combout => \RegisterFile|Mux18~2_combout\);

-- Location: LCCOMB_X61_Y38_N30
\RegisterFile|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux18~3_combout\ = (\RegisterFile|Mux18~2_combout\ & ((\RegisterFile|R3|data_out\(13)) # ((!\inst4|regB_out[11]~0_combout\)))) # (!\RegisterFile|Mux18~2_combout\ & (((\RegisterFile|R2|data_out\(13) & \inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux18~2_combout\,
	datab => \RegisterFile|R3|data_out\(13),
	datac => \RegisterFile|R2|data_out\(13),
	datad => \inst4|regB_out[11]~0_combout\,
	combout => \RegisterFile|Mux18~3_combout\);

-- Location: LCCOMB_X60_Y40_N10
\RegisterFile|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux18~4_combout\ = (\RegisterFile|Mux18~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst4|regB_out[11]~0_combout\) # (\inst|srcB_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|Mux18~3_combout\,
	datad => \inst|srcB_sel\(1),
	combout => \RegisterFile|Mux18~4_combout\);

-- Location: LCCOMB_X60_Y40_N6
\RegisterFile|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux3~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|R6|data_out\(12)) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (((!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & \RegisterFile|R4|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R6|data_out\(12),
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datad => \RegisterFile|R4|data_out\(12),
	combout => \RegisterFile|Mux3~0_combout\);

-- Location: LCCOMB_X61_Y39_N2
\RegisterFile|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux20~0_combout\ = (\inst|srcB_sel\(2) & (((\inst|srcB_sel\(1))))) # (!\inst|srcB_sel\(2) & ((\inst|srcB_sel\(1) & ((\RegisterFile|R5|data_out\(11)))) # (!\inst|srcB_sel\(1) & (\RegisterFile|R4|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(2),
	datab => \RegisterFile|R4|data_out\(11),
	datac => \RegisterFile|R5|data_out\(11),
	datad => \inst|srcB_sel\(1),
	combout => \RegisterFile|Mux20~0_combout\);

-- Location: LCCOMB_X61_Y39_N20
\RegisterFile|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux4~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\) # (\RegisterFile|R5|data_out\(11))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|R4|data_out\(11) & (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \RegisterFile|R4|data_out\(11),
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datad => \RegisterFile|R5|data_out\(11),
	combout => \RegisterFile|Mux4~0_combout\);

-- Location: LCCOMB_X55_Y43_N18
\inst16|offset[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[10]~8_combout\ = (\inst|instr_to_cntl\(10) & ((\inst|instr_to_cntl\(15)) # ((\inst|instr_to_cntl\(7)) # (\inst4|offset_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(10),
	datab => \inst|instr_to_cntl\(15),
	datac => \inst|instr_to_cntl\(7),
	datad => \inst4|offset_out[11]~0_combout\,
	combout => \inst16|offset[10]~8_combout\);

-- Location: LCCOMB_X55_Y43_N20
\inst16|offset[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[10]~9_combout\ = (\inst16|offset[10]~8_combout\ & (((\inst|instr_to_cntl\(2)) # (!\inst4|offset_out[11]~0_combout\)))) # (!\inst16|offset[10]~8_combout\ & (\inst|instr_to_cntl\(7) & ((\inst4|offset_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(7),
	datab => \inst16|offset[10]~8_combout\,
	datac => \inst|instr_to_cntl\(2),
	datad => \inst4|offset_out[11]~0_combout\,
	combout => \inst16|offset[10]~9_combout\);

-- Location: LCCOMB_X55_Y42_N22
\inst16|offset[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[10]~10_combout\ = (\inst16|offset[10]~9_combout\ & (\Reset_Pin~input_o\ & ((\inst|instr_to_cntl\(14)) # (\inst|instr_to_cntl\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|offset[10]~9_combout\,
	datab => \inst|instr_to_cntl\(14),
	datac => \inst|instr_to_cntl\(15),
	datad => \Reset_Pin~input_o\,
	combout => \inst16|offset[10]~10_combout\);

-- Location: LCCOMB_X61_Y38_N28
\RegisterFile|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux21~0_combout\ = (\inst|srcB_sel\(1) & (\inst|srcB_sel\(2))) # (!\inst|srcB_sel\(1) & ((\inst|srcB_sel\(2) & ((\RegisterFile|R6|data_out\(10)))) # (!\inst|srcB_sel\(2) & (\RegisterFile|R4|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(1),
	datab => \inst|srcB_sel\(2),
	datac => \RegisterFile|R4|data_out\(10),
	datad => \RegisterFile|R6|data_out\(10),
	combout => \RegisterFile|Mux21~0_combout\);

-- Location: LCCOMB_X61_Y39_N26
\RegisterFile|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux21~1_combout\ = (\inst|srcB_sel\(1) & ((\RegisterFile|Mux21~0_combout\ & (\RegisterFile|R7|data_out\(10))) # (!\RegisterFile|Mux21~0_combout\ & ((\RegisterFile|R5|data_out\(10)))))) # (!\inst|srcB_sel\(1) & 
-- (((\RegisterFile|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(10),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|R5|data_out\(10),
	datad => \RegisterFile|Mux21~0_combout\,
	combout => \RegisterFile|Mux21~1_combout\);

-- Location: LCCOMB_X61_Y38_N26
\RegisterFile|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux21~2_combout\ = (\inst4|regB_out[11]~1_combout\ & (\inst4|regB_out[11]~0_combout\)) # (!\inst4|regB_out[11]~1_combout\ & ((\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|R2|data_out\(10)))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (\RegisterFile|R1|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|R1|data_out\(10),
	datad => \RegisterFile|R2|data_out\(10),
	combout => \RegisterFile|Mux21~2_combout\);

-- Location: LCCOMB_X61_Y38_N14
\RegisterFile|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux21~3_combout\ = (\RegisterFile|Mux21~2_combout\ & (((\RegisterFile|R3|data_out\(10))) # (!\inst4|regB_out[11]~1_combout\))) # (!\RegisterFile|Mux21~2_combout\ & (\inst4|regB_out[11]~1_combout\ & (\RegisterFile|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux21~2_combout\,
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|Mux21~1_combout\,
	datad => \RegisterFile|R3|data_out\(10),
	combout => \RegisterFile|Mux21~3_combout\);

-- Location: LCCOMB_X61_Y38_N12
\RegisterFile|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux5~2_combout\ = (\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|R2|data_out\(10)) # ((\inst4|regA_out[15]~1_combout\)))) # (!\inst4|regA_out[15]~0_combout\ & (((!\inst4|regA_out[15]~1_combout\ & \RegisterFile|R1|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \RegisterFile|R2|data_out\(10),
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|R1|data_out\(10),
	combout => \RegisterFile|Mux5~2_combout\);

-- Location: LCCOMB_X57_Y41_N6
\RegisterFile|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux22~0_combout\ = (\inst|srcB_sel\(1) & ((\RegisterFile|R5|data_out\(9)) # ((\inst|srcB_sel\(2))))) # (!\inst|srcB_sel\(1) & (((\RegisterFile|R4|data_out\(9) & !\inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(9),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|R4|data_out\(9),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux22~0_combout\);

-- Location: LCCOMB_X59_Y40_N14
\RegisterFile|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux6~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\) # ((\RegisterFile|R5|data_out\(9))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|R4|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datac => \RegisterFile|R5|data_out\(9),
	datad => \RegisterFile|R4|data_out\(9),
	combout => \RegisterFile|Mux6~0_combout\);

-- Location: LCCOMB_X62_Y40_N12
\RegisterFile|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux6~1_combout\ = (\RegisterFile|Mux6~0_combout\ & ((\RegisterFile|R7|data_out\(9)) # ((!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # (!\RegisterFile|Mux6~0_combout\ & (((\RegisterFile|R6|data_out\(9) & 
-- \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(9),
	datab => \RegisterFile|R6|data_out\(9),
	datac => \RegisterFile|Mux6~0_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	combout => \RegisterFile|Mux6~1_combout\);

-- Location: LCCOMB_X62_Y40_N22
\RegisterFile|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux6~2_combout\ = (\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux6~1_combout\) # ((\inst4|regA_out[15]~0_combout\)))) # (!\inst4|regA_out[15]~1_combout\ & (((\RegisterFile|R1|data_out\(9) & !\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux6~1_combout\,
	datab => \inst4|regA_out[15]~1_combout\,
	datac => \RegisterFile|R1|data_out\(9),
	datad => \inst4|regA_out[15]~0_combout\,
	combout => \RegisterFile|Mux6~2_combout\);

-- Location: LCCOMB_X60_Y40_N14
\RegisterFile|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux6~3_combout\ = (\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|Mux6~2_combout\ & (\RegisterFile|R3|data_out\(9))) # (!\RegisterFile|Mux6~2_combout\ & ((\RegisterFile|R2|data_out\(9)))))) # (!\inst4|regA_out[15]~0_combout\ & 
-- (((\RegisterFile|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(9),
	datab => \RegisterFile|R2|data_out\(9),
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux6~2_combout\,
	combout => \RegisterFile|Mux6~3_combout\);

-- Location: LCCOMB_X58_Y38_N4
\RegisterFile|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux6~4_combout\ = (\RegisterFile|Mux6~3_combout\ & ((\inst4|regA_out[15]~1_combout\) # ((\inst4|regA_out[15]~0_combout\) # (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \RegisterFile|Mux6~3_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux6~4_combout\);

-- Location: LCCOMB_X55_Y43_N0
\inst16|offset[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[8]~13_combout\ = (\inst4|offset_out[11]~0_combout\ & (((\inst4|offset_out[11]~1_combout\)))) # (!\inst4|offset_out[11]~0_combout\ & ((\inst4|offset_out[11]~1_combout\ & ((\inst|instr_to_cntl\(8)))) # (!\inst4|offset_out[11]~1_combout\ & 
-- (\inst16|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out[11]~0_combout\,
	datab => \inst16|Mux20~0_combout\,
	datac => \inst|instr_to_cntl\(8),
	datad => \inst4|offset_out[11]~1_combout\,
	combout => \inst16|offset[8]~13_combout\);

-- Location: LCCOMB_X55_Y43_N26
\inst16|offset[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[8]~14_combout\ = (\inst16|offset[8]~13_combout\ & (((\inst|instr_to_cntl\(0)) # (!\inst4|offset_out[11]~0_combout\)))) # (!\inst16|offset[8]~13_combout\ & (\inst|instr_to_cntl\(7) & ((\inst4|offset_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(7),
	datab => \inst16|offset[8]~13_combout\,
	datac => \inst|instr_to_cntl\(0),
	datad => \inst4|offset_out[11]~0_combout\,
	combout => \inst16|offset[8]~14_combout\);

-- Location: LCCOMB_X61_Y40_N22
\RegisterFile|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux23~2_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\RegisterFile|R2|data_out\(8))))) # (!\inst4|regB_out[11]~0_combout\ & (!\inst4|regB_out[11]~1_combout\ & (\RegisterFile|R1|data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|R1|data_out\(8),
	datad => \RegisterFile|R2|data_out\(8),
	combout => \RegisterFile|Mux23~2_combout\);

-- Location: LCCOMB_X62_Y39_N0
\RegisterFile|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux7~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (\RegisterFile|R6|data_out\(8))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|R4|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \RegisterFile|R6|data_out\(8),
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datad => \RegisterFile|R4|data_out\(8),
	combout => \RegisterFile|Mux7~0_combout\);

-- Location: LCCOMB_X62_Y39_N26
\RegisterFile|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux7~1_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|Mux7~0_combout\ & ((\RegisterFile|R7|data_out\(8)))) # (!\RegisterFile|Mux7~0_combout\ & (\RegisterFile|R5|data_out\(8))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \RegisterFile|Mux7~0_combout\,
	datac => \RegisterFile|R5|data_out\(8),
	datad => \RegisterFile|R7|data_out\(8),
	combout => \RegisterFile|Mux7~1_combout\);

-- Location: LCCOMB_X59_Y39_N0
\RegisterFile|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux8~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\) # (\RegisterFile|R5|data_out\(7))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|R4|data_out\(7) & (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R4|data_out\(7),
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datad => \RegisterFile|R5|data_out\(7),
	combout => \RegisterFile|Mux8~0_combout\);

-- Location: LCCOMB_X62_Y40_N16
\RegisterFile|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux8~1_combout\ = (\RegisterFile|Mux8~0_combout\ & (((\RegisterFile|R7|data_out\(7)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # (!\RegisterFile|Mux8~0_combout\ & (\RegisterFile|R6|data_out\(7) & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R6|data_out\(7),
	datab => \RegisterFile|R7|data_out\(7),
	datac => \RegisterFile|Mux8~0_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	combout => \RegisterFile|Mux8~1_combout\);

-- Location: LCCOMB_X60_Y41_N12
\RegisterFile|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux25~0_combout\ = (\inst|srcB_sel\(2) & ((\inst|srcB_sel\(1)) # ((\RegisterFile|R6|data_out\(6))))) # (!\inst|srcB_sel\(2) & (!\inst|srcB_sel\(1) & ((\RegisterFile|R4|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(2),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|R6|data_out\(6),
	datad => \RegisterFile|R4|data_out\(6),
	combout => \RegisterFile|Mux25~0_combout\);

-- Location: LCCOMB_X60_Y41_N18
\RegisterFile|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux25~1_combout\ = (\RegisterFile|Mux25~0_combout\ & ((\RegisterFile|R7|data_out\(6)) # ((!\inst|srcB_sel\(1))))) # (!\RegisterFile|Mux25~0_combout\ & (((\RegisterFile|R5|data_out\(6) & \inst|srcB_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux25~0_combout\,
	datab => \RegisterFile|R7|data_out\(6),
	datac => \RegisterFile|R5|data_out\(6),
	datad => \inst|srcB_sel\(1),
	combout => \RegisterFile|Mux25~1_combout\);

-- Location: LCCOMB_X59_Y41_N22
\RegisterFile|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux25~2_combout\ = (\inst4|regB_out[11]~1_combout\ & (\inst4|regB_out[11]~0_combout\)) # (!\inst4|regB_out[11]~1_combout\ & ((\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|R2|data_out\(6)))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (\RegisterFile|R1|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|R1|data_out\(6),
	datad => \RegisterFile|R2|data_out\(6),
	combout => \RegisterFile|Mux25~2_combout\);

-- Location: LCCOMB_X60_Y41_N30
\RegisterFile|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux25~3_combout\ = (\RegisterFile|Mux25~2_combout\ & (((\RegisterFile|R3|data_out\(6)) # (!\inst4|regB_out[11]~1_combout\)))) # (!\RegisterFile|Mux25~2_combout\ & (\RegisterFile|Mux25~1_combout\ & (\inst4|regB_out[11]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux25~2_combout\,
	datab => \RegisterFile|Mux25~1_combout\,
	datac => \inst4|regB_out[11]~1_combout\,
	datad => \RegisterFile|R3|data_out\(6),
	combout => \RegisterFile|Mux25~3_combout\);

-- Location: LCCOMB_X60_Y41_N24
\RegisterFile|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux9~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (\RegisterFile|R6|data_out\(6))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|R4|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datac => \RegisterFile|R6|data_out\(6),
	datad => \RegisterFile|R4|data_out\(6),
	combout => \RegisterFile|Mux9~0_combout\);

-- Location: LCCOMB_X60_Y41_N10
\RegisterFile|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux9~1_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|Mux9~0_combout\ & (\RegisterFile|R7|data_out\(6))) # (!\RegisterFile|Mux9~0_combout\ & ((\RegisterFile|R5|data_out\(6)))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \RegisterFile|Mux9~0_combout\,
	datac => \RegisterFile|R7|data_out\(6),
	datad => \RegisterFile|R5|data_out\(6),
	combout => \RegisterFile|Mux9~1_combout\);

-- Location: LCCOMB_X59_Y39_N6
\RegisterFile|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux10~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|R5|data_out\(5)) # ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (((!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & \RegisterFile|R4|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \RegisterFile|R5|data_out\(5),
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datad => \RegisterFile|R4|data_out\(5),
	combout => \RegisterFile|Mux10~0_combout\);

-- Location: LCCOMB_X60_Y41_N14
\RegisterFile|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux11~2_combout\ = (\inst4|regA_out[15]~0_combout\ & (((\inst4|regA_out[15]~1_combout\) # (\RegisterFile|R2|data_out\(4))))) # (!\inst4|regA_out[15]~0_combout\ & (\RegisterFile|R1|data_out\(4) & (!\inst4|regA_out[15]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(4),
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|R2|data_out\(4),
	combout => \RegisterFile|Mux11~2_combout\);

-- Location: LCCOMB_X61_Y40_N2
\RegisterFile|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux29~0_combout\ = (\inst|srcB_sel\(2) & ((\RegisterFile|R6|data_out\(2)) # ((\inst|srcB_sel\(1))))) # (!\inst|srcB_sel\(2) & (((\RegisterFile|R4|data_out\(2) & !\inst|srcB_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(2),
	datab => \RegisterFile|R6|data_out\(2),
	datac => \RegisterFile|R4|data_out\(2),
	datad => \inst|srcB_sel\(1),
	combout => \RegisterFile|Mux29~0_combout\);

-- Location: LCCOMB_X61_Y40_N30
\RegisterFile|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux13~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|R6|data_out\(2)) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (((\RegisterFile|R4|data_out\(2) & !\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datab => \RegisterFile|R6|data_out\(2),
	datac => \RegisterFile|R4|data_out\(2),
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux13~0_combout\);

-- Location: LCCOMB_X61_Y41_N14
\RegisterFile|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux15~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|R5|data_out\(0)))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|R4|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \RegisterFile|R4|data_out\(0),
	datad => \RegisterFile|R5|data_out\(0),
	combout => \RegisterFile|Mux15~0_combout\);

-- Location: LCCOMB_X58_Y41_N10
\RegisterFile|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux15~1_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|Mux15~0_combout\ & (\RegisterFile|R7|data_out\(0))) # (!\RegisterFile|Mux15~0_combout\ & ((\RegisterFile|R6|data_out\(0)))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (((\RegisterFile|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(0),
	datab => \RegisterFile|R6|data_out\(0),
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datad => \RegisterFile|Mux15~0_combout\,
	combout => \RegisterFile|Mux15~1_combout\);

-- Location: LCCOMB_X55_Y42_N4
\inst16|ctl_wd~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd~20_combout\ = (!\inst|instr_to_cntl\(9) & (!\inst|instr_to_cntl\(8) & (!\inst|instr_to_cntl\(14) & !\inst|instr_to_cntl\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(9),
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|ctl_wd~20_combout\);

-- Location: LCCOMB_X56_Y42_N16
\inst16|ctl_wd~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd~21_combout\ = (\inst16|ctl_wd~20_combout\ & !\inst|instr_to_cntl\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|ctl_wd~20_combout\,
	datad => \inst|instr_to_cntl\(7),
	combout => \inst16|ctl_wd~21_combout\);

-- Location: LCCOMB_X60_Y38_N28
\RegisterFile|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux17~0_combout\ = (\inst|srcB_sel\(2) & ((\RegisterFile|R6|data_out\(14)) # ((\inst|srcB_sel\(1))))) # (!\inst|srcB_sel\(2) & (((!\inst|srcB_sel\(1) & \RegisterFile|R4|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(2),
	datab => \RegisterFile|R6|data_out\(14),
	datac => \inst|srcB_sel\(1),
	datad => \RegisterFile|R4|data_out\(14),
	combout => \RegisterFile|Mux17~0_combout\);

-- Location: LCCOMB_X58_Y38_N26
\RegisterFile|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux17~1_combout\ = (\inst|srcB_sel\(1) & ((\RegisterFile|Mux17~0_combout\ & (\RegisterFile|R7|data_out\(14))) # (!\RegisterFile|Mux17~0_combout\ & ((\RegisterFile|R5|data_out\(14)))))) # (!\inst|srcB_sel\(1) & 
-- (((\RegisterFile|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(14),
	datab => \RegisterFile|R5|data_out\(14),
	datac => \inst|srcB_sel\(1),
	datad => \RegisterFile|Mux17~0_combout\,
	combout => \RegisterFile|Mux17~1_combout\);

-- Location: LCCOMB_X59_Y38_N24
\RegisterFile|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux0~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\) # ((\RegisterFile|R5|data_out\(15))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|R4|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datac => \RegisterFile|R5|data_out\(15),
	datad => \RegisterFile|R4|data_out\(15),
	combout => \RegisterFile|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y38_N30
\RegisterFile|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux0~1_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|Mux0~0_combout\ & (\RegisterFile|R7|data_out\(15))) # (!\RegisterFile|Mux0~0_combout\ & ((\RegisterFile|R6|data_out\(15)))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (((\RegisterFile|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(15),
	datab => \RegisterFile|R6|data_out\(15),
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datad => \RegisterFile|Mux0~0_combout\,
	combout => \RegisterFile|Mux0~1_combout\);

-- Location: LCCOMB_X59_Y41_N28
\RegisterFile|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux0~2_combout\ = (\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux0~1_combout\) # ((\inst4|regA_out[15]~0_combout\)))) # (!\inst4|regA_out[15]~1_combout\ & (((\RegisterFile|R1|data_out\(15) & !\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux0~1_combout\,
	datab => \inst4|regA_out[15]~1_combout\,
	datac => \RegisterFile|R1|data_out\(15),
	datad => \inst4|regA_out[15]~0_combout\,
	combout => \RegisterFile|Mux0~2_combout\);

-- Location: FF_X57_Y40_N1
\inst|PC_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(0));

-- Location: LCCOMB_X55_Y36_N20
\inst13|LPM_MUX_component|auto_generated|result_node[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[7]~4_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(7))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|PC_src\(7),
	datad => \inst4|regB_out\(7),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[7]~4_combout\);

-- Location: FF_X55_Y29_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X55_Y40_N14
\inst13|LPM_MUX_component|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[6]~6_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(6))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|PC_src\(6),
	datad => \inst4|regB_out\(6),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[6]~6_combout\);

-- Location: FF_X52_Y29_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X55_Y40_N18
\inst13|LPM_MUX_component|auto_generated|result_node[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[9]~8_combout\ = (\inst4|cntl_out\(13) & ((\inst4|PC_src\(9)))) # (!\inst4|cntl_out\(13) & (\inst4|regB_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|regB_out\(9),
	datad => \inst4|PC_src\(9),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[9]~8_combout\);

-- Location: FF_X55_Y29_N15
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X57_Y37_N12
\inst3|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux0~3_combout\ = (\inst4|alu_op\(0) & (!\inst4|alu_op\(2) & ((\inst4|alu_op\(1))))) # (!\inst4|alu_op\(0) & (!\inst4|alu_op\(1) & (\inst4|alu_op\(2) $ (\inst4|alu_op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(2),
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux0~3_combout\);

-- Location: LCCOMB_X58_Y37_N30
\inst3|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux0~6_combout\ = (\inst3|Mux0~4_combout\ & (((\inst3|Mux15~0_combout\)) # (!\inst3|Mux0~3_combout\))) # (!\inst3|Mux0~4_combout\ & (\inst3|Mux15~0_combout\ & (\inst3|Mux0~3_combout\ $ (\inst3|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux0~3_combout\,
	datab => \inst3|Mux0~4_combout\,
	datac => \inst3|Mux15~0_combout\,
	datad => \inst3|Mux0~2_combout\,
	combout => \inst3|Mux0~6_combout\);

-- Location: LCCOMB_X55_Y40_N0
\inst13|LPM_MUX_component|auto_generated|result_node[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[13]~11_combout\ = (\inst4|cntl_out\(13) & ((\inst4|PC_src\(13)))) # (!\inst4|cntl_out\(13) & (\inst4|regB_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|regB_out\(13),
	datad => \inst4|PC_src\(13),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[13]~11_combout\);

-- Location: FF_X52_Y31_N27
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X53_Y41_N30
\inst13|LPM_MUX_component|auto_generated|result_node[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[8]~14_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(8))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(8),
	datac => \inst4|cntl_out\(13),
	datad => \inst4|regB_out\(8),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[8]~14_combout\);

-- Location: FF_X55_Y29_N11
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X40_Y35_N14
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X57_Y40_N27
\inst|PC_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(13));

-- Location: FF_X57_Y40_N19
\inst|PC_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(9));

-- Location: FF_X57_Y40_N17
\inst|PC_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(8));

-- Location: FF_X57_Y40_N13
\inst|PC_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(6));

-- Location: FF_X57_Y40_N11
\inst|PC_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(5));

-- Location: LCCOMB_X56_Y37_N2
\inst3|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~0_combout\ = (!\inst3|Mux2~5_combout\ & (!\inst3|Mux14~5_combout\ & (!\inst3|Mux13~5_combout\ & !\inst3|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux2~5_combout\,
	datab => \inst3|Mux14~5_combout\,
	datac => \inst3|Mux13~5_combout\,
	datad => \inst3|Mux1~7_combout\,
	combout => \inst3|Equal0~0_combout\);

-- Location: LCCOMB_X54_Y37_N4
\inst3|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~1_combout\ = (!\inst3|Mux11~5_combout\ & (!\inst3|Mux10~5_combout\ & (!\inst3|Mux9~5_combout\ & !\inst3|Mux12~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux11~5_combout\,
	datab => \inst3|Mux10~5_combout\,
	datac => \inst3|Mux9~5_combout\,
	datad => \inst3|Mux12~10_combout\,
	combout => \inst3|Equal0~1_combout\);

-- Location: LCCOMB_X56_Y37_N28
\inst3|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~2_combout\ = (!\inst3|Mux6~5_combout\ & (!\inst3|Mux7~5_combout\ & (!\inst3|Mux5~5_combout\ & !\inst3|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux6~5_combout\,
	datab => \inst3|Mux7~5_combout\,
	datac => \inst3|Mux5~5_combout\,
	datad => \inst3|Mux8~5_combout\,
	combout => \inst3|Equal0~2_combout\);

-- Location: LCCOMB_X55_Y36_N22
\inst3|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~3_combout\ = (!\inst3|Mux4~5_combout\ & (!\inst3|Mux15~8_combout\ & (!\inst3|Mux3~5_combout\ & !\inst3|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux4~5_combout\,
	datab => \inst3|Mux15~8_combout\,
	datac => \inst3|Mux3~5_combout\,
	datad => \inst3|Mux0~7_combout\,
	combout => \inst3|Equal0~3_combout\);

-- Location: LCCOMB_X56_Y37_N16
\inst3|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~4_combout\ = (\inst3|Equal0~1_combout\ & (\inst3|Equal0~2_combout\ & (\inst3|Equal0~3_combout\ & \inst3|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Equal0~1_combout\,
	datab => \inst3|Equal0~2_combout\,
	datac => \inst3|Equal0~3_combout\,
	datad => \inst3|Equal0~0_combout\,
	combout => \inst3|Equal0~4_combout\);

-- Location: FF_X57_Y40_N29
\inst|PC_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(14));

-- Location: LCCOMB_X42_Y34_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\);

-- Location: LCCOMB_X56_Y44_N18
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\)) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2_combout\);

-- Location: LCCOMB_X56_Y43_N12
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\)) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14_combout\);

-- Location: LCCOMB_X56_Y43_N6
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\);

-- Location: LCCOMB_X54_Y43_N12
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)) # 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ & 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20_combout\);

-- Location: LCCOMB_X56_Y44_N12
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\)) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24_combout\);

-- Location: LCCOMB_X55_Y29_N20
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8_combout\);

-- Location: LCCOMB_X55_Y29_N22
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~9_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~9_combout\);

-- Location: LCCOMB_X55_Y29_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~9_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: LCCOMB_X52_Y29_N8
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ & 
-- !\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout\);

-- Location: LCCOMB_X52_Y29_N10
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13_combout\);

-- Location: LCCOMB_X52_Y29_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: LCCOMB_X55_Y29_N30
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ & 
-- !\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16_combout\);

-- Location: LCCOMB_X55_Y29_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~17_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\) # ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16_combout\ & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~17_combout\);

-- Location: LCCOMB_X55_Y29_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~17_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: LCCOMB_X52_Y29_N4
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\) # 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ & 
-- ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18_combout\);

-- Location: LCCOMB_X52_Y31_N2
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout\);

-- Location: LCCOMB_X52_Y31_N12
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23_combout\);

-- Location: LCCOMB_X52_Y31_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: LCCOMB_X52_Y31_N22
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\) # 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ & 
-- ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24_combout\);

-- Location: LCCOMB_X55_Y29_N28
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)) # 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ & 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28_combout\);

-- Location: LCCOMB_X55_Y29_N6
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~29_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~29_combout\);

-- Location: LCCOMB_X55_Y29_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~29_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: LCCOMB_X63_Y47_N22
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout\);

-- Location: LCCOMB_X59_Y48_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22_combout\);

-- Location: LCCOMB_X59_Y48_N26
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~23_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22_combout\ 
-- & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\)) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~23_combout\);

-- Location: LCCOMB_X59_Y48_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout\);

-- Location: LCCOMB_X59_Y48_N22
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout\ 
-- & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\)) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25_combout\);

-- Location: LCCOMB_X63_Y47_N26
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)) # 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ & 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26_combout\);

-- Location: LCCOMB_X59_Y48_N4
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\)) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30_combout\);

-- Location: LCCOMB_X59_Y48_N30
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~31_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\) # ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30_combout\ & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~31_combout\);

-- Location: LCCOMB_X40_Y35_N0
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\);

-- Location: LCCOMB_X40_Y35_N10
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\);

-- Location: LCCOMB_X55_Y39_N14
\inst3|F_temp~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~32_combout\ = (\inst30|output[3]~10_combout\) # ((\inst4|aluA_sel_out~q\ & ((!\SP|data_out\(3)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \inst30|output[3]~10_combout\,
	datac => \inst4|regA_out\(3),
	datad => \SP|data_out\(3),
	combout => \inst3|F_temp~32_combout\);

-- Location: LCCOMB_X54_Y37_N22
\inst3|F_temp~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~35_combout\ = (\inst30|output[6]~7_combout\ & ((\inst4|aluA_sel_out~q\ & (!\SP|data_out\(6))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \SP|data_out\(6),
	datac => \inst4|regA_out\(6),
	datad => \inst30|output[6]~7_combout\,
	combout => \inst3|F_temp~35_combout\);

-- Location: LCCOMB_X56_Y38_N12
\inst3|F_temp~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~36_combout\ = (\inst30|output[7]~6_combout\) # ((\inst4|aluA_sel_out~q\ & ((!\SP|data_out\(7)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \inst30|output[7]~6_combout\,
	datac => \inst4|regA_out\(7),
	datad => \SP|data_out\(7),
	combout => \inst3|F_temp~36_combout\);

-- Location: LCCOMB_X56_Y38_N14
\inst3|F_temp~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~37_combout\ = (\inst30|output[8]~5_combout\ & ((\inst4|aluA_sel_out~q\ & (!\SP|data_out\(8))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(8),
	datab => \inst30|output[8]~5_combout\,
	datac => \inst4|aluA_sel_out~q\,
	datad => \inst4|regA_out\(8),
	combout => \inst3|F_temp~37_combout\);

-- Location: LCCOMB_X56_Y37_N6
\inst3|F_temp~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~38_combout\ = (\inst30|output[9]~4_combout\) # ((\inst4|aluA_sel_out~q\ & ((!\SP|data_out\(9)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out\(9),
	datab => \inst4|aluA_sel_out~q\,
	datac => \inst30|output[9]~4_combout\,
	datad => \SP|data_out\(9),
	combout => \inst3|F_temp~38_combout\);

-- Location: LCCOMB_X57_Y36_N6
\inst3|F_temp~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~40_combout\ = (\inst30|output[11]~2_combout\) # ((\inst4|aluA_sel_out~q\ & (\SP|data_out\(11))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \inst30|output[11]~2_combout\,
	datac => \SP|data_out\(11),
	datad => \inst4|regA_out\(11),
	combout => \inst3|F_temp~40_combout\);

-- Location: LCCOMB_X54_Y36_N8
\inst3|F_temp~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~41_combout\ = (\inst30|output[12]~1_combout\ & ((\inst4|aluA_sel_out~q\ & ((\SP|data_out\(12)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out\(12),
	datab => \inst4|aluA_sel_out~q\,
	datac => \SP|data_out\(12),
	datad => \inst30|output[12]~1_combout\,
	combout => \inst3|F_temp~41_combout\);

-- Location: LCCOMB_X40_Y35_N12
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X42_Y34_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout\);

-- Location: LCCOMB_X59_Y38_N14
\PC|data_out[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|data_out[7]~0_combout\ = !\pc_sel_mux|output[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_sel_mux|output[7]~54_combout\,
	combout => \PC|data_out[7]~0_combout\);

-- Location: FF_X39_Y34_N9
\auto_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(6));

-- Location: FF_X39_Y32_N19
\auto_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: FF_X39_Y32_N17
\auto_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X39_Y32_N21
\auto_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: FF_X39_Y32_N23
\auto_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X39_Y32_N16
\auto_hub|hub_info_reg|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~8\);

-- Location: LCCOMB_X39_Y32_N18
\auto_hub|hub_info_reg|word_counter[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~10\);

-- Location: FF_X39_Y32_N25
\auto_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[4]~17_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X39_Y32_N20
\auto_hub|hub_info_reg|word_counter[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~10\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~14\);

-- Location: LCCOMB_X39_Y32_N22
\auto_hub|hub_info_reg|word_counter[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~16\);

-- Location: LCCOMB_X39_Y32_N24
\auto_hub|hub_info_reg|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~16\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~17_combout\);

-- Location: FF_X40_Y33_N27
\auto_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(12));

-- Location: FF_X38_Y33_N9
\auto_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo_bypass_reg~q\);

-- Location: FF_X39_Y32_N9
\auto_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X40_Y32_N28
\auto_hub|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|Equal3~0_combout\,
	datac => \auto_hub|irsr_reg\(5),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCCOMB_X40_Y32_N6
\auto_hub|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|tdo~3_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	combout => \auto_hub|tdo~4_combout\);

-- Location: FF_X41_Y34_N31
\auto_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X40_Y34_N10
\auto_hub|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irf_reg[2][0]~11_combout\);

-- Location: FF_X41_Y32_N27
\auto_hub|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X40_Y33_N24
\auto_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCCOMB_X40_Y33_N22
\auto_hub|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|irf_reg[2][0]~11_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~4_combout\);

-- Location: FF_X39_Y33_N5
\auto_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X38_Y33_N12
\auto_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X39_Y34_N8
\auto_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(6),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: LCCOMB_X40_Y33_N26
\auto_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(10),
	datad => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: LCCOMB_X38_Y33_N8
\auto_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X38_Y32_N8
\auto_hub|hub_info_reg|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~2_combout\);

-- Location: LCCOMB_X39_Y32_N26
\auto_hub|hub_info_reg|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~2_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: FF_X39_Y32_N29
\auto_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X39_Y32_N14
\auto_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X39_Y32_N8
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~3_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X39_Y32_N0
\auto_hub|hub_info_reg|WORD_SR[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\);

-- Location: LCCOMB_X41_Y32_N20
\auto_hub|hub_mode_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X41_Y34_N30
\auto_hub|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X41_Y34_N4
\auto_hub|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datac => \auto_hub|irsr_reg[2]~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	combout => \auto_hub|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X41_Y32_N26
\auto_hub|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[2][4]~q\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X41_Y32_N6
\auto_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|hub_mode_reg[2]~4_combout\);

-- Location: FF_X41_Y33_N21
\auto_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X39_Y33_N4
\auto_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|hub_mode_reg[2]~4_combout\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|reset_ena_reg~q\,
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X41_Y33_N23
\auto_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X39_Y32_N2
\auto_hub|hub_info_reg|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|word_counter[2]~11_combout\);

-- Location: LCCOMB_X39_Y32_N4
\auto_hub|hub_info_reg|word_counter[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|hub_info_reg|word_counter[2]~12_combout\);

-- Location: FF_X38_Y32_N3
\auto_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X38_Y32_N12
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X41_Y33_N22
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCCOMB_X38_Y32_N6
\auto_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X38_Y32_N0
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X39_Y32_N7
\auto_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X38_Y32_N2
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X39_Y32_N10
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X39_Y32_N12
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X39_Y32_N6
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X40_Y32_N30
\auto_hub|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|Equal3~0_combout\,
	datac => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|tdo~7_combout\);

-- Location: LCCOMB_X39_Y32_N30
\auto_hub|hub_info_reg|word_counter[2]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|word_counter[2]~19_combout\);

-- Location: LCCOMB_X39_Y32_N28
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X41_Y38_N2
\inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: LCCOMB_X41_Y38_N30
\inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: LCCOMB_X42_Y32_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N6
\inst1|ctrl_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|ctrl_out[4]~feeder_combout\ = \inst4|cntl_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|cntl_out\(4),
	combout => \inst1|ctrl_out[4]~feeder_combout\);

-- Location: LCCOMB_X57_Y38_N10
\inst6|ctrl_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|ctrl_out[2]~feeder_combout\ = \inst1|ctrl_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ctrl_out\(7),
	combout => \inst6|ctrl_out[2]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N10
\inst6|ctrl_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|ctrl_out[0]~feeder_combout\ = \inst1|ctrl_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ctrl_out\(5),
	combout => \inst6|ctrl_out[0]~feeder_combout\);

-- Location: LCCOMB_X55_Y41_N2
\inst4|PC_src[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[0]~feeder_combout\ = \inst|PC_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(0),
	combout => \inst4|PC_src[0]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N26
\inst1|negative_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|negative_out~feeder_combout\ = \inst3|Mux0~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|Mux0~7_combout\,
	combout => \inst1|negative_out~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N2
\inst4|PC_src[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[9]~feeder_combout\ = \inst|PC_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(9),
	combout => \inst4|PC_src[9]~feeder_combout\);

-- Location: LCCOMB_X55_Y41_N20
\inst4|PC_src[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[5]~feeder_combout\ = \inst|PC_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(5),
	combout => \inst4|PC_src[5]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N28
\inst4|PC_src[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[14]~feeder_combout\ = \inst|PC_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(14),
	combout => \inst4|PC_src[14]~feeder_combout\);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|LCD_RS~q\,
	devoe => ww_devoe,
	o => ww_LCD_RS);

-- Location: IOOBUF_X0_Y52_N2
\LCD_E~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|ALT_INV_LCD_E~q\,
	devoe => ww_devoe,
	o => ww_LCD_E);

-- Location: IOOBUF_X107_Y73_N9
\RESET_LED~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_Reset_Pin~input_o\,
	devoe => ww_devoe,
	o => ww_RESET_LED);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_RW);

-- Location: IOOBUF_X0_Y58_N16
\LCD_ON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_ON);

-- Location: IOOBUF_X0_Y47_N2
\LCD_DATA_BUS[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|DATA_BUS_VALUE\(7),
	devoe => ww_devoe,
	o => ww_LCD_DATA_BUS(7));

-- Location: IOOBUF_X0_Y51_N16
\LCD_DATA_BUS[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|DATA_BUS_VALUE\(6),
	devoe => ww_devoe,
	o => ww_LCD_DATA_BUS(6));

-- Location: IOOBUF_X0_Y55_N23
\LCD_DATA_BUS[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|ALT_INV_DATA_BUS_VALUE\(5),
	devoe => ww_devoe,
	o => ww_LCD_DATA_BUS(5));

-- Location: IOOBUF_X0_Y54_N9
\LCD_DATA_BUS[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|ALT_INV_DATA_BUS_VALUE\(4),
	devoe => ww_devoe,
	o => ww_LCD_DATA_BUS(4));

-- Location: IOOBUF_X0_Y49_N9
\LCD_DATA_BUS[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|ALT_INV_DATA_BUS_VALUE\(3),
	devoe => ww_devoe,
	o => ww_LCD_DATA_BUS(3));

-- Location: IOOBUF_X0_Y44_N2
\LCD_DATA_BUS[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|DATA_BUS_VALUE\(2),
	devoe => ww_devoe,
	o => ww_LCD_DATA_BUS(2));

-- Location: IOOBUF_X0_Y44_N9
\LCD_DATA_BUS[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|DATA_BUS_VALUE\(1),
	devoe => ww_devoe,
	o => ww_LCD_DATA_BUS(1));

-- Location: IOOBUF_X0_Y52_N16
\LCD_DATA_BUS[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst26|DATA_BUS_VALUE\(0),
	devoe => ww_devoe,
	o => ww_LCD_DATA_BUS(0));

-- Location: IOOBUF_X0_Y37_N1
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: LCCOMB_X59_Y50_N14
\inst26|CLK_COUNT_400HZ[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[1]~22_combout\ = (\inst26|CLK_COUNT_400HZ\(1) & (!\inst26|CLK_COUNT_400HZ[0]~21\)) # (!\inst26|CLK_COUNT_400HZ\(1) & ((\inst26|CLK_COUNT_400HZ[0]~21\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[1]~23\ = CARRY((!\inst26|CLK_COUNT_400HZ[0]~21\) # (!\inst26|CLK_COUNT_400HZ\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(1),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[0]~21\,
	combout => \inst26|CLK_COUNT_400HZ[1]~22_combout\,
	cout => \inst26|CLK_COUNT_400HZ[1]~23\);

-- Location: LCCOMB_X59_Y49_N6
\inst26|CLK_COUNT_400HZ[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[13]~47_combout\ = (\inst26|CLK_COUNT_400HZ\(13) & (!\inst26|CLK_COUNT_400HZ[12]~46\)) # (!\inst26|CLK_COUNT_400HZ\(13) & ((\inst26|CLK_COUNT_400HZ[12]~46\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[13]~48\ = CARRY((!\inst26|CLK_COUNT_400HZ[12]~46\) # (!\inst26|CLK_COUNT_400HZ\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(13),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[12]~46\,
	combout => \inst26|CLK_COUNT_400HZ[13]~47_combout\,
	cout => \inst26|CLK_COUNT_400HZ[13]~48\);

-- Location: FF_X59_Y49_N7
\inst26|CLK_COUNT_400HZ[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[13]~47_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(13));

-- Location: LCCOMB_X59_Y49_N26
\inst26|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|LessThan0~3_combout\ = (((!\inst26|CLK_COUNT_400HZ\(13)) # (!\inst26|CLK_COUNT_400HZ\(12))) # (!\inst26|CLK_COUNT_400HZ\(14))) # (!\inst26|CLK_COUNT_400HZ\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(15),
	datab => \inst26|CLK_COUNT_400HZ\(14),
	datac => \inst26|CLK_COUNT_400HZ\(12),
	datad => \inst26|CLK_COUNT_400HZ\(13),
	combout => \inst26|LessThan0~3_combout\);

-- Location: LCCOMB_X59_Y50_N26
\inst26|CLK_COUNT_400HZ[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[7]~35_combout\ = (\inst26|CLK_COUNT_400HZ\(7) & (!\inst26|CLK_COUNT_400HZ[6]~34\)) # (!\inst26|CLK_COUNT_400HZ\(7) & ((\inst26|CLK_COUNT_400HZ[6]~34\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[7]~36\ = CARRY((!\inst26|CLK_COUNT_400HZ[6]~34\) # (!\inst26|CLK_COUNT_400HZ\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(7),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[6]~34\,
	combout => \inst26|CLK_COUNT_400HZ[7]~35_combout\,
	cout => \inst26|CLK_COUNT_400HZ[7]~36\);

-- Location: FF_X59_Y50_N27
\inst26|CLK_COUNT_400HZ[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[7]~35_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(7));

-- Location: LCCOMB_X59_Y49_N22
\inst26|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|LessThan0~1_combout\ = (!\inst26|CLK_COUNT_400HZ\(9) & (!\inst26|CLK_COUNT_400HZ\(8) & (!\inst26|CLK_COUNT_400HZ\(6) & !\inst26|CLK_COUNT_400HZ\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(9),
	datab => \inst26|CLK_COUNT_400HZ\(8),
	datac => \inst26|CLK_COUNT_400HZ\(6),
	datad => \inst26|CLK_COUNT_400HZ\(7),
	combout => \inst26|LessThan0~1_combout\);

-- Location: LCCOMB_X59_Y49_N24
\inst26|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|LessThan0~2_combout\ = (!\inst26|CLK_COUNT_400HZ\(11) & (((\inst26|LessThan0~0_combout\ & \inst26|LessThan0~1_combout\)) # (!\inst26|CLK_COUNT_400HZ\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|LessThan0~0_combout\,
	datab => \inst26|CLK_COUNT_400HZ\(11),
	datac => \inst26|LessThan0~1_combout\,
	datad => \inst26|CLK_COUNT_400HZ\(10),
	combout => \inst26|LessThan0~2_combout\);

-- Location: LCCOMB_X59_Y49_N30
\inst26|CLK_COUNT_400HZ[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[9]~26_combout\ = (((!\inst26|LessThan0~3_combout\ & !\inst26|LessThan0~2_combout\)) # (!\inst26|LessThan0~4_combout\)) # (!\Reset_Pin~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst26|LessThan0~4_combout\,
	datac => \inst26|LessThan0~3_combout\,
	datad => \inst26|LessThan0~2_combout\,
	combout => \inst26|CLK_COUNT_400HZ[9]~26_combout\);

-- Location: FF_X59_Y50_N15
\inst26|CLK_COUNT_400HZ[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[1]~22_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(1));

-- Location: LCCOMB_X59_Y50_N16
\inst26|CLK_COUNT_400HZ[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[2]~24_combout\ = (\inst26|CLK_COUNT_400HZ\(2) & (\inst26|CLK_COUNT_400HZ[1]~23\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(2) & (!\inst26|CLK_COUNT_400HZ[1]~23\ & VCC))
-- \inst26|CLK_COUNT_400HZ[2]~25\ = CARRY((\inst26|CLK_COUNT_400HZ\(2) & !\inst26|CLK_COUNT_400HZ[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(2),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[1]~23\,
	combout => \inst26|CLK_COUNT_400HZ[2]~24_combout\,
	cout => \inst26|CLK_COUNT_400HZ[2]~25\);

-- Location: FF_X59_Y50_N17
\inst26|CLK_COUNT_400HZ[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[2]~24_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(2));

-- Location: LCCOMB_X59_Y50_N18
\inst26|CLK_COUNT_400HZ[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[3]~27_combout\ = (\inst26|CLK_COUNT_400HZ\(3) & (!\inst26|CLK_COUNT_400HZ[2]~25\)) # (!\inst26|CLK_COUNT_400HZ\(3) & ((\inst26|CLK_COUNT_400HZ[2]~25\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[3]~28\ = CARRY((!\inst26|CLK_COUNT_400HZ[2]~25\) # (!\inst26|CLK_COUNT_400HZ\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(3),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[2]~25\,
	combout => \inst26|CLK_COUNT_400HZ[3]~27_combout\,
	cout => \inst26|CLK_COUNT_400HZ[3]~28\);

-- Location: FF_X59_Y50_N19
\inst26|CLK_COUNT_400HZ[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[3]~27_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(3));

-- Location: LCCOMB_X59_Y50_N20
\inst26|CLK_COUNT_400HZ[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[4]~29_combout\ = (\inst26|CLK_COUNT_400HZ\(4) & (\inst26|CLK_COUNT_400HZ[3]~28\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(4) & (!\inst26|CLK_COUNT_400HZ[3]~28\ & VCC))
-- \inst26|CLK_COUNT_400HZ[4]~30\ = CARRY((\inst26|CLK_COUNT_400HZ\(4) & !\inst26|CLK_COUNT_400HZ[3]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(4),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[3]~28\,
	combout => \inst26|CLK_COUNT_400HZ[4]~29_combout\,
	cout => \inst26|CLK_COUNT_400HZ[4]~30\);

-- Location: FF_X59_Y50_N21
\inst26|CLK_COUNT_400HZ[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[4]~29_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(4));

-- Location: LCCOMB_X59_Y50_N24
\inst26|CLK_COUNT_400HZ[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[6]~33_combout\ = (\inst26|CLK_COUNT_400HZ\(6) & (\inst26|CLK_COUNT_400HZ[5]~32\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(6) & (!\inst26|CLK_COUNT_400HZ[5]~32\ & VCC))
-- \inst26|CLK_COUNT_400HZ[6]~34\ = CARRY((\inst26|CLK_COUNT_400HZ\(6) & !\inst26|CLK_COUNT_400HZ[5]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(6),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[5]~32\,
	combout => \inst26|CLK_COUNT_400HZ[6]~33_combout\,
	cout => \inst26|CLK_COUNT_400HZ[6]~34\);

-- Location: FF_X59_Y50_N25
\inst26|CLK_COUNT_400HZ[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[6]~33_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(6));

-- Location: LCCOMB_X59_Y50_N28
\inst26|CLK_COUNT_400HZ[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[8]~37_combout\ = (\inst26|CLK_COUNT_400HZ\(8) & (\inst26|CLK_COUNT_400HZ[7]~36\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(8) & (!\inst26|CLK_COUNT_400HZ[7]~36\ & VCC))
-- \inst26|CLK_COUNT_400HZ[8]~38\ = CARRY((\inst26|CLK_COUNT_400HZ\(8) & !\inst26|CLK_COUNT_400HZ[7]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(8),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[7]~36\,
	combout => \inst26|CLK_COUNT_400HZ[8]~37_combout\,
	cout => \inst26|CLK_COUNT_400HZ[8]~38\);

-- Location: FF_X59_Y50_N29
\inst26|CLK_COUNT_400HZ[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[8]~37_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(8));

-- Location: LCCOMB_X59_Y49_N0
\inst26|CLK_COUNT_400HZ[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[10]~41_combout\ = (\inst26|CLK_COUNT_400HZ\(10) & (\inst26|CLK_COUNT_400HZ[9]~40\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(10) & (!\inst26|CLK_COUNT_400HZ[9]~40\ & VCC))
-- \inst26|CLK_COUNT_400HZ[10]~42\ = CARRY((\inst26|CLK_COUNT_400HZ\(10) & !\inst26|CLK_COUNT_400HZ[9]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(10),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[9]~40\,
	combout => \inst26|CLK_COUNT_400HZ[10]~41_combout\,
	cout => \inst26|CLK_COUNT_400HZ[10]~42\);

-- Location: FF_X59_Y49_N1
\inst26|CLK_COUNT_400HZ[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[10]~41_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(10));

-- Location: LCCOMB_X59_Y49_N2
\inst26|CLK_COUNT_400HZ[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[11]~43_combout\ = (\inst26|CLK_COUNT_400HZ\(11) & (!\inst26|CLK_COUNT_400HZ[10]~42\)) # (!\inst26|CLK_COUNT_400HZ\(11) & ((\inst26|CLK_COUNT_400HZ[10]~42\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[11]~44\ = CARRY((!\inst26|CLK_COUNT_400HZ[10]~42\) # (!\inst26|CLK_COUNT_400HZ\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(11),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[10]~42\,
	combout => \inst26|CLK_COUNT_400HZ[11]~43_combout\,
	cout => \inst26|CLK_COUNT_400HZ[11]~44\);

-- Location: FF_X59_Y49_N3
\inst26|CLK_COUNT_400HZ[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[11]~43_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(11));

-- Location: LCCOMB_X59_Y49_N4
\inst26|CLK_COUNT_400HZ[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[12]~45_combout\ = (\inst26|CLK_COUNT_400HZ\(12) & (\inst26|CLK_COUNT_400HZ[11]~44\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(12) & (!\inst26|CLK_COUNT_400HZ[11]~44\ & VCC))
-- \inst26|CLK_COUNT_400HZ[12]~46\ = CARRY((\inst26|CLK_COUNT_400HZ\(12) & !\inst26|CLK_COUNT_400HZ[11]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(12),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[11]~44\,
	combout => \inst26|CLK_COUNT_400HZ[12]~45_combout\,
	cout => \inst26|CLK_COUNT_400HZ[12]~46\);

-- Location: FF_X59_Y49_N5
\inst26|CLK_COUNT_400HZ[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[12]~45_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(12));

-- Location: LCCOMB_X59_Y49_N8
\inst26|CLK_COUNT_400HZ[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[14]~49_combout\ = (\inst26|CLK_COUNT_400HZ\(14) & (\inst26|CLK_COUNT_400HZ[13]~48\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(14) & (!\inst26|CLK_COUNT_400HZ[13]~48\ & VCC))
-- \inst26|CLK_COUNT_400HZ[14]~50\ = CARRY((\inst26|CLK_COUNT_400HZ\(14) & !\inst26|CLK_COUNT_400HZ[13]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(14),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[13]~48\,
	combout => \inst26|CLK_COUNT_400HZ[14]~49_combout\,
	cout => \inst26|CLK_COUNT_400HZ[14]~50\);

-- Location: FF_X59_Y49_N9
\inst26|CLK_COUNT_400HZ[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[14]~49_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(14));

-- Location: LCCOMB_X59_Y49_N14
\inst26|CLK_COUNT_400HZ[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[17]~55_combout\ = (\inst26|CLK_COUNT_400HZ\(17) & (!\inst26|CLK_COUNT_400HZ[16]~54\)) # (!\inst26|CLK_COUNT_400HZ\(17) & ((\inst26|CLK_COUNT_400HZ[16]~54\) # (GND)))
-- \inst26|CLK_COUNT_400HZ[17]~56\ = CARRY((!\inst26|CLK_COUNT_400HZ[16]~54\) # (!\inst26|CLK_COUNT_400HZ\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(17),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[16]~54\,
	combout => \inst26|CLK_COUNT_400HZ[17]~55_combout\,
	cout => \inst26|CLK_COUNT_400HZ[17]~56\);

-- Location: FF_X59_Y49_N15
\inst26|CLK_COUNT_400HZ[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[17]~55_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(17));

-- Location: LCCOMB_X59_Y49_N16
\inst26|CLK_COUNT_400HZ[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[18]~57_combout\ = (\inst26|CLK_COUNT_400HZ\(18) & (\inst26|CLK_COUNT_400HZ[17]~56\ $ (GND))) # (!\inst26|CLK_COUNT_400HZ\(18) & (!\inst26|CLK_COUNT_400HZ[17]~56\ & VCC))
-- \inst26|CLK_COUNT_400HZ[18]~58\ = CARRY((\inst26|CLK_COUNT_400HZ\(18) & !\inst26|CLK_COUNT_400HZ[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst26|CLK_COUNT_400HZ\(18),
	datad => VCC,
	cin => \inst26|CLK_COUNT_400HZ[17]~56\,
	combout => \inst26|CLK_COUNT_400HZ[18]~57_combout\,
	cout => \inst26|CLK_COUNT_400HZ[18]~58\);

-- Location: FF_X59_Y49_N17
\inst26|CLK_COUNT_400HZ[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[18]~57_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(18));

-- Location: LCCOMB_X59_Y49_N18
\inst26|CLK_COUNT_400HZ[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_COUNT_400HZ[19]~59_combout\ = \inst26|CLK_COUNT_400HZ[18]~58\ $ (\inst26|CLK_COUNT_400HZ\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst26|CLK_COUNT_400HZ\(19),
	cin => \inst26|CLK_COUNT_400HZ[18]~58\,
	combout => \inst26|CLK_COUNT_400HZ[19]~59_combout\);

-- Location: FF_X59_Y49_N19
\inst26|CLK_COUNT_400HZ[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_COUNT_400HZ[19]~59_combout\,
	sclr => \inst26|CLK_COUNT_400HZ[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_COUNT_400HZ\(19));

-- Location: LCCOMB_X59_Y49_N20
\inst26|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|LessThan0~4_combout\ = (!\inst26|CLK_COUNT_400HZ\(16) & (!\inst26|CLK_COUNT_400HZ\(19) & (!\inst26|CLK_COUNT_400HZ\(17) & !\inst26|CLK_COUNT_400HZ\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|CLK_COUNT_400HZ\(16),
	datab => \inst26|CLK_COUNT_400HZ\(19),
	datac => \inst26|CLK_COUNT_400HZ\(17),
	datad => \inst26|CLK_COUNT_400HZ\(18),
	combout => \inst26|LessThan0~4_combout\);

-- Location: LCCOMB_X60_Y49_N8
\inst26|CLK_400HZ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|CLK_400HZ~0_combout\ = \inst26|CLK_400HZ~q\ $ ((((!\inst26|LessThan0~3_combout\ & !\inst26|LessThan0~2_combout\)) # (!\inst26|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|LessThan0~3_combout\,
	datab => \inst26|LessThan0~4_combout\,
	datac => \inst26|CLK_400HZ~q\,
	datad => \inst26|LessThan0~2_combout\,
	combout => \inst26|CLK_400HZ~0_combout\);

-- Location: IOIBUF_X115_Y40_N8
\Reset_Pin~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reset_Pin,
	o => \Reset_Pin~input_o\);

-- Location: FF_X60_Y49_N9
\inst26|CLK_400HZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst26|CLK_400HZ~0_combout\,
	sclr => \ALT_INV_Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|CLK_400HZ~q\);

-- Location: CLKCTRL_G12
\inst26|CLK_400HZ~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst26|CLK_400HZ~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst26|CLK_400HZ~clkctrl_outclk\);

-- Location: FF_X63_Y42_N3
\inst26|state.TOGGLE_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|WideOr0~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.TOGGLE_E~q\);

-- Location: FF_X63_Y42_N5
\inst26|state.HOLD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	asdata => \inst26|state.TOGGLE_E~q\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.HOLD~q\);

-- Location: LCCOMB_X63_Y42_N2
\inst26|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|WideOr0~0_combout\ = (!\inst26|state.HOLD~q\ & !\inst26|state.TOGGLE_E~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|state.TOGGLE_E~q\,
	combout => \inst26|WideOr0~0_combout\);

-- Location: LCCOMB_X63_Y41_N14
\inst26|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector19~0_combout\ = (\inst26|state.WRITE_CHAR4~q\) # ((\inst26|next_command.WRITE_CHAR5~q\ & ((\inst26|state.HOLD~q\) # (\inst26|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR4~q\,
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|next_command.WRITE_CHAR5~q\,
	datad => \inst26|state.TOGGLE_E~q\,
	combout => \inst26|Selector19~0_combout\);

-- Location: FF_X63_Y41_N15
\inst26|next_command.WRITE_CHAR5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector19~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.WRITE_CHAR5~q\);

-- Location: LCCOMB_X63_Y41_N26
\inst26|state~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~39_combout\ = (\inst26|next_command.WRITE_CHAR5~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|next_command.WRITE_CHAR5~q\,
	datac => \inst26|state.HOLD~q\,
	combout => \inst26|state~39_combout\);

-- Location: FF_X63_Y41_N27
\inst26|state.WRITE_CHAR5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~39_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.WRITE_CHAR5~q\);

-- Location: LCCOMB_X63_Y42_N28
\inst26|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector18~0_combout\ = (\inst26|state.WRITE_CHAR3~q\) # ((\inst26|next_command.WRITE_CHAR4~q\ & ((\inst26|state.TOGGLE_E~q\) # (\inst26|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR3~q\,
	datab => \inst26|state.TOGGLE_E~q\,
	datac => \inst26|next_command.WRITE_CHAR4~q\,
	datad => \inst26|state.HOLD~q\,
	combout => \inst26|Selector18~0_combout\);

-- Location: FF_X63_Y42_N29
\inst26|next_command.WRITE_CHAR4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector18~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.WRITE_CHAR4~q\);

-- Location: LCCOMB_X62_Y42_N26
\inst26|state~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~38_combout\ = (\inst26|next_command.WRITE_CHAR4~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|next_command.WRITE_CHAR4~q\,
	datad => \inst26|state.HOLD~q\,
	combout => \inst26|state~38_combout\);

-- Location: FF_X62_Y42_N27
\inst26|state.WRITE_CHAR4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~38_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.WRITE_CHAR4~q\);

-- Location: LCCOMB_X63_Y41_N4
\inst26|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector20~0_combout\ = (\inst26|state.WRITE_CHAR5~q\) # ((\inst26|next_command.WRITE_CHAR6~q\ & ((\inst26|state.HOLD~q\) # (\inst26|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR5~q\,
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|next_command.WRITE_CHAR6~q\,
	datad => \inst26|state.TOGGLE_E~q\,
	combout => \inst26|Selector20~0_combout\);

-- Location: FF_X63_Y41_N5
\inst26|next_command.WRITE_CHAR6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector20~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.WRITE_CHAR6~q\);

-- Location: LCCOMB_X63_Y41_N24
\inst26|state~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~37_combout\ = (\inst26|next_command.WRITE_CHAR6~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|next_command.WRITE_CHAR6~q\,
	datac => \inst26|state.HOLD~q\,
	combout => \inst26|state~37_combout\);

-- Location: FF_X63_Y41_N25
\inst26|state.WRITE_CHAR6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~37_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.WRITE_CHAR6~q\);

-- Location: LCCOMB_X62_Y41_N4
\inst26|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector1~1_combout\ = ((\inst26|state.WRITE_CHAR5~q\) # ((\inst26|state.WRITE_CHAR4~q\) # (\inst26|state.WRITE_CHAR6~q\))) # (!\inst26|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector1~0_combout\,
	datab => \inst26|state.WRITE_CHAR5~q\,
	datac => \inst26|state.WRITE_CHAR4~q\,
	datad => \inst26|state.WRITE_CHAR6~q\,
	combout => \inst26|Selector1~1_combout\);

-- Location: LCCOMB_X62_Y42_N24
\inst26|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector1~2_combout\ = (\inst26|state.WRITE_CHAR3~q\) # ((\inst26|Selector1~1_combout\) # ((!\inst26|WideOr0~0_combout\ & \inst26|LCD_RS~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR3~q\,
	datab => \inst26|WideOr0~0_combout\,
	datac => \inst26|LCD_RS~q\,
	datad => \inst26|Selector1~1_combout\,
	combout => \inst26|Selector1~2_combout\);

-- Location: FF_X62_Y42_N25
\inst26|LCD_RS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector1~2_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|LCD_RS~q\);

-- Location: LCCOMB_X60_Y49_N10
\inst26|LCD_E~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|LCD_E~0_combout\ = (\inst26|state.HOLD~q\ & (\inst26|LCD_E~q\)) # (!\inst26|state.HOLD~q\ & ((\inst26|state.TOGGLE_E~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|LCD_E~q\,
	datad => \inst26|state.TOGGLE_E~q\,
	combout => \inst26|LCD_E~0_combout\);

-- Location: FF_X60_Y49_N11
\inst26|LCD_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|LCD_E~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|LCD_E~q\);

-- Location: LCCOMB_X63_Y42_N18
\inst26|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector21~0_combout\ = (\inst26|state.WRITE_CHAR6~q\) # ((\inst26|next_command.RETURN_HOME~q\ & ((\inst26|state.HOLD~q\) # (\inst26|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.HOLD~q\,
	datab => \inst26|state.WRITE_CHAR6~q\,
	datac => \inst26|next_command.RETURN_HOME~q\,
	datad => \inst26|state.TOGGLE_E~q\,
	combout => \inst26|Selector21~0_combout\);

-- Location: FF_X63_Y42_N19
\inst26|next_command.RETURN_HOME\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector21~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.RETURN_HOME~q\);

-- Location: LCCOMB_X63_Y42_N14
\inst26|state~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~42_combout\ = (\inst26|next_command.RETURN_HOME~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|next_command.RETURN_HOME~q\,
	datac => \inst26|state.HOLD~q\,
	combout => \inst26|state~42_combout\);

-- Location: FF_X63_Y42_N15
\inst26|state.RETURN_HOME\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~42_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.RETURN_HOME~q\);

-- Location: LCCOMB_X63_Y42_N0
\inst26|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector2~0_combout\ = (\inst26|state.RETURN_HOME~q\) # ((\inst26|DATA_BUS_VALUE\(7) & ((\inst26|state.HOLD~q\) # (\inst26|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.HOLD~q\,
	datab => \inst26|state.RETURN_HOME~q\,
	datac => \inst26|DATA_BUS_VALUE\(7),
	datad => \inst26|state.TOGGLE_E~q\,
	combout => \inst26|Selector2~0_combout\);

-- Location: FF_X63_Y42_N1
\inst26|DATA_BUS_VALUE[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector2~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|DATA_BUS_VALUE\(7));

-- Location: LCCOMB_X63_Y42_N16
\inst26|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector15~0_combout\ = (\inst26|state.MODE_SET~q\) # ((\inst26|state.RETURN_HOME~q\) # ((\inst26|next_command.WRITE_CHAR1~q\ & !\inst26|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.MODE_SET~q\,
	datab => \inst26|state.RETURN_HOME~q\,
	datac => \inst26|next_command.WRITE_CHAR1~q\,
	datad => \inst26|WideOr0~0_combout\,
	combout => \inst26|Selector15~0_combout\);

-- Location: FF_X63_Y42_N17
\inst26|next_command.WRITE_CHAR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector15~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.WRITE_CHAR1~q\);

-- Location: LCCOMB_X63_Y42_N6
\inst26|state~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~40_combout\ = (\inst26|next_command.WRITE_CHAR1~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|next_command.WRITE_CHAR1~q\,
	datac => \inst26|state.HOLD~q\,
	combout => \inst26|state~40_combout\);

-- Location: FF_X63_Y42_N7
\inst26|state.WRITE_CHAR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~40_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.WRITE_CHAR1~q\);

-- Location: LCCOMB_X62_Y42_N10
\inst26|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector3~5_combout\ = (\inst26|Selector3~4_combout\) # ((\inst26|state.WRITE_CHAR1~q\) # ((!\inst26|WideOr0~0_combout\ & \inst26|DATA_BUS_VALUE\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector3~4_combout\,
	datab => \inst26|WideOr0~0_combout\,
	datac => \inst26|DATA_BUS_VALUE\(6),
	datad => \inst26|state.WRITE_CHAR1~q\,
	combout => \inst26|Selector3~5_combout\);

-- Location: FF_X62_Y42_N11
\inst26|DATA_BUS_VALUE[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector3~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|DATA_BUS_VALUE\(6));

-- Location: LCCOMB_X61_Y42_N26
\inst26|state~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~44_combout\ = (!\inst26|next_command.RESET2~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|next_command.RESET2~q\,
	datac => \inst26|state.HOLD~q\,
	combout => \inst26|state~44_combout\);

-- Location: FF_X61_Y42_N27
\inst26|state.RESET2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~44_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.RESET2~q\);

-- Location: LCCOMB_X61_Y42_N4
\inst26|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector23~0_combout\ = (\inst26|state.RESET2~q\) # ((\inst26|next_command.RESET3~q\ & ((\inst26|state.TOGGLE_E~q\) # (\inst26|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.TOGGLE_E~q\,
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|next_command.RESET3~q\,
	datad => \inst26|state.RESET2~q\,
	combout => \inst26|Selector23~0_combout\);

-- Location: FF_X61_Y42_N5
\inst26|next_command.RESET3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector23~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.RESET3~q\);

-- Location: LCCOMB_X61_Y42_N6
\inst26|state~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~45_combout\ = (\inst26|next_command.RESET3~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst26|next_command.RESET3~q\,
	datad => \inst26|state.HOLD~q\,
	combout => \inst26|state~45_combout\);

-- Location: FF_X61_Y42_N7
\inst26|state.RESET3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~45_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.RESET3~q\);

-- Location: LCCOMB_X61_Y42_N24
\inst26|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector12~0_combout\ = (\inst26|state.RESET3~q\) # ((\inst26|next_command.FUNC_SET~q\ & ((\inst26|state.TOGGLE_E~q\) # (\inst26|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.TOGGLE_E~q\,
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|next_command.FUNC_SET~q\,
	datad => \inst26|state.RESET3~q\,
	combout => \inst26|Selector12~0_combout\);

-- Location: FF_X61_Y42_N25
\inst26|next_command.FUNC_SET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector12~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.FUNC_SET~q\);

-- Location: LCCOMB_X61_Y42_N16
\inst26|state~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~43_combout\ = (\inst26|next_command.FUNC_SET~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|next_command.FUNC_SET~q\,
	datad => \inst26|state.HOLD~q\,
	combout => \inst26|state~43_combout\);

-- Location: FF_X61_Y42_N17
\inst26|state.FUNC_SET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~43_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.FUNC_SET~q\);

-- Location: LCCOMB_X61_Y42_N30
\inst26|state.RESET1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state.RESET1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst26|state.RESET1~feeder_combout\);

-- Location: FF_X61_Y42_N31
\inst26|state.RESET1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state.RESET1~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.RESET1~q\);

-- Location: LCCOMB_X61_Y42_N14
\inst26|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector16~0_combout\ = (\inst26|state.WRITE_CHAR1~q\) # ((\inst26|next_command.WRITE_CHAR2~q\ & ((\inst26|state.TOGGLE_E~q\) # (\inst26|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.TOGGLE_E~q\,
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|next_command.WRITE_CHAR2~q\,
	datad => \inst26|state.WRITE_CHAR1~q\,
	combout => \inst26|Selector16~0_combout\);

-- Location: FF_X61_Y42_N15
\inst26|next_command.WRITE_CHAR2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector16~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.WRITE_CHAR2~q\);

-- Location: LCCOMB_X61_Y42_N18
\inst26|state~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~41_combout\ = (\inst26|next_command.WRITE_CHAR2~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst26|next_command.WRITE_CHAR2~q\,
	datad => \inst26|state.HOLD~q\,
	combout => \inst26|state~41_combout\);

-- Location: FF_X61_Y42_N19
\inst26|state.WRITE_CHAR2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~41_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.WRITE_CHAR2~q\);

-- Location: LCCOMB_X61_Y42_N20
\inst26|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector6~0_combout\ = (!\inst26|state.RESET2~q\ & (!\inst26|state.FUNC_SET~q\ & (\inst26|state.RESET1~q\ & !\inst26|state.WRITE_CHAR2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.RESET2~q\,
	datab => \inst26|state.FUNC_SET~q\,
	datac => \inst26|state.RESET1~q\,
	datad => \inst26|state.WRITE_CHAR2~q\,
	combout => \inst26|Selector6~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\reg_select[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_select(0),
	o => \reg_select[0]~input_o\);

-- Location: LCCOMB_X55_Y40_N4
\SP|data_out[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[3]~6_combout\ = !\inst1|alu_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(3),
	combout => \SP|data_out[3]~6_combout\);

-- Location: IOIBUF_X0_Y39_N1
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y40_N1
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y37_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X36_Y33_N2
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X36_Y33_N3
\auto_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X36_Y33_N16
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X36_Y33_N17
\auto_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X40_Y33_N2
\auto_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \auto_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X40_Y33_N3
\auto_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X40_Y33_N28
\auto_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(12),
	datac => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X40_Y33_N29
\auto_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X40_Y33_N4
\auto_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X40_Y33_N5
\auto_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X40_Y33_N14
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(12),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X40_Y33_N15
\auto_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X40_Y33_N0
\auto_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|shadow_jsm|state\(15),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X40_Y33_N1
\auto_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X40_Y33_N12
\auto_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(15),
	datad => \auto_hub|shadow_jsm|state\(1),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X40_Y33_N13
\auto_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X40_Y33_N6
\auto_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: FF_X40_Y33_N7
\auto_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X40_Y33_N8
\auto_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X40_Y33_N9
\auto_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X40_Y33_N10
\auto_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(14),
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(10),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X40_Y33_N11
\auto_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(11));

-- Location: FF_X38_Y33_N13
\auto_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X38_Y33_N22
\auto_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X38_Y33_N23
\auto_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(8));

-- Location: FF_X38_Y33_N1
\auto_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X38_Y33_N10
\auto_hub|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X38_Y33_N11
\auto_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X38_Y33_N24
\auto_hub|jtag_ir_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_ir_reg[5]~feeder_combout\);

-- Location: FF_X38_Y33_N25
\auto_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[5]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X38_Y33_N26
\auto_hub|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X38_Y33_N27
\auto_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(4));

-- Location: FF_X38_Y33_N21
\auto_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X38_Y33_N6
\auto_hub|jtag_ir_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_ir_reg[2]~feeder_combout\);

-- Location: FF_X38_Y33_N7
\auto_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[2]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X38_Y33_N2
\auto_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X38_Y33_N3
\auto_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X38_Y33_N28
\auto_hub|jtag_ir_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_ir_reg[0]~feeder_combout\);

-- Location: FF_X38_Y33_N29
\auto_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[0]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X38_Y33_N20
\auto_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_ir_reg\(5),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y33_N0
\auto_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~0_combout\,
	datab => \auto_hub|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_ir_reg\(1),
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal1~0_combout\);

-- Location: FF_X39_Y33_N1
\auto_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal1~0_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X42_Y38_N0
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\);

-- Location: LCCOMB_X42_Y38_N2
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\);

-- Location: LCCOMB_X41_Y34_N28
\auto_hub|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irf_reg[1][0]~q\,
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X40_Y34_N18
\auto_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|shadow_jsm|state\(1),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: FF_X40_Y34_N19
\auto_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|clr_reg~q\);

-- Location: LCCOMB_X40_Y32_N26
\auto_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X40_Y32_N27
\auto_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X40_Y32_N12
\auto_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(6),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X40_Y32_N13
\auto_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X40_Y32_N22
\auto_hub|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: LCCOMB_X41_Y38_N8
\inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: LCCOMB_X41_Y38_N0
\inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|irf_reg[1][4]~q\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X41_Y34_N10
\auto_hub|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: FF_X41_Y34_N11
\auto_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X41_Y34_N8
\auto_hub|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: LCCOMB_X40_Y34_N28
\auto_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: LCCOMB_X40_Y33_N16
\auto_hub|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~4_combout\,
	datab => \auto_hub|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~5_combout\);

-- Location: LCCOMB_X39_Y33_N10
\auto_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~0_combout\,
	datab => \auto_hub|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_ir_reg\(1),
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal0~2_combout\);

-- Location: FF_X39_Y33_N11
\auto_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal0~2_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X40_Y33_N18
\auto_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(15),
	datac => \auto_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X40_Y33_N20
\auto_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|node_ena~2_combout\,
	datac => \auto_hub|shadow_jsm|state\(15),
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: FF_X40_Y33_N17
\auto_hub|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X43_Y32_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|node_ena[2]~reg0_q\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X41_Y32_N28
\auto_hub|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X40_Y32_N18
\auto_hub|shadow_irf_reg[2][3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_proc~0_combout\,
	combout => \auto_hub|shadow_irf_reg[2][3]~8_combout\);

-- Location: LCCOMB_X40_Y32_N4
\auto_hub|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_irf_reg[2][3]~8_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X41_Y32_N29
\auto_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X41_Y32_N10
\auto_hub|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[2][1]~q\,
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~13_combout\);

-- Location: LCCOMB_X40_Y32_N8
\auto_hub|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X40_Y32_N10
\auto_hub|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_proc~0_combout\,
	datab => \auto_hub|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X40_Y32_N16
\auto_hub|irf_reg[2][0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|irf_reg[2][0]~12_combout\);

-- Location: FF_X41_Y32_N11
\auto_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~13_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X43_Y32_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|irf_reg[2][1]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X42_Y32_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datad => VCC,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\);

-- Location: LCCOMB_X42_Y32_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8\);

-- Location: LCCOMB_X41_Y32_N16
\auto_hub|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[2][3]~q\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~12_combout\);

-- Location: FF_X41_Y32_N17
\auto_hub|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X41_Y32_N14
\auto_hub|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[2][3]~q\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~15_combout\);

-- Location: FF_X41_Y32_N15
\auto_hub|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~15_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][3]~q\);

-- Location: LCCOMB_X43_Y32_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: FF_X42_Y32_N21
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X42_Y32_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12\);

-- Location: FF_X42_Y32_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X42_Y32_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout\);

-- Location: FF_X42_Y32_N27
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: FF_X42_Y32_N19
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X43_Y32_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X41_Y32_N30
\auto_hub|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irf_reg[2][2]~q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~11_combout\);

-- Location: FF_X41_Y32_N31
\auto_hub|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X41_Y32_N4
\auto_hub|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_irf_reg[2][2]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~14_combout\);

-- Location: FF_X41_Y32_N5
\auto_hub|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~14_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][2]~q\);

-- Location: LCCOMB_X43_Y32_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|node_ena[2]~reg0_q\,
	datad => \auto_hub|irf_reg[2][2]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X43_Y32_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][1]~q\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\);

-- Location: LCCOMB_X45_Y32_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\,
	datad => VCC,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\);

-- Location: LCCOMB_X45_Y32_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\);

-- Location: LCCOMB_X45_Y32_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\);

-- Location: LCCOMB_X45_Y32_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\);

-- Location: LCCOMB_X45_Y32_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\);

-- Location: LCCOMB_X45_Y32_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\);

-- Location: LCCOMB_X45_Y32_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\);

-- Location: LCCOMB_X45_Y32_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\);

-- Location: LCCOMB_X45_Y32_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\);

-- Location: LCCOMB_X45_Y32_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\);

-- Location: LCCOMB_X45_Y32_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\);

-- Location: LCCOMB_X45_Y32_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\);

-- Location: LCCOMB_X45_Y32_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\);

-- Location: LCCOMB_X45_Y32_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\);

-- Location: LCCOMB_X45_Y32_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\);

-- Location: LCCOMB_X41_Y32_N18
\auto_hub|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: FF_X41_Y32_N19
\auto_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X41_Y32_N24
\auto_hub|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[2][0]~q\,
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: FF_X41_Y32_N25
\auto_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X42_Y32_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|node_ena[2]~reg0_q\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|irf_reg[2][3]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: FF_X45_Y32_N29
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14));

-- Location: FF_X45_Y32_N27
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13));

-- Location: FF_X45_Y32_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12));

-- Location: FF_X45_Y32_N23
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: FF_X45_Y32_N21
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: FF_X45_Y32_N19
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X45_Y32_N17
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X45_Y32_N15
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X45_Y32_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X45_Y32_N11
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X45_Y32_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X45_Y32_N7
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X45_Y32_N5
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: FF_X45_Y32_N3
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X42_Y32_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: LCCOMB_X42_Y32_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][4]~q\,
	datad => \auto_hub|irf_reg[2][0]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X42_Y32_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \auto_hub|node_ena[2]~reg0_q\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|irf_reg[2][3]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X42_Y32_N11
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X40_Y34_N16
\auto_hub|Equal9~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|Equal9~0_combout\);

-- Location: LCCOMB_X41_Y33_N20
\auto_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X40_Y34_N6
\auto_hub|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal3~1_combout\,
	datab => \auto_hub|Equal9~0_combout\,
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|hub_mode_reg[0]~6_combout\);

-- Location: FF_X40_Y34_N7
\auto_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X41_Y32_N12
\auto_hub|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|hub_mode_reg\(0),
	combout => \auto_hub|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X41_Y33_N26
\auto_hub|irsr_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datad => \auto_hub|irsr_reg[2]~0_combout\,
	combout => \auto_hub|irsr_reg~9_combout\);

-- Location: FF_X41_Y33_N27
\auto_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~9_combout\,
	asdata => \auto_hub|irsr_reg\(3),
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X40_Y32_N20
\auto_hub|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X40_Y34_N12
\auto_hub|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X40_Y32_N14
\auto_hub|irf_reg[1][0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|irf_reg[1][0]~5_combout\);

-- Location: FF_X41_Y34_N9
\auto_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X41_Y38_N26
\inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X41_Y38_N9
\inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \inst9|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: FF_X45_Y32_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X42_Y32_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X42_Y32_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X41_Y33_N4
\auto_hub|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~0_combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	combout => \auto_hub|irsr_reg~10_combout\);

-- Location: FF_X41_Y33_N5
\auto_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~10_combout\,
	asdata => \auto_hub|irsr_reg\(2),
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X41_Y32_N22
\auto_hub|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X40_Y32_N24
\auto_hub|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|Equal3~0_combout\);

-- Location: LCCOMB_X41_Y32_N0
\auto_hub|Equal3~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|Equal3~1_combout\);

-- Location: LCCOMB_X41_Y32_N2
\auto_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|Equal3~0_combout\,
	datac => \auto_hub|Equal9~0_combout\,
	datad => \auto_hub|Equal3~1_combout\,
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X41_Y33_N10
\auto_hub|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X41_Y33_N11
\auto_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X40_Y34_N20
\auto_hub|shadow_irf_reg[1][2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~4_combout\,
	datab => \auto_hub|irf_proc~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|shadow_irf_reg[1][2]~1_combout\);

-- Location: LCCOMB_X40_Y34_N30
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|shadow_irf_reg[1][2]~1_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X41_Y34_N29
\auto_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X41_Y34_N18
\auto_hub|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: FF_X41_Y34_N19
\auto_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X41_Y38_N4
\inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|node_ena[1]~reg0_q\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: FF_X42_Y38_N3
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X42_Y38_N1
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X42_Y38_N4
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\);

-- Location: LCCOMB_X42_Y38_N6
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\);

-- Location: LCCOMB_X42_Y38_N8
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\);

-- Location: LCCOMB_X42_Y38_N10
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\);

-- Location: LCCOMB_X42_Y38_N12
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\);

-- Location: LCCOMB_X42_Y38_N14
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\);

-- Location: LCCOMB_X42_Y38_N16
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\);

-- Location: LCCOMB_X42_Y38_N18
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\);

-- Location: LCCOMB_X42_Y38_N20
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\);

-- Location: LCCOMB_X42_Y38_N22
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\);

-- Location: LCCOMB_X42_Y38_N24
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\);

-- Location: LCCOMB_X42_Y38_N26
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\);

-- Location: LCCOMB_X42_Y38_N28
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\);

-- Location: FF_X42_Y38_N29
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14));

-- Location: FF_X42_Y38_N27
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13));

-- Location: FF_X42_Y38_N25
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12));

-- Location: FF_X42_Y38_N23
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: FF_X42_Y38_N21
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: FF_X42_Y38_N19
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X42_Y38_N17
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X42_Y38_N15
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X42_Y38_N13
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X42_Y38_N11
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X42_Y38_N9
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X42_Y38_N7
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X42_Y38_N5
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X41_Y38_N12
\inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: FF_X41_Y38_N13
\inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \inst9|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X42_Y32_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: FF_X42_Y32_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X41_Y33_N14
\auto_hub|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~0_combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: FF_X41_Y33_N15
\auto_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~11_combout\,
	asdata => \auto_hub|irsr_reg\(4),
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X40_Y34_N0
\auto_hub|irsr_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(0),
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|Equal9~0_combout\,
	combout => \auto_hub|irsr_reg[2]~2_combout\);

-- Location: LCCOMB_X40_Y34_N2
\auto_hub|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|irsr_reg[2]~2_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X40_Y34_N22
\auto_hub|irsr_reg[5]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg[2]~6_combout\,
	datac => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irsr_reg[5]~8_combout\);

-- Location: FF_X40_Y34_N23
\auto_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[5]~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X41_Y34_N26
\auto_hub|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X40_Y34_N8
\auto_hub|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[4]~13_combout\,
	datab => \auto_hub|irsr_reg[2]~3_combout\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|irsr_reg[4]~12_combout\,
	combout => \auto_hub|irsr_reg[4]~14_combout\);

-- Location: FF_X40_Y34_N9
\auto_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X40_Y34_N14
\auto_hub|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: FF_X40_Y34_N15
\auto_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X41_Y34_N2
\auto_hub|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|shadow_irf_reg[1][4]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: FF_X41_Y34_N3
\auto_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X41_Y35_N16
\inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|irf_reg[1][4]~q\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X41_Y35_N17
\inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	asdata => VCC,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|irf_reg[1][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X41_Y32_N8
\auto_hub|irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[2][4]~q\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~16_combout\);

-- Location: FF_X41_Y32_N9
\auto_hub|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~16_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][4]~q\);

-- Location: LCCOMB_X42_Y33_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|irf_reg[2][4]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X42_Y33_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	asdata => VCC,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|irf_reg[2][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X41_Y33_N0
\auto_hub|irsr_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~0_combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \auto_hub|irsr_reg~1_combout\);

-- Location: FF_X41_Y33_N1
\auto_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~1_combout\,
	asdata => \auto_hub|irsr_reg\(1),
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X40_Y32_N2
\auto_hub|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~7_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X40_Y34_N26
\auto_hub|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|tdo~5_combout\);

-- Location: LCCOMB_X40_Y32_N0
\auto_hub|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~4_combout\,
	datab => \auto_hub|tdo~2_combout\,
	datac => \auto_hub|tdo~q\,
	datad => \auto_hub|tdo~5_combout\,
	combout => \auto_hub|tdo~6_combout\);

-- Location: FF_X40_Y32_N23
\auto_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(8));

-- Location: FF_X40_Y32_N1
\auto_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo~6_combout\,
	clrn => \auto_hub|shadow_jsm|ALT_INV_state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo~q\);

-- Location: LCCOMB_X16_Y34_N0
\auto_hub|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|tdo~q\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LCCOMB_X41_Y33_N8
\auto_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X41_Y33_N9
\auto_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X40_Y34_N24
\auto_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X40_Y34_N25
\auto_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X41_Y34_N0
\auto_hub|irsr_reg[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X41_Y34_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X41_Y34_N20
\auto_hub|irsr_reg[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \~GND~combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \~GND~combout\,
	combout => \auto_hub|irsr_reg[6]~4_combout\);

-- Location: LCCOMB_X41_Y34_N6
\auto_hub|irsr_reg[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[6]~5_combout\);

-- Location: LCCOMB_X40_Y34_N4
\auto_hub|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|irsr_reg[2]~6_combout\,
	datac => \auto_hub|irsr_reg[6]~4_combout\,
	datad => \auto_hub|irsr_reg[6]~5_combout\,
	combout => \auto_hub|irsr_reg[6]~7_combout\);

-- Location: FF_X40_Y34_N5
\auto_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[6]~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X40_Y33_N30
\auto_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~0_combout\,
	datab => \auto_hub|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~1_combout\);

-- Location: FF_X40_Y33_N31
\auto_hub|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena~1_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X40_Y38_N24
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X41_Y34_N16
\auto_hub|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irf_reg[1][2]~q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: FF_X41_Y34_N17
\auto_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X41_Y34_N14
\auto_hub|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: FF_X41_Y34_N15
\auto_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X40_Y38_N16
\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\ = (!\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\);

-- Location: LCCOMB_X40_Y38_N18
\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2) = (\auto_hub|shadow_jsm|state\(5) & (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ & (\auto_hub|irf_reg[1][2]~q\ & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datac => \auto_hub|irf_reg[1][2]~q\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2));

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: FF_X57_Y42_N17
\inst6|ctrl_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|ctrl_out\(13),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ctrl_out\(5));

-- Location: LCCOMB_X41_Y38_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\ = (!\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & !\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\);

-- Location: LCCOMB_X41_Y38_N10
\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2) = (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\ 
-- & (\auto_hub|shadow_jsm|state\(5) & \auto_hub|irf_reg[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2));

-- Location: LCCOMB_X40_Y38_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\ = (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & !\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\);

-- Location: LCCOMB_X40_Y38_N22
\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2) = (\auto_hub|shadow_jsm|state\(5) & (\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\ & (\auto_hub|irf_reg[1][2]~q\ & 
-- \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	datac => \auto_hub|irf_reg[1][2]~q\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2));

-- Location: LCCOMB_X59_Y39_N12
\inst5|pc_sel[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|pc_sel[1]~4_combout\ = (\inst6|ret_op~q\) # (!\Reset_Pin~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset_Pin~input_o\,
	datac => \inst6|ret_op~q\,
	combout => \inst5|pc_sel[1]~4_combout\);

-- Location: FF_X57_Y39_N19
\inst4|alu_op[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst16|ctl_wd[7]~25_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|alu_op\(2));

-- Location: LCCOMB_X42_Y38_N30
\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\ = (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\);

-- Location: LCCOMB_X41_Y38_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2) = (\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\ 
-- & (\auto_hub|shadow_jsm|state\(5) & \auto_hub|irf_reg[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2));

-- Location: LCCOMB_X58_Y40_N8
\inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\ = (\pc_sel_mux|output[14]~31_combout\ & ((\pc_sel_mux|output[13]~28_combout\) # ((\inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\ & 
-- \pc_sel_mux|output[13]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_sel_mux|output[14]~31_combout\,
	datab => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	datac => \pc_sel_mux|output[13]~29_combout\,
	datad => \pc_sel_mux|output[13]~28_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\);

-- Location: LCCOMB_X58_Y40_N30
\inst5|pc_sel[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|pc_sel[0]~3_combout\ = ((\inst5|pc_sel[0]~2_combout\ & !\inst6|ret_op~q\)) # (!\Reset_Pin~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[0]~2_combout\,
	datab => \inst6|ret_op~q\,
	datad => \Reset_Pin~input_o\,
	combout => \inst5|pc_sel[0]~3_combout\);

-- Location: FF_X57_Y41_N25
\PC|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[1]~48_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(1));

-- Location: FF_X58_Y42_N19
\PC|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[0]~47_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(0));

-- Location: LCCOMB_X57_Y40_N2
\inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\ = (\PC|data_out\(1) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[0]~1\)) # (!\PC|data_out\(1) & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[0]~1\) # (GND)))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~3\ = CARRY((!\inst11|LPM_ADD_SUB_component|auto_generated|result[0]~1\) # (!\PC|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out\(1),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~1\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~3\);

-- Location: LCCOMB_X57_Y40_N4
\inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\ = (\PC|data_out\(2) & (\inst11|LPM_ADD_SUB_component|auto_generated|result[1]~3\ $ (GND))) # (!\PC|data_out\(2) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[1]~3\ & VCC))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~5\ = CARRY((\PC|data_out\(2) & !\inst11|LPM_ADD_SUB_component|auto_generated|result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(2),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~3\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~5\);

-- Location: FF_X53_Y41_N17
\inst4|pc_sel_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|instr_to_cntl\(15),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|pc_sel_out\(0));

-- Location: LCCOMB_X56_Y43_N4
\inst16|aluB_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|aluB_sel~0_combout\ = (\Reset_Pin~input_o\ & !\inst|instr_to_cntl\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset_Pin~input_o\,
	datad => \inst|instr_to_cntl\(15),
	combout => \inst16|aluB_sel~0_combout\);

-- Location: LCCOMB_X56_Y40_N14
\pc_sel_mux|output[3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[3]~50_combout\ = (\pc_sel_mux|output[3]~35_combout\) # ((\inst6|ret_op~q\ & (\inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\ & \Reset_Pin~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_sel_mux|output[3]~35_combout\,
	datab => \inst6|ret_op~q\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	datad => \Reset_Pin~input_o\,
	combout => \pc_sel_mux|output[3]~50_combout\);

-- Location: LCCOMB_X45_Y32_N30
\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\ = (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\);

-- Location: LCCOMB_X42_Y32_N4
\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2) = (\auto_hub|shadow_jsm|state\(5) & (\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\ & (\auto_hub|irf_reg[2][2]~q\ & 
-- \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	datac => \auto_hub|irf_reg[2][2]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2));

-- Location: FF_X57_Y37_N3
\inst4|alu_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst16|ctl_wd[6]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|alu_op\(1));

-- Location: LCCOMB_X57_Y37_N16
\inst3|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~0_combout\ = (\inst4|alu_op\(0) & (!\inst4|alu_op\(2) & (\inst4|alu_op\(3) & !\inst4|alu_op\(1)))) # (!\inst4|alu_op\(0) & (\inst4|alu_op\(2) & ((\inst4|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(2),
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux12~0_combout\);

-- Location: LCCOMB_X54_Y38_N22
\inst3|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~1_combout\ = \inst30|output[13]~0_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[13]~0_combout\,
	datab => \inst4|alu_op\(3),
	datac => \inst4|alu_op\(2),
	combout => \inst3|Add0~1_combout\);

-- Location: LCCOMB_X57_Y37_N8
\inst3|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux1~0_combout\ = (\inst4|alu_op\(2) & (!\inst4|alu_op\(3) & ((\inst4|alu_op\(0)) # (!\inst4|alu_op\(1))))) # (!\inst4|alu_op\(2) & (\inst4|alu_op\(1) $ (((!\inst4|alu_op\(0) & \inst4|alu_op\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(2),
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux1~0_combout\);

-- Location: FF_X57_Y41_N13
\PC|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[5]~52_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(5));

-- Location: LCCOMB_X57_Y40_N6
\inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\ = (\PC|data_out\(3) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[2]~5\)) # (!\PC|data_out\(3) & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[2]~5\) # (GND)))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~7\ = CARRY((!\inst11|LPM_ADD_SUB_component|auto_generated|result[2]~5\) # (!\PC|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(3),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~5\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~7\);

-- Location: LCCOMB_X57_Y40_N8
\inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\ = (\PC|data_out\(4) & (\inst11|LPM_ADD_SUB_component|auto_generated|result[3]~7\ $ (GND))) # (!\PC|data_out\(4) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[3]~7\ & VCC))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~9\ = CARRY((\PC|data_out\(4) & !\inst11|LPM_ADD_SUB_component|auto_generated|result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(4),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~7\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~9\);

-- Location: LCCOMB_X57_Y40_N10
\inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\ = (\PC|data_out\(5) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[4]~9\)) # (!\PC|data_out\(5) & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[4]~9\) # (GND)))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~11\ = CARRY((!\inst11|LPM_ADD_SUB_component|auto_generated|result[4]~9\) # (!\PC|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out\(5),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~9\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~11\);

-- Location: LCCOMB_X58_Y39_N22
\pc_sel_mux|output[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[5]~37_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & (\inst1|pc_out\(5))) # (!\inst5|pc_sel[0]~3_combout\ & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pc_out\(5),
	datab => \inst5|pc_sel[1]~4_combout\,
	datac => \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout\,
	datad => \inst5|pc_sel[0]~3_combout\,
	combout => \pc_sel_mux|output[5]~37_combout\);

-- Location: LCCOMB_X57_Y41_N12
\pc_sel_mux|output[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[5]~52_combout\ = (\pc_sel_mux|output[5]~37_combout\) # ((\inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\ & (\Reset_Pin~input_o\ & \inst6|ret_op~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\,
	datab => \Reset_Pin~input_o\,
	datac => \pc_sel_mux|output[5]~37_combout\,
	datad => \inst6|ret_op~q\,
	combout => \pc_sel_mux|output[5]~52_combout\);

-- Location: LCCOMB_X55_Y42_N6
\inst16|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|Mux9~0_combout\ = (\inst|instr_to_cntl\(7) & (((!\inst|instr_to_cntl\(8) & !\inst|instr_to_cntl\(10))) # (!\inst|instr_to_cntl\(9)))) # (!\inst|instr_to_cntl\(7) & (\inst|instr_to_cntl\(10) $ (((\inst|instr_to_cntl\(8)) # 
-- (\inst|instr_to_cntl\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(7),
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(9),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|Mux9~0_combout\);

-- Location: LCCOMB_X55_Y42_N12
\inst16|ctl_wd~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd~26_combout\ = (\inst|instr_to_cntl\(14) & (\inst|instr_to_cntl\(9) & (\inst|instr_to_cntl\(8)))) # (!\inst|instr_to_cntl\(14) & (((\inst16|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(9),
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst16|Mux9~0_combout\,
	combout => \inst16|ctl_wd~26_combout\);

-- Location: LCCOMB_X55_Y42_N10
\inst4|cntl_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|cntl_out[4]~feeder_combout\ = \inst16|ctl_wd~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst16|ctl_wd~26_combout\,
	combout => \inst4|cntl_out[4]~feeder_combout\);

-- Location: FF_X55_Y42_N11
\inst4|cntl_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|cntl_out[4]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \Reset_Pin~input_o\,
	sload => \inst|instr_to_cntl\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(4));

-- Location: LCCOMB_X57_Y42_N14
\inst1|R_we~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|R_we~feeder_combout\ = \inst4|cntl_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|cntl_out\(4),
	combout => \inst1|R_we~feeder_combout\);

-- Location: FF_X57_Y42_N15
\inst1|R_we\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst1|R_we~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|R_we~q\);

-- Location: FF_X57_Y42_N29
\inst6|R_we_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|R_we~q\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|R_we_out~q\);

-- Location: LCCOMB_X55_Y42_N16
\inst4|cntl_out[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|cntl_out[13]~0_combout\ = (\inst|instr_to_cntl\(14)) # ((!\inst|instr_to_cntl\(9) & ((\inst|instr_to_cntl\(7)) # (!\inst|instr_to_cntl\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(9),
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst|instr_to_cntl\(7),
	combout => \inst4|cntl_out[13]~0_combout\);

-- Location: LCCOMB_X56_Y43_N20
\inst16|ctl_wd[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[11]~23_combout\ = (\inst|instr_to_cntl\(13) & (\inst16|aluB_sel~0_combout\ & ((\inst4|cntl_out[13]~0_combout\) # (!\inst|instr_to_cntl\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(13),
	datab => \inst|instr_to_cntl\(10),
	datac => \inst16|aluB_sel~0_combout\,
	datad => \inst4|cntl_out[13]~0_combout\,
	combout => \inst16|ctl_wd[11]~23_combout\);

-- Location: FF_X56_Y43_N21
\inst4|cntl_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|ctl_wd[11]~23_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(11));

-- Location: LCCOMB_X56_Y36_N18
\inst1|ctrl_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|ctrl_out[11]~feeder_combout\ = \inst4|cntl_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|cntl_out\(11),
	combout => \inst1|ctrl_out[11]~feeder_combout\);

-- Location: FF_X56_Y36_N19
\inst1|ctrl_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst1|ctrl_out[11]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(11));

-- Location: FF_X57_Y42_N27
\inst6|dest_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|ctrl_out\(11),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dest_reg\(2));

-- Location: LCCOMB_X56_Y43_N26
\inst16|ctl_wd[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[10]~22_combout\ = (\inst|instr_to_cntl\(12) & (\inst16|aluB_sel~0_combout\ & ((\inst4|cntl_out[13]~0_combout\) # (!\inst|instr_to_cntl\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(12),
	datab => \inst|instr_to_cntl\(10),
	datac => \inst16|aluB_sel~0_combout\,
	datad => \inst4|cntl_out[13]~0_combout\,
	combout => \inst16|ctl_wd[10]~22_combout\);

-- Location: FF_X56_Y43_N27
\inst4|cntl_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|ctl_wd[10]~22_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(10));

-- Location: FF_X56_Y36_N17
\inst1|ctrl_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst4|cntl_out\(10),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(10));

-- Location: FF_X57_Y42_N21
\inst6|dest_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|ctrl_out\(10),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dest_reg\(1));

-- Location: LCCOMB_X57_Y42_N26
\RegisterFile|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Equal0~2_combout\ = (\inst6|dest_reg\(0) & (\inst6|R_we_out~q\ & (!\inst6|dest_reg\(2) & !\inst6|dest_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|dest_reg\(0),
	datab => \inst6|R_we_out~q\,
	datac => \inst6|dest_reg\(2),
	datad => \inst6|dest_reg\(1),
	combout => \RegisterFile|Equal0~2_combout\);

-- Location: FF_X61_Y40_N23
\RegisterFile|R1|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(8));

-- Location: LCCOMB_X56_Y43_N22
\inst16|ctl_wd[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[9]~24_combout\ = (\inst|instr_to_cntl\(11) & (\inst16|aluB_sel~0_combout\ & ((\inst4|cntl_out[13]~0_combout\) # (!\inst|instr_to_cntl\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(11),
	datab => \inst|instr_to_cntl\(10),
	datac => \inst16|aluB_sel~0_combout\,
	datad => \inst4|cntl_out[13]~0_combout\,
	combout => \inst16|ctl_wd[9]~24_combout\);

-- Location: FF_X56_Y43_N23
\inst4|cntl_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|ctl_wd[9]~24_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(9));

-- Location: LCCOMB_X58_Y39_N30
\inst1|ctrl_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|ctrl_out[9]~feeder_combout\ = \inst4|cntl_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|cntl_out\(9),
	combout => \inst1|ctrl_out[9]~feeder_combout\);

-- Location: FF_X58_Y39_N31
\inst1|ctrl_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst1|ctrl_out[9]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(9));

-- Location: FF_X58_Y39_N13
\inst6|dest_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|ctrl_out\(9),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dest_reg\(0));

-- Location: LCCOMB_X57_Y42_N20
\RegisterFile|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Equal0~0_combout\ = (!\inst6|dest_reg\(2) & (\inst6|R_we_out~q\ & (\inst6|dest_reg\(1) & !\inst6|dest_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|dest_reg\(2),
	datab => \inst6|R_we_out~q\,
	datac => \inst6|dest_reg\(1),
	datad => \inst6|dest_reg\(0),
	combout => \RegisterFile|Equal0~0_combout\);

-- Location: FF_X61_Y40_N21
\RegisterFile|R2|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(8));

-- Location: LCCOMB_X58_Y40_N26
\pc_sel_mux|output[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[13]~45_combout\ = (\pc_sel_mux|output[13]~28_combout\) # ((!\inst5|pc_sel[0]~3_combout\ & (\inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\ & \inst5|pc_sel[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[0]~3_combout\,
	datab => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	datac => \inst5|pc_sel[1]~4_combout\,
	datad => \pc_sel_mux|output[13]~28_combout\,
	combout => \pc_sel_mux|output[13]~45_combout\);

-- Location: FF_X56_Y44_N19
\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \pc_sel_mux|output[13]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0));

-- Location: FF_X54_Y38_N15
\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0));

-- Location: LCCOMB_X57_Y40_N20
\inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\ = (\PC|data_out\(10) & (\inst11|LPM_ADD_SUB_component|auto_generated|result[9]~19\ $ (GND))) # (!\PC|data_out\(10) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[9]~19\ & VCC))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~21\ = CARRY((\PC|data_out\(10) & !\inst11|LPM_ADD_SUB_component|auto_generated|result[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(10),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~19\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~21\);

-- Location: FF_X57_Y40_N21
\inst|PC_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(10));

-- Location: FF_X58_Y37_N9
\inst4|PC_src[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|PC_out\(10),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(10));

-- Location: LCCOMB_X55_Y40_N20
\inst13|LPM_MUX_component|auto_generated|result_node[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[10]~9_combout\ = (\inst4|cntl_out\(13) & ((\inst4|PC_src\(10)))) # (!\inst4|cntl_out\(13) & (\inst4|regB_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(10),
	datab => \inst4|cntl_out\(13),
	datad => \inst4|PC_src\(10),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[10]~9_combout\);

-- Location: LCCOMB_X55_Y37_N4
\SP|data_out[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[0]~9_combout\ = !\inst1|alu_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(0),
	combout => \SP|data_out[0]~9_combout\);

-- Location: FF_X55_Y37_N5
\SP|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[0]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(0));

-- Location: LCCOMB_X55_Y37_N8
\inst12|LPM_MUX_component|auto_generated|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ = (\inst4|cntl_out\(13) & ((!\SP|data_out\(0)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux15~8_combout\,
	datab => \inst4|cntl_out\(13),
	datac => \SP|data_out\(0),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

-- Location: LCCOMB_X56_Y36_N2
\SP|data_out[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[1]~8_combout\ = !\inst1|alu_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(1),
	combout => \SP|data_out[1]~8_combout\);

-- Location: FF_X56_Y36_N3
\SP|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[1]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(1));

-- Location: LCCOMB_X56_Y36_N0
\inst12|LPM_MUX_component|auto_generated|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\ = (\inst4|cntl_out\(13) & ((!\SP|data_out\(1)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst3|Mux14~5_combout\,
	datad => \SP|data_out\(1),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[1]~3_combout\);

-- Location: LCCOMB_X43_Y32_N8
\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\ = (!\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\);

-- Location: LCCOMB_X43_Y32_N10
\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2) = (\auto_hub|irf_reg[2][2]~q\ & (\auto_hub|shadow_jsm|state\(5) & (\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\ & 
-- \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \auto_hub|shadow_jsm|state\(5),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2));

-- Location: LCCOMB_X57_Y39_N18
\inst3|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~3_combout\ = (!\inst4|alu_op\(3) & !\inst4|alu_op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|alu_op\(3),
	datac => \inst4|alu_op\(2),
	combout => \inst3|Mux12~3_combout\);

-- Location: FF_X55_Y37_N23
\inst1|alu_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux1~7_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(14));

-- Location: FF_X55_Y37_N27
\SP|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(14),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(14));

-- Location: LCCOMB_X55_Y37_N26
\inst8|LPM_MUX_component|auto_generated|result_node[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ = (\inst4|aluA_sel_out~q\ & ((\SP|data_out\(14)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out\(14),
	datac => \SP|data_out\(14),
	datad => \inst4|aluA_sel_out~q\,
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\);

-- Location: FF_X54_Y40_N29
\inst4|aluB_sel_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst16|aluA_sel~0_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|aluB_sel_out\(1));

-- Location: LCCOMB_X55_Y43_N10
\inst4|offset_out[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|offset_out[11]~0_combout\ = (\inst|instr_to_cntl\(8) & (!\inst|instr_to_cntl\(15) & (\inst|instr_to_cntl\(14) & \inst|instr_to_cntl\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(8),
	datab => \inst|instr_to_cntl\(15),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst|instr_to_cntl\(9),
	combout => \inst4|offset_out[11]~0_combout\);

-- Location: LCCOMB_X55_Y43_N2
\inst16|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|Mux20~0_combout\ = (\inst|instr_to_cntl\(10) & \inst|instr_to_cntl\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|instr_to_cntl\(10),
	datad => \inst|instr_to_cntl\(7),
	combout => \inst16|Mux20~0_combout\);

-- Location: LCCOMB_X55_Y43_N14
\inst16|offset[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[14]~25_combout\ = (\inst4|offset_out[11]~1_combout\ & ((\inst4|offset_out[11]~0_combout\) # ((\inst|instr_to_cntl\(14))))) # (!\inst4|offset_out[11]~1_combout\ & (!\inst4|offset_out[11]~0_combout\ & ((\inst16|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out[11]~1_combout\,
	datab => \inst4|offset_out[11]~0_combout\,
	datac => \inst|instr_to_cntl\(14),
	datad => \inst16|Mux20~0_combout\,
	combout => \inst16|offset[14]~25_combout\);

-- Location: FF_X55_Y43_N5
\inst|instr_to_cntl[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(6));

-- Location: LCCOMB_X55_Y43_N4
\inst16|offset[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[14]~26_combout\ = (\inst16|offset[14]~25_combout\ & (((\inst|instr_to_cntl\(6)) # (!\inst4|offset_out[11]~0_combout\)))) # (!\inst16|offset[14]~25_combout\ & (\inst|instr_to_cntl\(7) & ((\inst4|offset_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(7),
	datab => \inst16|offset[14]~25_combout\,
	datac => \inst|instr_to_cntl\(6),
	datad => \inst4|offset_out[11]~0_combout\,
	combout => \inst16|offset[14]~26_combout\);

-- Location: LCCOMB_X54_Y43_N4
\inst16|offset[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[14]~27_combout\ = (\Reset_Pin~input_o\ & (\inst16|offset[14]~26_combout\ & ((\inst|instr_to_cntl\(14)) # (\inst|instr_to_cntl\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst|instr_to_cntl\(14),
	datac => \inst16|offset[14]~26_combout\,
	datad => \inst|instr_to_cntl\(15),
	combout => \inst16|offset[14]~27_combout\);

-- Location: FF_X54_Y43_N5
\inst4|offset_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[14]~27_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(14));

-- Location: LCCOMB_X54_Y40_N10
\inst16|aluB_sel~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|aluB_sel~1_combout\ = (\inst|instr_to_cntl\(15)) # ((\inst|instr_to_cntl\(14)) # (!\Reset_Pin~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(15),
	datab => \inst|instr_to_cntl\(14),
	datac => \Reset_Pin~input_o\,
	combout => \inst16|aluB_sel~1_combout\);

-- Location: FF_X54_Y40_N11
\inst4|aluB_sel_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|aluB_sel~1_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|aluB_sel_out\(0));

-- Location: LCCOMB_X54_Y40_N14
\inst30|output[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[14]~14_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & ((\inst4|offset_out\(14)))) # (!\inst4|aluB_sel_out\(0) & (\inst4|regB_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(14),
	datab => \inst4|aluB_sel_out\(1),
	datac => \inst4|offset_out\(14),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[14]~14_combout\);

-- Location: LCCOMB_X54_Y38_N24
\inst3|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux1~4_combout\ = (\inst3|Mux12~3_combout\ & (\inst3|Mux1~3_combout\)) # (!\inst3|Mux12~3_combout\ & (\inst30|output[14]~14_combout\ $ (((\inst3|Mux1~3_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~3_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\,
	datad => \inst30|output[14]~14_combout\,
	combout => \inst3|Mux1~4_combout\);

-- Location: FF_X55_Y37_N7
\inst6|alu_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(14),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(14));

-- Location: FF_X59_Y41_N31
\RegisterFile|R2|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(14));

-- Location: FF_X58_Y38_N25
\RegisterFile|R1|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(14));

-- Location: LCCOMB_X58_Y38_N28
\RegisterFile|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux17~2_combout\ = (\inst4|regB_out[11]~1_combout\ & (\inst4|regB_out[11]~0_combout\)) # (!\inst4|regB_out[11]~1_combout\ & ((\inst4|regB_out[11]~0_combout\ & (\RegisterFile|R2|data_out\(14))) # (!\inst4|regB_out[11]~0_combout\ & 
-- ((\RegisterFile|R1|data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|R2|data_out\(14),
	datad => \RegisterFile|R1|data_out\(14),
	combout => \RegisterFile|Mux17~2_combout\);

-- Location: LCCOMB_X57_Y42_N28
\RegisterFile|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Equal0~1_combout\ = (!\inst6|dest_reg\(2) & (\inst6|dest_reg\(1) & (\inst6|R_we_out~q\ & \inst6|dest_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|dest_reg\(2),
	datab => \inst6|dest_reg\(1),
	datac => \inst6|R_we_out~q\,
	datad => \inst6|dest_reg\(0),
	combout => \RegisterFile|Equal0~1_combout\);

-- Location: FF_X59_Y40_N1
\RegisterFile|R3|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(12));

-- Location: FF_X61_Y38_N17
\RegisterFile|R2|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(12));

-- Location: FF_X61_Y38_N19
\RegisterFile|R1|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(12));

-- Location: LCCOMB_X61_Y38_N10
\RegisterFile|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux19~2_combout\ = (\inst4|regB_out[11]~1_combout\ & (((\inst4|regB_out[11]~0_combout\)))) # (!\inst4|regB_out[11]~1_combout\ & ((\inst4|regB_out[11]~0_combout\ & (\RegisterFile|R2|data_out\(12))) # (!\inst4|regB_out[11]~0_combout\ & 
-- ((\RegisterFile|R1|data_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \RegisterFile|R2|data_out\(12),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|R1|data_out\(12),
	combout => \RegisterFile|Mux19~2_combout\);

-- Location: LCCOMB_X58_Y39_N12
\RegisterFile|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Equal0~3_combout\ = (!\inst6|dest_reg\(1) & (\inst6|R_we_out~q\ & (!\inst6|dest_reg\(0) & \inst6|dest_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|dest_reg\(1),
	datab => \inst6|R_we_out~q\,
	datac => \inst6|dest_reg\(0),
	datad => \inst6|dest_reg\(2),
	combout => \RegisterFile|Equal0~3_combout\);

-- Location: FF_X60_Y38_N5
\RegisterFile|R4|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(12));

-- Location: LCCOMB_X60_Y40_N8
\RegisterFile|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux19~0_combout\ = (\inst|srcB_sel\(1) & (((\inst|srcB_sel\(2))))) # (!\inst|srcB_sel\(1) & ((\inst|srcB_sel\(2) & (\RegisterFile|R6|data_out\(12))) # (!\inst|srcB_sel\(2) & ((\RegisterFile|R4|data_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R6|data_out\(12),
	datab => \inst|srcB_sel\(1),
	datac => \inst|srcB_sel\(2),
	datad => \RegisterFile|R4|data_out\(12),
	combout => \RegisterFile|Mux19~0_combout\);

-- Location: LCCOMB_X60_Y39_N4
\RegisterFile|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Equal0~5_combout\ = (\inst6|dest_reg\(1) & (\inst6|dest_reg\(2) & (\inst6|R_we_out~q\ & \inst6|dest_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|dest_reg\(1),
	datab => \inst6|dest_reg\(2),
	datac => \inst6|R_we_out~q\,
	datad => \inst6|dest_reg\(0),
	combout => \RegisterFile|Equal0~5_combout\);

-- Location: FF_X60_Y40_N25
\RegisterFile|R7|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(12));

-- Location: LCCOMB_X60_Y40_N2
\RegisterFile|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux19~1_combout\ = (\inst|srcB_sel\(1) & ((\RegisterFile|Mux19~0_combout\ & ((\RegisterFile|R7|data_out\(12)))) # (!\RegisterFile|Mux19~0_combout\ & (\RegisterFile|R5|data_out\(12))))) # (!\inst|srcB_sel\(1) & 
-- (((\RegisterFile|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(12),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|Mux19~0_combout\,
	datad => \RegisterFile|R7|data_out\(12),
	combout => \RegisterFile|Mux19~1_combout\);

-- Location: LCCOMB_X60_Y40_N20
\RegisterFile|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux19~3_combout\ = (\inst4|regB_out[11]~1_combout\ & ((\RegisterFile|Mux19~2_combout\ & (\RegisterFile|R3|data_out\(12))) # (!\RegisterFile|Mux19~2_combout\ & ((\RegisterFile|Mux19~1_combout\))))) # (!\inst4|regB_out[11]~1_combout\ & 
-- (((\RegisterFile|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \RegisterFile|R3|data_out\(12),
	datac => \RegisterFile|Mux19~2_combout\,
	datad => \RegisterFile|Mux19~1_combout\,
	combout => \RegisterFile|Mux19~3_combout\);

-- Location: LCCOMB_X60_Y40_N12
\RegisterFile|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux19~4_combout\ = (\RegisterFile|Mux19~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux19~3_combout\,
	combout => \RegisterFile|Mux19~4_combout\);

-- Location: FF_X60_Y40_N13
\inst4|regB_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux19~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(12));

-- Location: LCCOMB_X57_Y40_N24
\inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\ = (\PC|data_out\(12) & (\inst11|LPM_ADD_SUB_component|auto_generated|result[11]~23\ $ (GND))) # (!\PC|data_out\(12) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[11]~23\ & VCC))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~25\ = CARRY((\PC|data_out\(12) & !\inst11|LPM_ADD_SUB_component|auto_generated|result[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(12),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~23\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~25\);

-- Location: FF_X57_Y40_N25
\inst|PC_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(12));

-- Location: FF_X59_Y38_N1
\inst4|PC_src[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|PC_out\(12),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(12));

-- Location: LCCOMB_X55_Y40_N30
\inst13|LPM_MUX_component|auto_generated|result_node[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[12]~15_combout\ = (\inst4|cntl_out\(13) & ((\inst4|PC_src\(12)))) # (!\inst4|cntl_out\(13) & (\inst4|regB_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|regB_out\(12),
	datad => \inst4|PC_src\(12),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[12]~15_combout\);

-- Location: LCCOMB_X55_Y40_N24
\inst12|LPM_MUX_component|auto_generated|result_node[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\ = (\inst4|cntl_out\(13) & ((!\SP|data_out\(3)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux12~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mux12~10_combout\,
	datac => \SP|data_out\(3),
	datad => \inst4|cntl_out\(13),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[3]~5_combout\);

-- Location: FF_X58_Y37_N23
\RegisterFile|R3|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(4));

-- Location: FF_X57_Y41_N17
\RegisterFile|R4|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(4));

-- Location: LCCOMB_X60_Y39_N26
\RegisterFile|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Equal0~4_combout\ = (\inst6|dest_reg\(1) & (\inst6|dest_reg\(2) & (\inst6|R_we_out~q\ & !\inst6|dest_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|dest_reg\(1),
	datab => \inst6|dest_reg\(2),
	datac => \inst6|R_we_out~q\,
	datad => \inst6|dest_reg\(0),
	combout => \RegisterFile|Equal0~4_combout\);

-- Location: FF_X60_Y39_N7
\RegisterFile|R6|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(4));

-- Location: LCCOMB_X60_Y41_N26
\RegisterFile|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux11~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|R6|data_out\(4)))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (\RegisterFile|R4|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datac => \RegisterFile|R4|data_out\(4),
	datad => \RegisterFile|R6|data_out\(4),
	combout => \RegisterFile|Mux11~0_combout\);

-- Location: LCCOMB_X60_Y39_N14
\RegisterFile|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Equal0~6_combout\ = (!\inst6|dest_reg\(1) & (\inst6|dest_reg\(2) & (\inst6|R_we_out~q\ & \inst6|dest_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|dest_reg\(1),
	datab => \inst6|dest_reg\(2),
	datac => \inst6|R_we_out~q\,
	datad => \inst6|dest_reg\(0),
	combout => \RegisterFile|Equal0~6_combout\);

-- Location: FF_X60_Y41_N1
\RegisterFile|R5|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(4));

-- Location: LCCOMB_X60_Y41_N4
\RegisterFile|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux11~1_combout\ = (\RegisterFile|Mux11~0_combout\ & ((\RegisterFile|R7|data_out\(4)) # ((!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)))) # (!\RegisterFile|Mux11~0_combout\ & 
-- (((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & \RegisterFile|R5|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(4),
	datab => \RegisterFile|Mux11~0_combout\,
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datad => \RegisterFile|R5|data_out\(4),
	combout => \RegisterFile|Mux11~1_combout\);

-- Location: LCCOMB_X58_Y41_N24
\RegisterFile|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux11~3_combout\ = (\RegisterFile|Mux11~2_combout\ & (((\RegisterFile|R3|data_out\(4))) # (!\inst4|regA_out[15]~1_combout\))) # (!\RegisterFile|Mux11~2_combout\ & (\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux11~2_combout\,
	datab => \inst4|regA_out[15]~1_combout\,
	datac => \RegisterFile|R3|data_out\(4),
	datad => \RegisterFile|Mux11~1_combout\,
	combout => \RegisterFile|Mux11~3_combout\);

-- Location: LCCOMB_X58_Y41_N22
\RegisterFile|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux11~4_combout\ = (\RegisterFile|Mux11~3_combout\ & ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # ((\inst4|regA_out[15]~1_combout\) # (\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \inst4|regA_out[15]~1_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux11~3_combout\,
	combout => \RegisterFile|Mux11~4_combout\);

-- Location: FF_X58_Y41_N23
\inst4|regA_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux11~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(4));

-- Location: FF_X54_Y36_N23
\inst1|alu_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux11~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(4));

-- Location: LCCOMB_X54_Y36_N6
\SP|data_out[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[4]~5_combout\ = !\inst1|alu_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|alu_out\(4),
	combout => \SP|data_out[4]~5_combout\);

-- Location: FF_X54_Y36_N7
\SP|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[4]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(4));

-- Location: LCCOMB_X54_Y39_N6
\inst8|LPM_MUX_component|auto_generated|result_node[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\ = (\inst4|aluA_sel_out~q\ & ((!\SP|data_out\(4)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \inst4|regA_out\(4),
	datad => \SP|data_out\(4),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\);

-- Location: FF_X61_Y40_N1
\RegisterFile|R2|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(3));

-- Location: FF_X62_Y40_N25
\RegisterFile|R4|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(3));

-- Location: FF_X62_Y40_N27
\RegisterFile|R5|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(3));

-- Location: LCCOMB_X62_Y40_N24
\RegisterFile|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux28~0_combout\ = (\inst|srcB_sel\(1) & ((\inst|srcB_sel\(2)) # ((\RegisterFile|R5|data_out\(3))))) # (!\inst|srcB_sel\(1) & (!\inst|srcB_sel\(2) & (\RegisterFile|R4|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(1),
	datab => \inst|srcB_sel\(2),
	datac => \RegisterFile|R4|data_out\(3),
	datad => \RegisterFile|R5|data_out\(3),
	combout => \RegisterFile|Mux28~0_combout\);

-- Location: LCCOMB_X62_Y40_N20
\RegisterFile|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux28~1_combout\ = (\inst|srcB_sel\(2) & ((\RegisterFile|Mux28~0_combout\ & ((\RegisterFile|R7|data_out\(3)))) # (!\RegisterFile|Mux28~0_combout\ & (\RegisterFile|R6|data_out\(3))))) # (!\inst|srcB_sel\(2) & 
-- (((\RegisterFile|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R6|data_out\(3),
	datab => \inst|srcB_sel\(2),
	datac => \RegisterFile|R7|data_out\(3),
	datad => \RegisterFile|Mux28~0_combout\,
	combout => \RegisterFile|Mux28~1_combout\);

-- Location: LCCOMB_X62_Y40_N6
\RegisterFile|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux28~2_combout\ = (\inst4|regB_out[11]~0_combout\ & (((\inst4|regB_out[11]~1_combout\)))) # (!\inst4|regB_out[11]~0_combout\ & ((\inst4|regB_out[11]~1_combout\ & ((\RegisterFile|Mux28~1_combout\))) # (!\inst4|regB_out[11]~1_combout\ & 
-- (\RegisterFile|R1|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(3),
	datab => \RegisterFile|Mux28~1_combout\,
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \inst4|regB_out[11]~1_combout\,
	combout => \RegisterFile|Mux28~2_combout\);

-- Location: LCCOMB_X62_Y40_N0
\RegisterFile|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux28~3_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|Mux28~2_combout\ & (\RegisterFile|R3|data_out\(3))) # (!\RegisterFile|Mux28~2_combout\ & ((\RegisterFile|R2|data_out\(3)))))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (((\RegisterFile|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(3),
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|R2|data_out\(3),
	datad => \RegisterFile|Mux28~2_combout\,
	combout => \RegisterFile|Mux28~3_combout\);

-- Location: LCCOMB_X58_Y42_N8
\RegisterFile|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux28~4_combout\ = (\RegisterFile|Mux28~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux28~3_combout\,
	combout => \RegisterFile|Mux28~4_combout\);

-- Location: FF_X58_Y42_N9
\inst4|regB_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux28~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(3));

-- Location: LCCOMB_X54_Y40_N16
\inst30|output[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[3]~10_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(3))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(3),
	datab => \inst4|aluB_sel_out\(1),
	datac => \inst4|regB_out\(3),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[3]~10_combout\);

-- Location: LCCOMB_X55_Y39_N8
\inst3|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~11_combout\ = \inst30|output[3]~10_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(2),
	datab => \inst30|output[3]~10_combout\,
	datac => \inst4|alu_op\(3),
	combout => \inst3|Add0~11_combout\);

-- Location: LCCOMB_X53_Y39_N24
\inst3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~12_combout\ = \inst30|output[2]~11_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[2]~11_combout\,
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(2),
	combout => \inst3|Add0~12_combout\);

-- Location: LCCOMB_X55_Y37_N24
\inst3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~14_combout\ = \inst30|output[0]~13_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst30|output[0]~13_combout\,
	datac => \inst4|alu_op\(2),
	datad => \inst4|alu_op\(3),
	combout => \inst3|Add0~14_combout\);

-- Location: LCCOMB_X55_Y42_N14
\inst16|ctl_wd[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[5]~18_combout\ = (\inst|instr_to_cntl\(15)) # ((\inst|instr_to_cntl\(8) & (\inst|instr_to_cntl\(14) & \inst|instr_to_cntl\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(15),
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|ctl_wd[5]~18_combout\);

-- Location: LCCOMB_X55_Y42_N20
\inst16|ctl_wd[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[5]~17_combout\ = (\inst|instr_to_cntl\(7) & (!\inst|instr_to_cntl\(14) & ((!\inst|instr_to_cntl\(10)) # (!\inst|instr_to_cntl\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(9),
	datab => \inst|instr_to_cntl\(7),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|ctl_wd[5]~17_combout\);

-- Location: LCCOMB_X57_Y42_N8
\inst16|ctl_wd[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[5]~19_combout\ = (\Reset_Pin~input_o\ & ((\inst16|ctl_wd[5]~18_combout\) # (\inst16|ctl_wd[5]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset_Pin~input_o\,
	datac => \inst16|ctl_wd[5]~18_combout\,
	datad => \inst16|ctl_wd[5]~17_combout\,
	combout => \inst16|ctl_wd[5]~19_combout\);

-- Location: FF_X55_Y39_N17
\inst4|alu_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst16|ctl_wd[5]~19_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|alu_op\(0));

-- Location: LCCOMB_X55_Y39_N16
\inst3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~16_cout\ = CARRY(\inst4|alu_op\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|alu_op\(0),
	datad => VCC,
	cout => \inst3|Add0~16_cout\);

-- Location: LCCOMB_X55_Y39_N20
\inst3|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~19_combout\ = ((\inst3|Add0~13_combout\ $ (\inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\ $ (\inst3|Add0~18\)))) # (GND)
-- \inst3|Add0~20\ = CARRY((\inst3|Add0~13_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\ & !\inst3|Add0~18\)) # (!\inst3|Add0~13_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\) # 
-- (!\inst3|Add0~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~13_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\,
	datad => VCC,
	cin => \inst3|Add0~18\,
	combout => \inst3|Add0~19_combout\,
	cout => \inst3|Add0~20\);

-- Location: LCCOMB_X55_Y39_N22
\inst3|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~21_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ & ((\inst3|Add0~12_combout\ & (!\inst3|Add0~20\)) # (!\inst3|Add0~12_combout\ & (\inst3|Add0~20\ & VCC)))) # 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ & ((\inst3|Add0~12_combout\ & ((\inst3|Add0~20\) # (GND))) # (!\inst3|Add0~12_combout\ & (!\inst3|Add0~20\))))
-- \inst3|Add0~22\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ & (\inst3|Add0~12_combout\ & !\inst3|Add0~20\)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ & ((\inst3|Add0~12_combout\) # 
-- (!\inst3|Add0~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\,
	datab => \inst3|Add0~12_combout\,
	datad => VCC,
	cin => \inst3|Add0~20\,
	combout => \inst3|Add0~21_combout\,
	cout => \inst3|Add0~22\);

-- Location: LCCOMB_X55_Y39_N26
\inst3|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~25_combout\ = (\inst3|Add0~10_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\ & (!\inst3|Add0~24\)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\ & ((\inst3|Add0~24\) # (GND))))) # 
-- (!\inst3|Add0~10_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\ & (\inst3|Add0~24\ & VCC)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\ & (!\inst3|Add0~24\))))
-- \inst3|Add0~26\ = CARRY((\inst3|Add0~10_combout\ & ((!\inst3|Add0~24\) # (!\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\))) # (!\inst3|Add0~10_combout\ & (!\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\ & 
-- !\inst3|Add0~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~10_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\,
	datad => VCC,
	cin => \inst3|Add0~24\,
	combout => \inst3|Add0~25_combout\,
	cout => \inst3|Add0~26\);

-- Location: FF_X55_Y43_N7
\inst|instr_to_cntl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~21_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(4));

-- Location: LCCOMB_X55_Y42_N0
\inst4|offset_out[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|offset_out[3]~2_combout\ = (\inst|instr_to_cntl\(9) & \inst|instr_to_cntl\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|instr_to_cntl\(9),
	datad => \inst|instr_to_cntl\(8),
	combout => \inst4|offset_out[3]~2_combout\);

-- Location: LCCOMB_X55_Y42_N26
\inst4|offset_out[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|offset_out[3]~3_combout\ = (\inst|instr_to_cntl\(15)) # ((\inst|instr_to_cntl\(14) & (\inst|instr_to_cntl\(10) $ (\inst4|offset_out[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(15),
	datab => \inst|instr_to_cntl\(10),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst4|offset_out[3]~2_combout\,
	combout => \inst4|offset_out[3]~3_combout\);

-- Location: LCCOMB_X55_Y41_N14
\inst16|offset[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[4]~20_combout\ = (\Reset_Pin~input_o\ & (\inst|instr_to_cntl\(4) & \inst4|offset_out[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst|instr_to_cntl\(4),
	datac => \inst4|offset_out[3]~3_combout\,
	combout => \inst16|offset[4]~20_combout\);

-- Location: FF_X55_Y41_N15
\inst4|offset_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[4]~20_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(4));

-- Location: LCCOMB_X60_Y41_N16
\RegisterFile|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux27~0_combout\ = (\inst|srcB_sel\(1) & (((\inst|srcB_sel\(2))))) # (!\inst|srcB_sel\(1) & ((\inst|srcB_sel\(2) & ((\RegisterFile|R6|data_out\(4)))) # (!\inst|srcB_sel\(2) & (\RegisterFile|R4|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R4|data_out\(4),
	datab => \inst|srcB_sel\(1),
	datac => \inst|srcB_sel\(2),
	datad => \RegisterFile|R6|data_out\(4),
	combout => \RegisterFile|Mux27~0_combout\);

-- Location: LCCOMB_X60_Y41_N0
\RegisterFile|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux27~1_combout\ = (\inst|srcB_sel\(1) & ((\RegisterFile|Mux27~0_combout\ & (\RegisterFile|R7|data_out\(4))) # (!\RegisterFile|Mux27~0_combout\ & ((\RegisterFile|R5|data_out\(4)))))) # (!\inst|srcB_sel\(1) & 
-- (((\RegisterFile|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(4),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|R5|data_out\(4),
	datad => \RegisterFile|Mux27~0_combout\,
	combout => \RegisterFile|Mux27~1_combout\);

-- Location: FF_X59_Y41_N3
\RegisterFile|R1|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(4));

-- Location: FF_X59_Y41_N1
\RegisterFile|R2|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(4));

-- Location: LCCOMB_X59_Y41_N2
\RegisterFile|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux27~2_combout\ = (\inst4|regB_out[11]~1_combout\ & (\inst4|regB_out[11]~0_combout\)) # (!\inst4|regB_out[11]~1_combout\ & ((\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|R2|data_out\(4)))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (\RegisterFile|R1|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|R1|data_out\(4),
	datad => \RegisterFile|R2|data_out\(4),
	combout => \RegisterFile|Mux27~2_combout\);

-- Location: LCCOMB_X59_Y41_N14
\RegisterFile|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux27~3_combout\ = (\inst4|regB_out[11]~1_combout\ & ((\RegisterFile|Mux27~2_combout\ & (\RegisterFile|R3|data_out\(4))) # (!\RegisterFile|Mux27~2_combout\ & ((\RegisterFile|Mux27~1_combout\))))) # (!\inst4|regB_out[11]~1_combout\ & 
-- (((\RegisterFile|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(4),
	datab => \RegisterFile|Mux27~1_combout\,
	datac => \inst4|regB_out[11]~1_combout\,
	datad => \RegisterFile|Mux27~2_combout\,
	combout => \RegisterFile|Mux27~3_combout\);

-- Location: LCCOMB_X58_Y42_N14
\RegisterFile|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux27~4_combout\ = (\RegisterFile|Mux27~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux27~3_combout\,
	combout => \RegisterFile|Mux27~4_combout\);

-- Location: FF_X58_Y42_N15
\inst4|regB_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux27~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(4));

-- Location: LCCOMB_X54_Y40_N30
\inst30|output[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[4]~9_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(4))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluB_sel_out\(0),
	datab => \inst4|offset_out\(4),
	datac => \inst4|regB_out\(4),
	datad => \inst4|aluB_sel_out\(1),
	combout => \inst30|output[4]~9_combout\);

-- Location: LCCOMB_X57_Y37_N6
\inst3|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~4_combout\ = (\inst4|alu_op\(3)) # ((\inst4|alu_op\(0) & !\inst4|alu_op\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(2),
	combout => \inst3|Mux12~4_combout\);

-- Location: FF_X55_Y43_N17
\inst|instr_to_cntl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(5));

-- Location: LCCOMB_X55_Y41_N4
\inst16|offset[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[5]~19_combout\ = (\Reset_Pin~input_o\ & (\inst|instr_to_cntl\(5) & \inst4|offset_out[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst|instr_to_cntl\(5),
	datac => \inst4|offset_out[3]~3_combout\,
	combout => \inst16|offset[5]~19_combout\);

-- Location: FF_X55_Y41_N5
\inst4|offset_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[5]~19_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(5));

-- Location: LCCOMB_X54_Y37_N18
\inst13|LPM_MUX_component|auto_generated|result_node[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[5]~5_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(5))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(5),
	datac => \inst4|cntl_out\(13),
	datad => \inst4|regB_out\(5),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[5]~5_combout\);

-- Location: LCCOMB_X54_Y37_N10
\inst12|LPM_MUX_component|auto_generated|result_node[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\ = (\inst4|cntl_out\(13) & (!\SP|data_out\(5))) # (!\inst4|cntl_out\(13) & ((\inst3|Mux10~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SP|data_out\(5),
	datac => \inst3|Mux10~5_combout\,
	datad => \inst4|cntl_out\(13),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[5]~7_combout\);

-- Location: LCCOMB_X54_Y37_N12
\SP|data_out[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[6]~3_combout\ = !\inst1|alu_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(6),
	combout => \SP|data_out[6]~3_combout\);

-- Location: FF_X54_Y37_N13
\SP|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[6]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(6));

-- Location: LCCOMB_X54_Y37_N24
\inst12|LPM_MUX_component|auto_generated|result_node[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ = (\inst4|cntl_out\(13) & ((!\SP|data_out\(6)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux9~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mux9~5_combout\,
	datac => \inst4|cntl_out\(13),
	datad => \SP|data_out\(6),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[6]~8_combout\);

-- Location: LCCOMB_X56_Y38_N8
\inst12|LPM_MUX_component|auto_generated|result_node[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\ = (\inst4|cntl_out\(13) & (!\SP|data_out\(7))) # (!\inst4|cntl_out\(13) & ((\inst3|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(7),
	datac => \inst4|cntl_out\(13),
	datad => \inst3|Mux8~5_combout\,
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[7]~9_combout\);

-- Location: LCCOMB_X57_Y36_N22
\SP|data_out[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[8]~1_combout\ = !\inst1|alu_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(8),
	combout => \SP|data_out[8]~1_combout\);

-- Location: FF_X57_Y36_N23
\SP|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[8]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(8));

-- Location: LCCOMB_X56_Y37_N30
\inst12|LPM_MUX_component|auto_generated|result_node[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\ = (\inst4|cntl_out\(13) & (!\SP|data_out\(8))) # (!\inst4|cntl_out\(13) & ((\inst3|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|cntl_out\(13),
	datab => \SP|data_out\(8),
	datac => \inst3|Mux7~5_combout\,
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[8]~10_combout\);

-- Location: LCCOMB_X56_Y37_N24
\SP|data_out[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[9]~0_combout\ = !\inst1|alu_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(9),
	combout => \SP|data_out[9]~0_combout\);

-- Location: FF_X56_Y37_N25
\SP|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[9]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(9));

-- Location: LCCOMB_X56_Y37_N12
\inst12|LPM_MUX_component|auto_generated|result_node[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\ = (\inst4|cntl_out\(13) & ((!\SP|data_out\(9)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux6~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux6~5_combout\,
	datac => \inst4|cntl_out\(13),
	datad => \SP|data_out\(9),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[9]~11_combout\);

-- Location: FF_X57_Y38_N31
\inst1|alu_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux5~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(10));

-- Location: FF_X56_Y36_N11
\SP|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(10),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(10));

-- Location: FF_X57_Y38_N17
\RegisterFile|R3|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(10));

-- Location: FF_X60_Y39_N31
\RegisterFile|R7|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(10));

-- Location: FF_X61_Y39_N25
\RegisterFile|R4|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(10));

-- Location: FF_X60_Y39_N13
\RegisterFile|R6|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(10));

-- Location: LCCOMB_X61_Y38_N0
\RegisterFile|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux5~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # ((\RegisterFile|R6|data_out\(10))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|R4|data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \RegisterFile|R4|data_out\(10),
	datad => \RegisterFile|R6|data_out\(10),
	combout => \RegisterFile|Mux5~0_combout\);

-- Location: LCCOMB_X61_Y38_N2
\RegisterFile|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux5~1_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|Mux5~0_combout\ & ((\RegisterFile|R7|data_out\(10)))) # (!\RegisterFile|Mux5~0_combout\ & (\RegisterFile|R5|data_out\(10))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (((\RegisterFile|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(10),
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \RegisterFile|R7|data_out\(10),
	datad => \RegisterFile|Mux5~0_combout\,
	combout => \RegisterFile|Mux5~1_combout\);

-- Location: LCCOMB_X61_Y38_N22
\RegisterFile|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux5~3_combout\ = (\RegisterFile|Mux5~2_combout\ & ((\RegisterFile|R3|data_out\(10)) # ((!\inst4|regA_out[15]~1_combout\)))) # (!\RegisterFile|Mux5~2_combout\ & (((\inst4|regA_out[15]~1_combout\ & \RegisterFile|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux5~2_combout\,
	datab => \RegisterFile|R3|data_out\(10),
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|Mux5~1_combout\,
	combout => \RegisterFile|Mux5~3_combout\);

-- Location: LCCOMB_X58_Y38_N2
\RegisterFile|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux5~4_combout\ = (\RegisterFile|Mux5~3_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # (\inst4|regA_out[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \RegisterFile|Mux5~3_combout\,
	datad => \inst4|regA_out[15]~1_combout\,
	combout => \RegisterFile|Mux5~4_combout\);

-- Location: FF_X58_Y38_N3
\inst4|regA_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux5~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(10));

-- Location: LCCOMB_X56_Y36_N10
\inst8|LPM_MUX_component|auto_generated|result_node[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\ = (\inst4|aluA_sel_out~q\ & (\SP|data_out\(10))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datac => \SP|data_out\(10),
	datad => \inst4|regA_out\(10),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\);

-- Location: LCCOMB_X60_Y40_N16
\RegisterFile|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux21~4_combout\ = (\RegisterFile|Mux21~3_combout\ & ((\inst4|regB_out[11]~0_combout\) # ((\inst4|regB_out[11]~1_combout\) # (\inst|srcB_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux21~3_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \inst4|regB_out[11]~1_combout\,
	datad => \inst|srcB_sel\(1),
	combout => \RegisterFile|Mux21~4_combout\);

-- Location: FF_X60_Y40_N17
\inst4|regB_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux21~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(10));

-- Location: LCCOMB_X54_Y40_N18
\inst30|output[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[10]~3_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(10))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(10),
	datab => \inst4|aluB_sel_out\(1),
	datac => \inst4|regB_out\(10),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[10]~3_combout\);

-- Location: LCCOMB_X55_Y38_N20
\inst3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~4_combout\ = \inst30|output[10]~3_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|alu_op\(3),
	datac => \inst4|alu_op\(2),
	datad => \inst30|output[10]~3_combout\,
	combout => \inst3|Add0~4_combout\);

-- Location: LCCOMB_X56_Y37_N10
\inst8|LPM_MUX_component|auto_generated|result_node[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\ = (\inst4|aluA_sel_out~q\ & ((!\SP|data_out\(9)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out\(9),
	datab => \SP|data_out\(9),
	datac => \inst4|aluA_sel_out~q\,
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\);

-- Location: LCCOMB_X55_Y41_N26
\inst16|offset[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[6]~18_combout\ = (\Reset_Pin~input_o\ & (\inst4|offset_out[3]~3_combout\ & \inst|instr_to_cntl\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datac => \inst4|offset_out[3]~3_combout\,
	datad => \inst|instr_to_cntl\(6),
	combout => \inst16|offset[6]~18_combout\);

-- Location: FF_X55_Y41_N27
\inst4|offset_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[6]~18_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(6));

-- Location: LCCOMB_X54_Y40_N2
\inst30|output[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[6]~7_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & ((\inst4|offset_out\(6)))) # (!\inst4|aluB_sel_out\(0) & (\inst4|regB_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(6),
	datab => \inst4|aluB_sel_out\(1),
	datac => \inst4|offset_out\(6),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[6]~7_combout\);

-- Location: LCCOMB_X54_Y37_N26
\inst3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~8_combout\ = \inst30|output[6]~7_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(3),
	datac => \inst4|alu_op\(2),
	datad => \inst30|output[6]~7_combout\,
	combout => \inst3|Add0~8_combout\);

-- Location: LCCOMB_X55_Y39_N28
\inst3|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~27_combout\ = ((\inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\ $ (\inst3|Add0~9_combout\ $ (\inst3|Add0~26\)))) # (GND)
-- \inst3|Add0~28\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\ & ((!\inst3|Add0~26\) # (!\inst3|Add0~9_combout\))) # (!\inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\ & (!\inst3|Add0~9_combout\ & 
-- !\inst3|Add0~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\,
	datab => \inst3|Add0~9_combout\,
	datad => VCC,
	cin => \inst3|Add0~26\,
	combout => \inst3|Add0~27_combout\,
	cout => \inst3|Add0~28\);

-- Location: LCCOMB_X55_Y39_N30
\inst3|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~29_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & ((\inst3|Add0~8_combout\ & (!\inst3|Add0~28\)) # (!\inst3|Add0~8_combout\ & (\inst3|Add0~28\ & VCC)))) # 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & ((\inst3|Add0~8_combout\ & ((\inst3|Add0~28\) # (GND))) # (!\inst3|Add0~8_combout\ & (!\inst3|Add0~28\))))
-- \inst3|Add0~30\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & (\inst3|Add0~8_combout\ & !\inst3|Add0~28\)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ & ((\inst3|Add0~8_combout\) # 
-- (!\inst3|Add0~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\,
	datab => \inst3|Add0~8_combout\,
	datad => VCC,
	cin => \inst3|Add0~28\,
	combout => \inst3|Add0~29_combout\,
	cout => \inst3|Add0~30\);

-- Location: LCCOMB_X55_Y38_N0
\inst3|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~31_combout\ = ((\inst3|Add0~7_combout\ $ (\inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\ $ (\inst3|Add0~30\)))) # (GND)
-- \inst3|Add0~32\ = CARRY((\inst3|Add0~7_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\ & !\inst3|Add0~30\)) # (!\inst3|Add0~7_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\) # 
-- (!\inst3|Add0~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~7_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\,
	datad => VCC,
	cin => \inst3|Add0~30\,
	combout => \inst3|Add0~31_combout\,
	cout => \inst3|Add0~32\);

-- Location: LCCOMB_X55_Y38_N4
\inst3|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~35_combout\ = ((\inst3|Add0~5_combout\ $ (\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\ $ (\inst3|Add0~34\)))) # (GND)
-- \inst3|Add0~36\ = CARRY((\inst3|Add0~5_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\ & !\inst3|Add0~34\)) # (!\inst3|Add0~5_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\) # 
-- (!\inst3|Add0~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~5_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\,
	datad => VCC,
	cin => \inst3|Add0~34\,
	combout => \inst3|Add0~35_combout\,
	cout => \inst3|Add0~36\);

-- Location: LCCOMB_X55_Y38_N6
\inst3|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~37_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\ & ((\inst3|Add0~4_combout\ & (!\inst3|Add0~36\)) # (!\inst3|Add0~4_combout\ & (\inst3|Add0~36\ & VCC)))) # 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\ & ((\inst3|Add0~4_combout\ & ((\inst3|Add0~36\) # (GND))) # (!\inst3|Add0~4_combout\ & (!\inst3|Add0~36\))))
-- \inst3|Add0~38\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\ & (\inst3|Add0~4_combout\ & !\inst3|Add0~36\)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\ & ((\inst3|Add0~4_combout\) # 
-- (!\inst3|Add0~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\,
	datab => \inst3|Add0~4_combout\,
	datad => VCC,
	cin => \inst3|Add0~36\,
	combout => \inst3|Add0~37_combout\,
	cout => \inst3|Add0~38\);

-- Location: LCCOMB_X55_Y38_N8
\inst3|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~39_combout\ = ((\inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\ $ (\inst3|Add0~3_combout\ $ (\inst3|Add0~38\)))) # (GND)
-- \inst3|Add0~40\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\ & ((!\inst3|Add0~38\) # (!\inst3|Add0~3_combout\))) # (!\inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\ & (!\inst3|Add0~3_combout\ & 
-- !\inst3|Add0~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\,
	datab => \inst3|Add0~3_combout\,
	datad => VCC,
	cin => \inst3|Add0~38\,
	combout => \inst3|Add0~39_combout\,
	cout => \inst3|Add0~40\);

-- Location: LCCOMB_X56_Y39_N4
\inst3|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux4~4_combout\ = (\inst3|Mux4~3_combout\ & ((\inst3|Mux1~0_combout\) # ((\inst3|Add0~39_combout\ & \inst3|Mux12~0_combout\)))) # (!\inst3|Mux4~3_combout\ & (\inst3|Add0~39_combout\ & ((\inst3|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux4~3_combout\,
	datab => \inst3|Add0~39_combout\,
	datac => \inst3|Mux1~0_combout\,
	datad => \inst3|Mux12~0_combout\,
	combout => \inst3|Mux4~4_combout\);

-- Location: LCCOMB_X56_Y36_N30
\inst3|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux4~5_combout\ = (\inst3|Mux4~4_combout\) # ((\inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\ & \inst3|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\,
	datac => \inst3|Mux4~4_combout\,
	datad => \inst3|Mux1~1_combout\,
	combout => \inst3|Mux4~5_combout\);

-- Location: FF_X56_Y36_N31
\inst1|alu_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux4~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(11));

-- Location: FF_X57_Y36_N21
\SP|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(11),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(11));

-- Location: FF_X57_Y36_N29
\inst6|alu_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(11),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(11));

-- Location: LCCOMB_X56_Y36_N6
\inst12|LPM_MUX_component|auto_generated|result_node[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\ = (\inst4|cntl_out\(13) & (\SP|data_out\(14))) # (!\inst4|cntl_out\(13) & ((\inst3|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \SP|data_out\(14),
	datad => \inst3|Mux1~7_combout\,
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\);

-- Location: FF_X56_Y36_N7
\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst12|LPM_MUX_component|auto_generated|result_node[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1));

-- Location: LCCOMB_X57_Y40_N22
\inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\ = (\PC|data_out\(11) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[10]~21\)) # (!\PC|data_out\(11) & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[10]~21\) # (GND)))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~23\ = CARRY((!\inst11|LPM_ADD_SUB_component|auto_generated|result[10]~21\) # (!\PC|data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(11),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~21\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~23\);

-- Location: FF_X57_Y40_N23
\inst|PC_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(11));

-- Location: LCCOMB_X57_Y43_N8
\inst4|PC_src[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[11]~feeder_combout\ = \inst|PC_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(11),
	combout => \inst4|PC_src[11]~feeder_combout\);

-- Location: FF_X57_Y43_N9
\inst4|PC_src[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[11]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(11));

-- Location: LCCOMB_X55_Y40_N16
\inst13|LPM_MUX_component|auto_generated|result_node[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[11]~7_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(11))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|PC_src\(11),
	datad => \inst4|regB_out\(11),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[11]~7_combout\);

-- Location: LCCOMB_X55_Y36_N30
\inst12|LPM_MUX_component|auto_generated|result_node[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\ = (\inst4|cntl_out\(13) & ((\SP|data_out\(11)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux4~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst3|Mux4~5_combout\,
	datad => \SP|data_out\(11),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[11]~13_combout\);

-- Location: LCCOMB_X55_Y36_N16
\inst12|LPM_MUX_component|auto_generated|result_node[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\ = (\inst4|cntl_out\(13) & ((\SP|data_out\(12)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst3|Mux3~5_combout\,
	datad => \SP|data_out\(12),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[12]~14_combout\);

-- Location: LCCOMB_X43_Y32_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][1]~q\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \auto_hub|irf_reg[2][3]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: FF_X52_Y29_N27
\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1));

-- Location: FF_X52_Y29_N25
\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0));

-- Location: LCCOMB_X42_Y32_N16
\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2) = (\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\ & (\auto_hub|irf_reg[2][2]~q\ & (\auto_hub|shadow_jsm|state\(5) & 
-- \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	datab => \auto_hub|irf_reg[2][2]~q\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2));

-- Location: LCCOMB_X55_Y36_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\ = (!\inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ & ((\inst4|cntl_out\(13) & (!\SP|data_out\(14))) # (!\inst4|cntl_out\(13) & 
-- ((!\inst3|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(14),
	datab => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	datac => \inst3|Mux1~7_combout\,
	datad => \inst4|cntl_out\(13),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\);

-- Location: LCCOMB_X42_Y32_N6
\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\ = (!\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & !\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\);

-- Location: M9K_X64_Y29_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y29_N26
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\);

-- Location: M9K_X37_Y25_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y29_N12
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\ 
-- & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout\);

-- Location: LCCOMB_X55_Y29_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: LCCOMB_X43_Y32_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][1]~q\,
	datab => \auto_hub|irf_reg[2][3]~q\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\);

-- Location: FF_X55_Y29_N5
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X57_Y36_N18
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout\);

-- Location: LCCOMB_X57_Y36_N10
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout\ 
-- & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13_combout\);

-- Location: FF_X57_Y36_N11
\inst6|ram_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(11));

-- Location: LCCOMB_X61_Y40_N8
\inst15|LPM_MUX_component|auto_generated|result_node[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\ = (\inst17|wb_sel~1_combout\ & ((\inst6|ram_out\(11)))) # (!\inst17|wb_sel~1_combout\ & (\inst6|alu_data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|alu_data_out\(11),
	datac => \inst6|ram_out\(11),
	datad => \inst17|wb_sel~1_combout\,
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\);

-- Location: FF_X61_Y40_N9
\RegisterFile|R2|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(11));

-- Location: FF_X61_Y41_N13
\RegisterFile|R6|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(11));

-- Location: FF_X61_Y41_N23
\RegisterFile|R7|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(11));

-- Location: LCCOMB_X62_Y40_N2
\RegisterFile|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux4~1_combout\ = (\RegisterFile|Mux4~0_combout\ & (((\RegisterFile|R7|data_out\(11)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # (!\RegisterFile|Mux4~0_combout\ & (\RegisterFile|R6|data_out\(11) & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux4~0_combout\,
	datab => \RegisterFile|R6|data_out\(11),
	datac => \RegisterFile|R7|data_out\(11),
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	combout => \RegisterFile|Mux4~1_combout\);

-- Location: LCCOMB_X61_Y40_N24
\RegisterFile|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux4~2_combout\ = (\inst4|regA_out[15]~0_combout\ & (((\inst4|regA_out[15]~1_combout\)))) # (!\inst4|regA_out[15]~0_combout\ & ((\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux4~1_combout\))) # (!\inst4|regA_out[15]~1_combout\ & 
-- (\RegisterFile|R1|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(11),
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|Mux4~1_combout\,
	combout => \RegisterFile|Mux4~2_combout\);

-- Location: LCCOMB_X60_Y40_N0
\RegisterFile|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux4~3_combout\ = (\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|Mux4~2_combout\ & (\RegisterFile|R3|data_out\(11))) # (!\RegisterFile|Mux4~2_combout\ & ((\RegisterFile|R2|data_out\(11)))))) # (!\inst4|regA_out[15]~0_combout\ & 
-- (((\RegisterFile|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(11),
	datab => \RegisterFile|R2|data_out\(11),
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux4~2_combout\,
	combout => \RegisterFile|Mux4~3_combout\);

-- Location: LCCOMB_X58_Y38_N16
\RegisterFile|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux4~4_combout\ = (\RegisterFile|Mux4~3_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # (\inst4|regA_out[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \RegisterFile|Mux4~3_combout\,
	datad => \inst4|regA_out[15]~1_combout\,
	combout => \RegisterFile|Mux4~4_combout\);

-- Location: FF_X58_Y38_N17
\inst4|regA_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux4~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(11));

-- Location: LCCOMB_X57_Y36_N20
\inst8|LPM_MUX_component|auto_generated|result_node[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\ = (\inst4|aluA_sel_out~q\ & (\SP|data_out\(11))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datac => \SP|data_out\(11),
	datad => \inst4|regA_out\(11),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\);

-- Location: LCCOMB_X56_Y37_N22
\inst3|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux5~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\)))) # 
-- (!\inst3|Mux12~3_combout\ & (((\inst3|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[11]~3_combout\,
	datad => \inst3|Mux12~4_combout\,
	combout => \inst3|Mux5~1_combout\);

-- Location: LCCOMB_X57_Y38_N8
\inst3|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux5~2_combout\ = (\inst3|Mux12~3_combout\ & (((\inst3|Mux5~1_combout\)))) # (!\inst3|Mux12~3_combout\ & (\inst30|output[10]~3_combout\ $ (((\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\ & \inst3|Mux5~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~3_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\,
	datac => \inst3|Mux5~1_combout\,
	datad => \inst30|output[10]~3_combout\,
	combout => \inst3|Mux5~2_combout\);

-- Location: LCCOMB_X57_Y37_N2
\inst3|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~1_combout\ = (\inst4|alu_op\(1)) # ((\inst4|alu_op\(0) & !\inst4|alu_op\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datac => \inst4|alu_op\(1),
	datad => \inst4|alu_op\(3),
	combout => \inst3|Mux12~1_combout\);

-- Location: LCCOMB_X57_Y38_N22
\inst3|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux5~0_combout\ = (\inst3|Mux12~2_combout\ & ((\inst3|Mux12~1_combout\) # ((\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\) # (\inst30|output[10]~3_combout\)))) # (!\inst3|Mux12~2_combout\ & (!\inst3|Mux12~1_combout\ & 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~2_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\,
	datad => \inst30|output[10]~3_combout\,
	combout => \inst3|Mux5~0_combout\);

-- Location: LCCOMB_X57_Y38_N28
\inst3|F_temp~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~39_combout\ = (\inst30|output[10]~3_combout\ & ((\inst4|aluA_sel_out~q\ & ((\SP|data_out\(10)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out\(10),
	datab => \SP|data_out\(10),
	datac => \inst4|aluA_sel_out~q\,
	datad => \inst30|output[10]~3_combout\,
	combout => \inst3|F_temp~39_combout\);

-- Location: LCCOMB_X57_Y38_N18
\inst3|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux5~3_combout\ = (\inst3|Mux12~1_combout\ & ((\inst3|Mux5~0_combout\ & (\inst3|Mux5~2_combout\)) # (!\inst3|Mux5~0_combout\ & ((\inst3|F_temp~39_combout\))))) # (!\inst3|Mux12~1_combout\ & (((\inst3|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~1_combout\,
	datab => \inst3|Mux5~2_combout\,
	datac => \inst3|Mux5~0_combout\,
	datad => \inst3|F_temp~39_combout\,
	combout => \inst3|Mux5~3_combout\);

-- Location: LCCOMB_X57_Y38_N12
\inst3|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux5~4_combout\ = (\inst3|Mux1~0_combout\ & ((\inst3|Mux5~3_combout\) # ((\inst3|Mux12~0_combout\ & \inst3|Add0~37_combout\)))) # (!\inst3|Mux1~0_combout\ & (((\inst3|Mux12~0_combout\ & \inst3|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~0_combout\,
	datab => \inst3|Mux5~3_combout\,
	datac => \inst3|Mux12~0_combout\,
	datad => \inst3|Add0~37_combout\,
	combout => \inst3|Mux5~4_combout\);

-- Location: LCCOMB_X57_Y38_N30
\inst3|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux5~5_combout\ = (\inst3|Mux5~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mux1~1_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\,
	datad => \inst3|Mux5~4_combout\,
	combout => \inst3|Mux5~5_combout\);

-- Location: LCCOMB_X56_Y36_N28
\inst12|LPM_MUX_component|auto_generated|result_node[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\ = (\inst4|cntl_out\(13) & (\SP|data_out\(10))) # (!\inst4|cntl_out\(13) & ((\inst3|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(10),
	datab => \inst4|cntl_out\(13),
	datad => \inst3|Mux5~5_combout\,
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[10]~12_combout\);

-- Location: LCCOMB_X43_Y32_N4
\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\ = (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & !\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\);

-- Location: LCCOMB_X43_Y32_N30
\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2) = (\auto_hub|irf_reg[2][2]~q\ & (\auto_hub|shadow_jsm|state\(5) & (\inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\ & 
-- \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \auto_hub|shadow_jsm|state\(5),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2));

-- Location: LCCOMB_X55_Y36_N4
\inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\ = (!\inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ & ((\inst4|cntl_out\(13) & (\SP|data_out\(14))) # (!\inst4|cntl_out\(13) & 
-- ((\inst3|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(14),
	datab => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	datac => \inst3|Mux1~7_combout\,
	datad => \inst4|cntl_out\(13),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\);

-- Location: M9K_X78_Y29_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N20
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\) # 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ & 
-- ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\);

-- Location: LCCOMB_X55_Y29_N16
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\) # ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\);

-- Location: LCCOMB_X55_Y29_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X55_Y29_N19
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X59_Y38_N6
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8_combout\);

-- Location: LCCOMB_X56_Y36_N24
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~9_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~9_combout\);

-- Location: FF_X56_Y36_N25
\inst6|ram_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(5));

-- Location: LCCOMB_X59_Y38_N4
\inst6|alu_data_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[5]~feeder_combout\ = \inst1|alu_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(5),
	combout => \inst6|alu_data_out[5]~feeder_combout\);

-- Location: FF_X59_Y38_N5
\inst6|alu_data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[5]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(5));

-- Location: LCCOMB_X59_Y40_N18
\inst15|LPM_MUX_component|auto_generated|result_node[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(5))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|wb_sel~1_combout\,
	datac => \inst6|ram_out\(5),
	datad => \inst6|alu_data_out\(5),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\);

-- Location: FF_X59_Y40_N19
\RegisterFile|R3|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(5));

-- Location: FF_X58_Y39_N11
\RegisterFile|R1|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(5));

-- Location: FF_X60_Y39_N11
\RegisterFile|R6|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(5));

-- Location: FF_X59_Y40_N13
\RegisterFile|R5|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(5));

-- Location: LCCOMB_X59_Y40_N12
\RegisterFile|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux26~0_combout\ = (\inst|srcB_sel\(1) & (((\RegisterFile|R5|data_out\(5)) # (\inst|srcB_sel\(2))))) # (!\inst|srcB_sel\(1) & (\RegisterFile|R4|data_out\(5) & ((!\inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R4|data_out\(5),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|R5|data_out\(5),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux26~0_combout\);

-- Location: FF_X60_Y39_N29
\RegisterFile|R7|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(5));

-- Location: LCCOMB_X59_Y39_N26
\RegisterFile|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux26~1_combout\ = (\inst|srcB_sel\(2) & ((\RegisterFile|Mux26~0_combout\ & ((\RegisterFile|R7|data_out\(5)))) # (!\RegisterFile|Mux26~0_combout\ & (\RegisterFile|R6|data_out\(5))))) # (!\inst|srcB_sel\(2) & 
-- (((\RegisterFile|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(2),
	datab => \RegisterFile|R6|data_out\(5),
	datac => \RegisterFile|Mux26~0_combout\,
	datad => \RegisterFile|R7|data_out\(5),
	combout => \RegisterFile|Mux26~1_combout\);

-- Location: LCCOMB_X58_Y39_N10
\RegisterFile|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux26~2_combout\ = (\inst4|regB_out[11]~0_combout\ & (\inst4|regB_out[11]~1_combout\)) # (!\inst4|regB_out[11]~0_combout\ & ((\inst4|regB_out[11]~1_combout\ & ((\RegisterFile|Mux26~1_combout\))) # (!\inst4|regB_out[11]~1_combout\ & 
-- (\RegisterFile|R1|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|R1|data_out\(5),
	datad => \RegisterFile|Mux26~1_combout\,
	combout => \RegisterFile|Mux26~2_combout\);

-- Location: LCCOMB_X59_Y39_N4
\RegisterFile|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux26~3_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|Mux26~2_combout\ & ((\RegisterFile|R3|data_out\(5)))) # (!\RegisterFile|Mux26~2_combout\ & (\RegisterFile|R2|data_out\(5))))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (((\RegisterFile|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(5),
	datab => \RegisterFile|R3|data_out\(5),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux26~2_combout\,
	combout => \RegisterFile|Mux26~3_combout\);

-- Location: LCCOMB_X58_Y42_N4
\RegisterFile|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux26~4_combout\ = (\RegisterFile|Mux26~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux26~3_combout\,
	combout => \RegisterFile|Mux26~4_combout\);

-- Location: FF_X58_Y42_N5
\inst4|regB_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux26~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(5));

-- Location: LCCOMB_X54_Y40_N4
\inst30|output[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[5]~8_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(5))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluB_sel_out\(0),
	datab => \inst4|aluB_sel_out\(1),
	datac => \inst4|offset_out\(5),
	datad => \inst4|regB_out\(5),
	combout => \inst30|output[5]~8_combout\);

-- Location: LCCOMB_X54_Y39_N24
\inst3|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~9_combout\ = \inst30|output[5]~8_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(2),
	datab => \inst4|alu_op\(3),
	datad => \inst30|output[5]~8_combout\,
	combout => \inst3|Add0~9_combout\);

-- Location: LCCOMB_X57_Y37_N28
\inst3|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~2_combout\ = (\inst4|alu_op\(3)) # (\inst4|alu_op\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux12~2_combout\);

-- Location: LCCOMB_X59_Y39_N8
\RegisterFile|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux10~1_combout\ = (\RegisterFile|Mux10~0_combout\ & (((\RegisterFile|R7|data_out\(5))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\))) # (!\RegisterFile|Mux10~0_combout\ & 
-- (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (\RegisterFile|R6|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux10~0_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datac => \RegisterFile|R6|data_out\(5),
	datad => \RegisterFile|R7|data_out\(5),
	combout => \RegisterFile|Mux10~1_combout\);

-- Location: LCCOMB_X59_Y39_N2
\RegisterFile|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux10~2_combout\ = (\inst4|regA_out[15]~1_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\RegisterFile|Mux10~1_combout\)))) # (!\inst4|regA_out[15]~1_combout\ & (!\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|R1|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \RegisterFile|Mux10~1_combout\,
	datad => \RegisterFile|R1|data_out\(5),
	combout => \RegisterFile|Mux10~2_combout\);

-- Location: LCCOMB_X59_Y39_N20
\RegisterFile|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux10~3_combout\ = (\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|Mux10~2_combout\ & ((\RegisterFile|R3|data_out\(5)))) # (!\RegisterFile|Mux10~2_combout\ & (\RegisterFile|R2|data_out\(5))))) # (!\inst4|regA_out[15]~0_combout\ & 
-- (((\RegisterFile|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(5),
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \RegisterFile|R3|data_out\(5),
	datad => \RegisterFile|Mux10~2_combout\,
	combout => \RegisterFile|Mux10~3_combout\);

-- Location: LCCOMB_X58_Y41_N20
\RegisterFile|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux10~4_combout\ = (\RegisterFile|Mux10~3_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\inst4|regA_out[15]~1_combout\) # (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \RegisterFile|Mux10~3_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux10~4_combout\);

-- Location: FF_X58_Y41_N21
\inst4|regA_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux10~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(5));

-- Location: LCCOMB_X54_Y39_N14
\inst3|F_temp~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~34_combout\ = (\inst30|output[5]~8_combout\) # ((\inst4|aluA_sel_out~q\ & (!\SP|data_out\(5))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \SP|data_out\(5),
	datac => \inst30|output[5]~8_combout\,
	datad => \inst4|regA_out\(5),
	combout => \inst3|F_temp~34_combout\);

-- Location: LCCOMB_X54_Y39_N20
\inst3|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux10~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\)) # (!\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\))))) # 
-- (!\inst3|Mux12~3_combout\ & (((\inst3|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst3|Mux12~4_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\,
	combout => \inst3|Mux10~1_combout\);

-- Location: LCCOMB_X54_Y39_N22
\inst3|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux10~2_combout\ = (\inst3|Mux12~3_combout\ & (((\inst3|Mux10~1_combout\)))) # (!\inst3|Mux12~3_combout\ & (\inst30|output[5]~8_combout\ $ (((\inst3|Mux10~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[5]~8_combout\,
	datab => \inst3|Mux10~1_combout\,
	datac => \inst3|Mux12~3_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\,
	combout => \inst3|Mux10~2_combout\);

-- Location: LCCOMB_X54_Y39_N8
\inst3|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux10~3_combout\ = (\inst3|Mux10~0_combout\ & (((\inst3|Mux10~2_combout\)) # (!\inst3|Mux12~2_combout\))) # (!\inst3|Mux10~0_combout\ & (\inst3|Mux12~2_combout\ & (\inst3|F_temp~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux10~0_combout\,
	datab => \inst3|Mux12~2_combout\,
	datac => \inst3|F_temp~34_combout\,
	datad => \inst3|Mux10~2_combout\,
	combout => \inst3|Mux10~3_combout\);

-- Location: LCCOMB_X54_Y39_N10
\inst3|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux10~4_combout\ = (\inst3|Mux12~0_combout\ & ((\inst3|Add0~27_combout\) # ((\inst3|Mux10~3_combout\ & \inst3|Mux1~0_combout\)))) # (!\inst3|Mux12~0_combout\ & (((\inst3|Mux10~3_combout\ & \inst3|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~0_combout\,
	datab => \inst3|Add0~27_combout\,
	datac => \inst3|Mux10~3_combout\,
	datad => \inst3|Mux1~0_combout\,
	combout => \inst3|Mux10~4_combout\);

-- Location: LCCOMB_X54_Y37_N8
\inst3|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux10~5_combout\ = (\inst3|Mux10~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mux1~1_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\,
	datad => \inst3|Mux10~4_combout\,
	combout => \inst3|Mux10~5_combout\);

-- Location: FF_X54_Y37_N9
\inst1|alu_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux10~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(5));

-- Location: LCCOMB_X56_Y36_N22
\SP|data_out[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[5]~4_combout\ = !\inst1|alu_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(5),
	combout => \SP|data_out[5]~4_combout\);

-- Location: FF_X56_Y36_N23
\SP|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[5]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(5));

-- Location: LCCOMB_X54_Y39_N2
\inst8|LPM_MUX_component|auto_generated|result_node[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\ = (\inst4|aluA_sel_out~q\ & (!\SP|data_out\(5))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SP|data_out\(5),
	datac => \inst4|aluA_sel_out~q\,
	datad => \inst4|regA_out\(5),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\);

-- Location: LCCOMB_X54_Y39_N18
\inst3|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux11~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\)))) # 
-- (!\inst3|Mux12~3_combout\ & (((\inst3|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst3|Mux12~4_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\,
	combout => \inst3|Mux11~1_combout\);

-- Location: LCCOMB_X54_Y39_N28
\inst3|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux11~2_combout\ = (\inst3|Mux12~3_combout\ & (((\inst3|Mux11~1_combout\)))) # (!\inst3|Mux12~3_combout\ & (\inst30|output[4]~9_combout\ $ (((\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\ & \inst3|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst30|output[4]~9_combout\,
	datad => \inst3|Mux11~1_combout\,
	combout => \inst3|Mux11~2_combout\);

-- Location: LCCOMB_X54_Y39_N4
\inst3|F_temp~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~33_combout\ = (\inst30|output[4]~9_combout\ & ((\inst4|aluA_sel_out~q\ & ((!\SP|data_out\(4)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \inst4|regA_out\(4),
	datac => \inst30|output[4]~9_combout\,
	datad => \SP|data_out\(4),
	combout => \inst3|F_temp~33_combout\);

-- Location: LCCOMB_X54_Y39_N0
\inst3|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux11~0_combout\ = (\inst3|Mux12~1_combout\ & (\inst3|Mux12~2_combout\)) # (!\inst3|Mux12~1_combout\ & ((\inst3|Mux12~2_combout\ & ((\inst30|output[4]~9_combout\) # (\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\))) # 
-- (!\inst3|Mux12~2_combout\ & ((!\inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~1_combout\,
	datab => \inst3|Mux12~2_combout\,
	datac => \inst30|output[4]~9_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\,
	combout => \inst3|Mux11~0_combout\);

-- Location: LCCOMB_X54_Y39_N30
\inst3|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux11~3_combout\ = (\inst3|Mux12~1_combout\ & ((\inst3|Mux11~0_combout\ & (\inst3|Mux11~2_combout\)) # (!\inst3|Mux11~0_combout\ & ((\inst3|F_temp~33_combout\))))) # (!\inst3|Mux12~1_combout\ & (((\inst3|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~1_combout\,
	datab => \inst3|Mux11~2_combout\,
	datac => \inst3|F_temp~33_combout\,
	datad => \inst3|Mux11~0_combout\,
	combout => \inst3|Mux11~3_combout\);

-- Location: LCCOMB_X54_Y39_N16
\inst3|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux11~4_combout\ = (\inst3|Mux12~0_combout\ & ((\inst3|Add0~25_combout\) # ((\inst3|Mux11~3_combout\ & \inst3|Mux1~0_combout\)))) # (!\inst3|Mux12~0_combout\ & (((\inst3|Mux11~3_combout\ & \inst3|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~0_combout\,
	datab => \inst3|Add0~25_combout\,
	datac => \inst3|Mux11~3_combout\,
	datad => \inst3|Mux1~0_combout\,
	combout => \inst3|Mux11~4_combout\);

-- Location: LCCOMB_X54_Y36_N22
\inst3|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux11~5_combout\ = (\inst3|Mux11~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mux11~4_combout\,
	datac => \inst3|Mux1~1_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[4]~10_combout\,
	combout => \inst3|Mux11~5_combout\);

-- Location: LCCOMB_X54_Y36_N4
\inst12|LPM_MUX_component|auto_generated|result_node[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\ = (\inst4|cntl_out\(13) & ((!\SP|data_out\(4)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux11~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst3|Mux11~5_combout\,
	datad => \SP|data_out\(4),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[4]~6_combout\);

-- Location: M9K_X37_Y26_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N26
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout\);

-- Location: M9K_X37_Y24_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N14
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31_combout\);

-- Location: LCCOMB_X52_Y29_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X52_Y29_N7
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X54_Y36_N28
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30_combout\);

-- Location: LCCOMB_X54_Y36_N16
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~31_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30_combout\ 
-- & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~31_combout\);

-- Location: FF_X54_Y36_N17
\inst6|ram_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~31_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(12));

-- Location: LCCOMB_X59_Y40_N0
\inst15|LPM_MUX_component|auto_generated|result_node[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\ = (\inst17|wb_sel~1_combout\ & ((\inst6|ram_out\(12)))) # (!\inst17|wb_sel~1_combout\ & (\inst6|alu_data_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|alu_data_out\(12),
	datab => \inst17|wb_sel~1_combout\,
	datad => \inst6|ram_out\(12),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\);

-- Location: LCCOMB_X41_Y38_N14
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\);

-- Location: LCCOMB_X40_Y38_N0
\inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: FF_X41_Y38_N15
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X41_Y38_N16
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8\);

-- Location: FF_X41_Y38_N17
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X41_Y38_N18
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10\);

-- Location: FF_X41_Y38_N19
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X41_Y38_N20
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout\,
	cout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12\);

-- Location: FF_X41_Y38_N21
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X41_Y38_N22
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	cin => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout\);

-- Location: FF_X41_Y38_N23
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X40_Y38_N2
\inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X41_Y34_N12
\auto_hub|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][1]~q\,
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: FF_X41_Y34_N13
\auto_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X40_Y38_N20
\inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: FF_X43_Y42_N25
\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0));

-- Location: FF_X43_Y42_N27
\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1));

-- Location: M9K_X78_Y45_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020001DE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y48_N16
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28_combout\);

-- Location: M9K_X78_Y43_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y48_N18
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~29_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\) # ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28_combout\ & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~29_combout\);

-- Location: M9K_X78_Y48_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y48_N20
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12_combout\);

-- Location: M9K_X64_Y48_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y48_N14
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~13_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~13_combout\);

-- Location: LCCOMB_X59_Y48_N2
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~13_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: LCCOMB_X40_Y38_N26
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|irf_reg[1][3]~q\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\);

-- Location: FF_X59_Y48_N3
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X59_Y48_N12
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~23_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X59_Y48_N13
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X59_Y48_N0
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~29_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X59_Y48_N1
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X59_Y48_N6
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X59_Y48_N7
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X56_Y43_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~15_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\)) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~15_combout\);

-- Location: FF_X56_Y43_N25
\inst|instr_to_cntl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(12));

-- Location: LCCOMB_X55_Y43_N28
\inst16|offset[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[12]~3_combout\ = (\inst4|offset_out[11]~1_combout\ & ((\inst4|offset_out[11]~0_combout\) # ((\inst|instr_to_cntl\(12))))) # (!\inst4|offset_out[11]~1_combout\ & (!\inst4|offset_out[11]~0_combout\ & ((\inst16|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out[11]~1_combout\,
	datab => \inst4|offset_out[11]~0_combout\,
	datac => \inst|instr_to_cntl\(12),
	datad => \inst16|Mux20~0_combout\,
	combout => \inst16|offset[12]~3_combout\);

-- Location: LCCOMB_X55_Y43_N6
\inst16|offset[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[12]~4_combout\ = (\inst4|offset_out[11]~0_combout\ & ((\inst16|offset[12]~3_combout\ & (\inst|instr_to_cntl\(4))) # (!\inst16|offset[12]~3_combout\ & ((\inst|instr_to_cntl\(7)))))) # (!\inst4|offset_out[11]~0_combout\ & 
-- (\inst16|offset[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out[11]~0_combout\,
	datab => \inst16|offset[12]~3_combout\,
	datac => \inst|instr_to_cntl\(4),
	datad => \inst|instr_to_cntl\(7),
	combout => \inst16|offset[12]~4_combout\);

-- Location: LCCOMB_X54_Y43_N30
\inst16|offset[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[12]~5_combout\ = (\Reset_Pin~input_o\ & (\inst16|offset[12]~4_combout\ & ((\inst|instr_to_cntl\(14)) # (\inst|instr_to_cntl\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst|instr_to_cntl\(14),
	datac => \inst|instr_to_cntl\(15),
	datad => \inst16|offset[12]~4_combout\,
	combout => \inst16|offset[12]~5_combout\);

-- Location: FF_X54_Y43_N31
\inst4|offset_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[12]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(12));

-- Location: LCCOMB_X56_Y41_N16
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~28_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & ((\inst4|offset_out\(12)))) # (!\inst4|pc_sel_out\(0) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\,
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst4|offset_out\(12),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X56_Y41_N6
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~29_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~28_combout\) # ((\inst4|regB_out\(12) & (!\inst4|pc_sel_out\(0) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(12),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~28_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~29_combout\);

-- Location: FF_X56_Y41_N7
\inst1|pc_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~29_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(12));

-- Location: LCCOMB_X56_Y41_N8
\pc_sel_mux|output[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[12]~44_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(12)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[1]~4_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout\,
	datad => \inst1|pc_out\(12),
	combout => \pc_sel_mux|output[12]~44_combout\);

-- Location: LCCOMB_X56_Y41_N24
\pc_sel_mux|output[12]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[12]~59_combout\ = (\pc_sel_mux|output[12]~44_combout\) # ((\Reset_Pin~input_o\ & (\inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\ & \inst6|ret_op~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\,
	datac => \pc_sel_mux|output[12]~44_combout\,
	datad => \inst6|ret_op~q\,
	combout => \pc_sel_mux|output[12]~59_combout\);

-- Location: LCCOMB_X59_Y48_N10
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~31_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X59_Y48_N11
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X54_Y43_N22
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\)) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout\);

-- Location: LCCOMB_X54_Y43_N14
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout\ 
-- & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\)) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout\);

-- Location: FF_X54_Y43_N15
\inst|instr_to_cntl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(11));

-- Location: FF_X55_Y43_N9
\inst|instr_to_cntl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~27_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(3));

-- Location: LCCOMB_X55_Y43_N12
\inst4|offset_out[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|offset_out[11]~1_combout\ = (\inst|instr_to_cntl\(15)) # ((\inst|instr_to_cntl\(10) & \inst4|offset_out[11]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|instr_to_cntl\(15),
	datac => \inst|instr_to_cntl\(10),
	datad => \inst4|offset_out[11]~0_combout\,
	combout => \inst4|offset_out[11]~1_combout\);

-- Location: LCCOMB_X55_Y43_N8
\inst16|offset[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[11]~6_combout\ = (\inst16|offset[9]~0_combout\ & (((\inst|instr_to_cntl\(3)) # (!\inst4|offset_out[11]~1_combout\)))) # (!\inst16|offset[9]~0_combout\ & (\inst|instr_to_cntl\(11) & ((\inst4|offset_out[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|offset[9]~0_combout\,
	datab => \inst|instr_to_cntl\(11),
	datac => \inst|instr_to_cntl\(3),
	datad => \inst4|offset_out[11]~1_combout\,
	combout => \inst16|offset[11]~6_combout\);

-- Location: LCCOMB_X54_Y43_N8
\inst16|offset[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[11]~7_combout\ = (\Reset_Pin~input_o\ & (\inst16|offset[11]~6_combout\ & ((\inst|instr_to_cntl\(14)) # (\inst|instr_to_cntl\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst|instr_to_cntl\(14),
	datac => \inst|instr_to_cntl\(15),
	datad => \inst16|offset[11]~6_combout\,
	combout => \inst16|offset[11]~7_combout\);

-- Location: FF_X54_Y43_N9
\inst4|offset_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[11]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(11));

-- Location: FF_X55_Y43_N23
\inst|instr_to_cntl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~29_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(1));

-- Location: LCCOMB_X55_Y43_N22
\inst16|offset[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[9]~11_combout\ = (\inst16|offset[9]~0_combout\ & (((\inst|instr_to_cntl\(1)) # (!\inst4|offset_out[11]~1_combout\)))) # (!\inst16|offset[9]~0_combout\ & (\inst|instr_to_cntl\(9) & ((\inst4|offset_out[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|offset[9]~0_combout\,
	datab => \inst|instr_to_cntl\(9),
	datac => \inst|instr_to_cntl\(1),
	datad => \inst4|offset_out[11]~1_combout\,
	combout => \inst16|offset[9]~11_combout\);

-- Location: LCCOMB_X54_Y43_N10
\inst16|offset[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[9]~12_combout\ = (\inst16|offset[9]~11_combout\ & (\Reset_Pin~input_o\ & ((\inst|instr_to_cntl\(15)) # (\inst|instr_to_cntl\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(15),
	datab => \inst16|offset[9]~11_combout\,
	datac => \inst|instr_to_cntl\(14),
	datad => \Reset_Pin~input_o\,
	combout => \inst16|offset[9]~12_combout\);

-- Location: FF_X54_Y43_N11
\inst4|offset_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[9]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(9));

-- Location: LCCOMB_X53_Y41_N4
\inst16|offset[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[8]~15_combout\ = (\inst16|offset[8]~14_combout\ & (\Reset_Pin~input_o\ & ((\inst|instr_to_cntl\(14)) # (\inst|instr_to_cntl\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|offset[8]~14_combout\,
	datab => \inst|instr_to_cntl\(14),
	datac => \Reset_Pin~input_o\,
	datad => \inst|instr_to_cntl\(15),
	combout => \inst16|offset[8]~15_combout\);

-- Location: FF_X53_Y41_N5
\inst4|offset_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[8]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(8));

-- Location: FF_X56_Y40_N5
\PC|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[6]~53_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(6));

-- Location: LCCOMB_X57_Y40_N12
\inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\ = (\PC|data_out\(6) & (\inst11|LPM_ADD_SUB_component|auto_generated|result[5]~11\ $ (GND))) # (!\PC|data_out\(6) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[5]~11\ & VCC))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~13\ = CARRY((\PC|data_out\(6) & !\inst11|LPM_ADD_SUB_component|auto_generated|result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out\(6),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~11\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~13\);

-- Location: LCCOMB_X57_Y40_N14
\inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\ = (\PC|data_out\(7) & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[6]~13\) # (GND))) # (!\PC|data_out\(7) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[6]~13\))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~15\ = CARRY((\PC|data_out\(7)) # (!\inst11|LPM_ADD_SUB_component|auto_generated|result[6]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(7),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~13\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~15\);

-- Location: FF_X57_Y40_N15
\inst|PC_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(7));

-- Location: LCCOMB_X57_Y43_N2
\inst4|PC_src[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[7]~feeder_combout\ = \inst|PC_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(7),
	combout => \inst4|PC_src[7]~feeder_combout\);

-- Location: FF_X57_Y43_N3
\inst4|PC_src[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[7]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(7));

-- Location: LCCOMB_X55_Y41_N24
\inst16|offset[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[3]~21_combout\ = (\inst4|offset_out[3]~3_combout\ & (\inst|instr_to_cntl\(3) & \Reset_Pin~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out[3]~3_combout\,
	datac => \inst|instr_to_cntl\(3),
	datad => \Reset_Pin~input_o\,
	combout => \inst16|offset[3]~21_combout\);

-- Location: FF_X55_Y41_N25
\inst4|offset_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[3]~21_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(3));

-- Location: FF_X57_Y40_N5
\inst|PC_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(2));

-- Location: LCCOMB_X55_Y41_N10
\inst4|PC_src[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[2]~feeder_combout\ = \inst|PC_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(2),
	combout => \inst4|PC_src[2]~feeder_combout\);

-- Location: FF_X55_Y41_N11
\inst4|PC_src[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[2]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(2));

-- Location: FF_X57_Y40_N3
\inst|PC_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(1));

-- Location: LCCOMB_X55_Y41_N28
\inst4|PC_src[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[1]~feeder_combout\ = \inst|PC_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(1),
	combout => \inst4|PC_src[1]~feeder_combout\);

-- Location: FF_X55_Y41_N29
\inst4|PC_src[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[1]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(1));

-- Location: M9K_X64_Y39_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N2
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout\);

-- Location: LCCOMB_X63_Y47_N12
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout\ & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15_combout\);

-- Location: LCCOMB_X63_Y47_N16
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X63_Y47_N17
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: M9K_X37_Y47_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y54_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~27_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~27_combout\);

-- Location: LCCOMB_X63_Y47_N8
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~27_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X63_Y47_N9
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: M9K_X37_Y53_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020001B100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y42_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\);

-- Location: LCCOMB_X43_Y42_N6
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\);

-- Location: LCCOMB_X43_Y42_N4
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X43_Y42_N5
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X43_Y42_N26
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ & 
-- !\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\);

-- Location: M9K_X37_Y46_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y42_N18
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\ & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout\);

-- Location: LCCOMB_X43_Y42_N0
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X43_Y42_N1
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: M9K_X51_Y45_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200014000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y42_N20
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\)) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\);

-- Location: M9K_X37_Y48_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y42_N22
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\) # ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\);

-- Location: LCCOMB_X59_Y48_N8
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X59_Y48_N9
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: M9K_X37_Y42_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y42_N16
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\)) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\);

-- Location: LCCOMB_X43_Y42_N10
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\)) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\);

-- Location: LCCOMB_X43_Y42_N14
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X43_Y42_N15
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: M9K_X51_Y41_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y42_N2
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\);

-- Location: M9K_X37_Y44_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y42_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\) # ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\);

-- Location: LCCOMB_X43_Y42_N8
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X43_Y42_N9
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: M9K_X51_Y44_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y42_N30
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\);

-- Location: LCCOMB_X40_Y38_N8
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X40_Y38_N9
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X56_Y44_N26
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\)) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18_combout\);

-- Location: LCCOMB_X55_Y43_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~19_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18_combout\ 
-- & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\)) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~19_combout\);

-- Location: FF_X55_Y43_N25
\inst|instr_to_cntl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~19_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(13));

-- Location: LCCOMB_X55_Y43_N16
\inst16|offset[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[13]~1_combout\ = (\inst16|offset[9]~0_combout\ & (((\inst|instr_to_cntl\(5)) # (!\inst4|offset_out[11]~1_combout\)))) # (!\inst16|offset[9]~0_combout\ & (\inst|instr_to_cntl\(13) & ((\inst4|offset_out[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|offset[9]~0_combout\,
	datab => \inst|instr_to_cntl\(13),
	datac => \inst|instr_to_cntl\(5),
	datad => \inst4|offset_out[11]~1_combout\,
	combout => \inst16|offset[13]~1_combout\);

-- Location: LCCOMB_X54_Y43_N20
\inst16|offset[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[13]~2_combout\ = (\Reset_Pin~input_o\ & (\inst16|offset[13]~1_combout\ & ((\inst|instr_to_cntl\(14)) # (\inst|instr_to_cntl\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst|instr_to_cntl\(14),
	datac => \inst|instr_to_cntl\(15),
	datad => \inst16|offset[13]~1_combout\,
	combout => \inst16|offset[13]~2_combout\);

-- Location: FF_X54_Y43_N21
\inst4|offset_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[13]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(13));

-- Location: LCCOMB_X54_Y41_N22
\inst7|LPM_ADD_SUB_component|auto_generated|result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\ = (\inst4|PC_src\(11) & ((\inst4|offset_out\(11) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\ & VCC)) # (!\inst4|offset_out\(11) & 
-- (!\inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\)))) # (!\inst4|PC_src\(11) & ((\inst4|offset_out\(11) & (!\inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\)) # (!\inst4|offset_out\(11) & 
-- ((\inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\) # (GND)))))
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~23\ = CARRY((\inst4|PC_src\(11) & (!\inst4|offset_out\(11) & !\inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\)) # (!\inst4|PC_src\(11) & 
-- ((!\inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\) # (!\inst4|offset_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(11),
	datab => \inst4|offset_out\(11),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~21\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~23\);

-- Location: LCCOMB_X54_Y41_N26
\inst7|LPM_ADD_SUB_component|auto_generated|result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\ = (\inst4|PC_src\(13) & ((\inst4|offset_out\(13) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\ & VCC)) # (!\inst4|offset_out\(13) & 
-- (!\inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\)))) # (!\inst4|PC_src\(13) & ((\inst4|offset_out\(13) & (!\inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\)) # (!\inst4|offset_out\(13) & 
-- ((\inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\) # (GND)))))
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~27\ = CARRY((\inst4|PC_src\(13) & (!\inst4|offset_out\(13) & !\inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\)) # (!\inst4|PC_src\(13) & 
-- ((!\inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\) # (!\inst4|offset_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(13),
	datab => \inst4|offset_out\(13),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~25\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~27\);

-- Location: LCCOMB_X54_Y41_N28
\inst7|LPM_ADD_SUB_component|auto_generated|result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\ = ((\inst4|PC_src\(14) $ (\inst4|offset_out\(14) $ (!\inst7|LPM_ADD_SUB_component|auto_generated|result[13]~27\)))) # (GND)
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~29\ = CARRY((\inst4|PC_src\(14) & ((\inst4|offset_out\(14)) # (!\inst7|LPM_ADD_SUB_component|auto_generated|result[13]~27\))) # (!\inst4|PC_src\(14) & (\inst4|offset_out\(14) & 
-- !\inst7|LPM_ADD_SUB_component|auto_generated|result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(14),
	datab => \inst4|offset_out\(14),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~27\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~29\);

-- Location: LCCOMB_X53_Y41_N2
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(14))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(14),
	datab => \inst4|pc_sel_out\(1),
	datac => \inst4|pc_sel_out\(0),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\);

-- Location: LCCOMB_X53_Y41_N10
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\) # ((!\inst4|pc_sel_out\(0) & (\inst4|regB_out\(14) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(0),
	datab => \inst4|regB_out\(14),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~2_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\);

-- Location: FF_X53_Y41_N11
\inst1|pc_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~3_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(14));

-- Location: FF_X58_Y40_N11
\PC|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[14]~31_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(14));

-- Location: LCCOMB_X57_Y40_N26
\inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\ = (\PC|data_out\(13) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[12]~25\)) # (!\PC|data_out\(13) & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[12]~25\) # (GND)))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~27\ = CARRY((!\inst11|LPM_ADD_SUB_component|auto_generated|result[12]~25\) # (!\PC|data_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(13),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~25\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~27\);

-- Location: LCCOMB_X57_Y40_N28
\inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\ = (\PC|data_out\(14) & (\inst11|LPM_ADD_SUB_component|auto_generated|result[13]~27\ $ (GND))) # (!\PC|data_out\(14) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[13]~27\ & VCC))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~29\ = CARRY((\PC|data_out\(14) & !\inst11|LPM_ADD_SUB_component|auto_generated|result[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out\(14),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~27\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~29\);

-- Location: LCCOMB_X58_Y40_N20
\pc_sel_mux|output[14]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[14]~30_combout\ = (\Reset_Pin~input_o\ & ((\inst6|ret_op~q\ & (\inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\)) # (!\inst6|ret_op~q\ & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\))))) # 
-- (!\Reset_Pin~input_o\ & (((\inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst6|ret_op~q\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\,
	datad => \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout\,
	combout => \pc_sel_mux|output[14]~30_combout\);

-- Location: LCCOMB_X58_Y40_N10
\pc_sel_mux|output[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[14]~31_combout\ = (\inst5|pc_sel[0]~3_combout\ & (\inst1|pc_out\(14) & (!\inst5|pc_sel[1]~4_combout\))) # (!\inst5|pc_sel[0]~3_combout\ & (((\pc_sel_mux|output[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[0]~3_combout\,
	datab => \inst1|pc_out\(14),
	datac => \inst5|pc_sel[1]~4_combout\,
	datad => \pc_sel_mux|output[14]~30_combout\,
	combout => \pc_sel_mux|output[14]~31_combout\);

-- Location: FF_X56_Y44_N9
\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \pc_sel_mux|output[14]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1));

-- Location: LCCOMB_X56_Y44_N2
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ & 
-- !\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30_combout\);

-- Location: LCCOMB_X56_Y44_N22
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~31_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30_combout\ & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\)) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~31_combout\);

-- Location: FF_X56_Y44_N23
\inst|instr_to_cntl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~31_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(0));

-- Location: LCCOMB_X55_Y41_N22
\inst16|offset[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[0]~24_combout\ = (\inst4|offset_out[3]~3_combout\ & (\Reset_Pin~input_o\ & \inst|instr_to_cntl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out[3]~3_combout\,
	datac => \Reset_Pin~input_o\,
	datad => \inst|instr_to_cntl\(0),
	combout => \inst16|offset[0]~24_combout\);

-- Location: FF_X55_Y41_N23
\inst4|offset_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[0]~24_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(0));

-- Location: LCCOMB_X54_Y41_N0
\inst7|LPM_ADD_SUB_component|auto_generated|result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\ = (\inst4|PC_src\(0) & (\inst4|offset_out\(0) $ (VCC))) # (!\inst4|PC_src\(0) & (\inst4|offset_out\(0) & VCC))
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\ = CARRY((\inst4|PC_src\(0) & \inst4|offset_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(0),
	datab => \inst4|offset_out\(0),
	datad => VCC,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\);

-- Location: LCCOMB_X54_Y41_N2
\inst7|LPM_ADD_SUB_component|auto_generated|result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\ = (\inst4|offset_out\(1) & ((\inst4|PC_src\(1) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\ & VCC)) # (!\inst4|PC_src\(1) & 
-- (!\inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\)))) # (!\inst4|offset_out\(1) & ((\inst4|PC_src\(1) & (!\inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\)) # (!\inst4|PC_src\(1) & 
-- ((\inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\) # (GND)))))
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~3\ = CARRY((\inst4|offset_out\(1) & (!\inst4|PC_src\(1) & !\inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\)) # (!\inst4|offset_out\(1) & 
-- ((!\inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\) # (!\inst4|PC_src\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(1),
	datab => \inst4|PC_src\(1),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~1\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~3\);

-- Location: LCCOMB_X54_Y41_N4
\inst7|LPM_ADD_SUB_component|auto_generated|result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\ = ((\inst4|offset_out\(2) $ (\inst4|PC_src\(2) $ (!\inst7|LPM_ADD_SUB_component|auto_generated|result[1]~3\)))) # (GND)
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\ = CARRY((\inst4|offset_out\(2) & ((\inst4|PC_src\(2)) # (!\inst7|LPM_ADD_SUB_component|auto_generated|result[1]~3\))) # (!\inst4|offset_out\(2) & (\inst4|PC_src\(2) & 
-- !\inst7|LPM_ADD_SUB_component|auto_generated|result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(2),
	datab => \inst4|PC_src\(2),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~3\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~5\);

-- Location: LCCOMB_X54_Y41_N12
\inst7|LPM_ADD_SUB_component|auto_generated|result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\ = ((\inst4|PC_src\(6) $ (\inst4|offset_out\(6) $ (!\inst7|LPM_ADD_SUB_component|auto_generated|result[5]~11\)))) # (GND)
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\ = CARRY((\inst4|PC_src\(6) & ((\inst4|offset_out\(6)) # (!\inst7|LPM_ADD_SUB_component|auto_generated|result[5]~11\))) # (!\inst4|PC_src\(6) & (\inst4|offset_out\(6) & 
-- !\inst7|LPM_ADD_SUB_component|auto_generated|result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(6),
	datab => \inst4|offset_out\(6),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~11\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\);

-- Location: LCCOMB_X54_Y41_N14
\inst7|LPM_ADD_SUB_component|auto_generated|result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\ = (\inst4|offset_out\(7) & ((\inst4|PC_src\(7) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\ & VCC)) # (!\inst4|PC_src\(7) & 
-- (!\inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\)))) # (!\inst4|offset_out\(7) & ((\inst4|PC_src\(7) & (!\inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\)) # (!\inst4|PC_src\(7) & 
-- ((\inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\) # (GND)))))
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~15\ = CARRY((\inst4|offset_out\(7) & (!\inst4|PC_src\(7) & !\inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\)) # (!\inst4|offset_out\(7) & 
-- ((!\inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\) # (!\inst4|PC_src\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(7),
	datab => \inst4|PC_src\(7),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~13\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~15\);

-- Location: LCCOMB_X54_Y41_N16
\inst7|LPM_ADD_SUB_component|auto_generated|result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\ = ((\inst4|PC_src\(8) $ (\inst4|offset_out\(8) $ (!\inst7|LPM_ADD_SUB_component|auto_generated|result[7]~15\)))) # (GND)
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\ = CARRY((\inst4|PC_src\(8) & ((\inst4|offset_out\(8)) # (!\inst7|LPM_ADD_SUB_component|auto_generated|result[7]~15\))) # (!\inst4|PC_src\(8) & (\inst4|offset_out\(8) & 
-- !\inst7|LPM_ADD_SUB_component|auto_generated|result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(8),
	datab => \inst4|offset_out\(8),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~15\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\);

-- Location: LCCOMB_X54_Y41_N18
\inst7|LPM_ADD_SUB_component|auto_generated|result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\ = (\inst4|PC_src\(9) & ((\inst4|offset_out\(9) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\ & VCC)) # (!\inst4|offset_out\(9) & 
-- (!\inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\)))) # (!\inst4|PC_src\(9) & ((\inst4|offset_out\(9) & (!\inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\)) # (!\inst4|offset_out\(9) & 
-- ((\inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\) # (GND)))))
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~19\ = CARRY((\inst4|PC_src\(9) & (!\inst4|offset_out\(9) & !\inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\)) # (!\inst4|PC_src\(9) & 
-- ((!\inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\) # (!\inst4|offset_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(9),
	datab => \inst4|offset_out\(9),
	datad => VCC,
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~17\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\,
	cout => \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~19\);

-- Location: LCCOMB_X56_Y41_N30
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~26_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(11))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(11),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X58_Y40_N0
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~27_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~26_combout\) # ((\inst4|pc_sel_out\(1) & (!\inst4|pc_sel_out\(0) & \inst4|regB_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(1),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~26_combout\,
	datad => \inst4|regB_out\(11),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~27_combout\);

-- Location: FF_X58_Y40_N1
\inst1|pc_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~27_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(11));

-- Location: LCCOMB_X58_Y40_N2
\pc_sel_mux|output[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[11]~43_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & (\inst1|pc_out\(11))) # (!\inst5|pc_sel[0]~3_combout\ & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[0]~3_combout\,
	datab => \inst1|pc_out\(11),
	datac => \inst5|pc_sel[1]~4_combout\,
	datad => \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout\,
	combout => \pc_sel_mux|output[11]~43_combout\);

-- Location: LCCOMB_X58_Y40_N4
\pc_sel_mux|output[11]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[11]~58_combout\ = (\pc_sel_mux|output[11]~43_combout\) # ((\Reset_Pin~input_o\ & (\inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\ & \inst6|ret_op~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \pc_sel_mux|output[11]~43_combout\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\,
	datad => \inst6|ret_op~q\,
	combout => \pc_sel_mux|output[11]~58_combout\);

-- Location: LCCOMB_X56_Y42_N10
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~25_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~25_combout\);

-- Location: FF_X56_Y42_N11
\inst|srcB_sel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~25_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|srcB_sel\(2));

-- Location: LCCOMB_X62_Y39_N14
\inst4|regB_out[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regB_out[11]~1_combout\ = (\inst|srcB_sel\(3)) # ((\inst|srcB_sel\(1) & \inst|srcB_sel\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|srcB_sel\(3),
	datac => \inst|srcB_sel\(1),
	datad => \inst|srcB_sel\(2),
	combout => \inst4|regB_out[11]~1_combout\);

-- Location: LCCOMB_X58_Y38_N14
\RegisterFile|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux17~3_combout\ = (\RegisterFile|Mux17~2_combout\ & (((\RegisterFile|R3|data_out\(14)) # (!\inst4|regB_out[11]~1_combout\)))) # (!\RegisterFile|Mux17~2_combout\ & (\RegisterFile|Mux17~1_combout\ & ((\inst4|regB_out[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux17~1_combout\,
	datab => \RegisterFile|Mux17~2_combout\,
	datac => \RegisterFile|R3|data_out\(14),
	datad => \inst4|regB_out[11]~1_combout\,
	combout => \RegisterFile|Mux17~3_combout\);

-- Location: LCCOMB_X58_Y42_N24
\RegisterFile|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux17~4_combout\ = (\RegisterFile|Mux17~3_combout\ & ((\inst4|regB_out[11]~0_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|Mux17~3_combout\,
	datad => \inst4|regB_out[11]~1_combout\,
	combout => \RegisterFile|Mux17~4_combout\);

-- Location: FF_X58_Y42_N25
\inst4|regB_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux17~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(14));

-- Location: LCCOMB_X55_Y40_N10
\inst13|LPM_MUX_component|auto_generated|result_node[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[14]~12_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(14))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(14),
	datab => \inst4|cntl_out\(13),
	datac => \inst4|regB_out\(14),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[14]~12_combout\);

-- Location: LCCOMB_X57_Y37_N14
\inst3|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~0_combout\ = (\inst4|alu_op\(2) & (\inst4|alu_op\(0) & (!\inst4|alu_op\(3)))) # (!\inst4|alu_op\(2) & (\inst4|alu_op\(3) & (\inst4|alu_op\(0) $ (!\inst4|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(2),
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux15~0_combout\);

-- Location: LCCOMB_X56_Y41_N10
\inst30|output[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[15]~15_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(15))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(15),
	datab => \inst4|regB_out\(15),
	datac => \inst4|aluB_sel_out\(1),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[15]~15_combout\);

-- Location: FF_X56_Y36_N13
\SP|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(15),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(15));

-- Location: FF_X58_Y37_N25
\RegisterFile|R3|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(15));

-- Location: FF_X59_Y41_N27
\RegisterFile|R2|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(15));

-- Location: LCCOMB_X59_Y41_N24
\RegisterFile|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux0~3_combout\ = (\RegisterFile|Mux0~2_combout\ & ((\RegisterFile|R3|data_out\(15)) # ((!\inst4|regA_out[15]~0_combout\)))) # (!\RegisterFile|Mux0~2_combout\ & (((\RegisterFile|R2|data_out\(15) & \inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux0~2_combout\,
	datab => \RegisterFile|R3|data_out\(15),
	datac => \RegisterFile|R2|data_out\(15),
	datad => \inst4|regA_out[15]~0_combout\,
	combout => \RegisterFile|Mux0~3_combout\);

-- Location: LCCOMB_X59_Y38_N16
\RegisterFile|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux0~4_combout\ = (\RegisterFile|Mux0~3_combout\ & ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # ((\inst4|regA_out[15]~1_combout\) # (\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \inst4|regA_out[15]~1_combout\,
	datac => \RegisterFile|Mux0~3_combout\,
	datad => \inst4|regA_out[15]~0_combout\,
	combout => \RegisterFile|Mux0~4_combout\);

-- Location: FF_X59_Y38_N17
\inst4|regA_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux0~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(15));

-- Location: LCCOMB_X56_Y36_N12
\inst8|LPM_MUX_component|auto_generated|result_node[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\ = (\inst4|aluA_sel_out~q\ & (\SP|data_out\(15))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datac => \SP|data_out\(15),
	datad => \inst4|regA_out\(15),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\);

-- Location: LCCOMB_X55_Y38_N28
\inst3|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~48_combout\ = \inst30|output[15]~15_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(2),
	datab => \inst4|alu_op\(3),
	datac => \inst30|output[15]~15_combout\,
	combout => \inst3|Add0~48_combout\);

-- Location: LCCOMB_X55_Y38_N18
\inst3|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~45_combout\ = \inst30|output[14]~14_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[14]~14_combout\,
	datab => \inst4|alu_op\(3),
	datac => \inst4|alu_op\(2),
	combout => \inst3|Add0~45_combout\);

-- Location: LCCOMB_X55_Y38_N12
\inst3|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~43_combout\ = ((\inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ $ (\inst3|Add0~1_combout\ $ (\inst3|Add0~42\)))) # (GND)
-- \inst3|Add0~44\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ & ((!\inst3|Add0~42\) # (!\inst3|Add0~1_combout\))) # (!\inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ & (!\inst3|Add0~1_combout\ & 
-- !\inst3|Add0~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	datab => \inst3|Add0~1_combout\,
	datad => VCC,
	cin => \inst3|Add0~42\,
	combout => \inst3|Add0~43_combout\,
	cout => \inst3|Add0~44\);

-- Location: LCCOMB_X55_Y38_N14
\inst3|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~46_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ & ((\inst3|Add0~45_combout\ & (!\inst3|Add0~44\)) # (!\inst3|Add0~45_combout\ & (\inst3|Add0~44\ & VCC)))) # 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ & ((\inst3|Add0~45_combout\ & ((\inst3|Add0~44\) # (GND))) # (!\inst3|Add0~45_combout\ & (!\inst3|Add0~44\))))
-- \inst3|Add0~47\ = CARRY((\inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ & (\inst3|Add0~45_combout\ & !\inst3|Add0~44\)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ & ((\inst3|Add0~45_combout\) # 
-- (!\inst3|Add0~44\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\,
	datab => \inst3|Add0~45_combout\,
	datad => VCC,
	cin => \inst3|Add0~44\,
	combout => \inst3|Add0~46_combout\,
	cout => \inst3|Add0~47\);

-- Location: LCCOMB_X55_Y38_N16
\inst3|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~49_combout\ = \inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\ $ (\inst3|Add0~47\ $ (\inst3|Add0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\,
	datad => \inst3|Add0~48_combout\,
	cin => \inst3|Add0~47\,
	combout => \inst3|Add0~49_combout\);

-- Location: LCCOMB_X55_Y38_N30
\inst3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux0~0_combout\ = (\inst3|Mux15~0_combout\ & (\inst30|output[15]~15_combout\)) # (!\inst3|Mux15~0_combout\ & ((\inst3|Add0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mux15~0_combout\,
	datac => \inst30|output[15]~15_combout\,
	datad => \inst3|Add0~49_combout\,
	combout => \inst3|Mux0~0_combout\);

-- Location: LCCOMB_X57_Y37_N22
\inst3|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux0~4_combout\ = (\inst4|alu_op\(0) & ((\inst4|alu_op\(3) & (!\inst4|alu_op\(2))) # (!\inst4|alu_op\(3) & ((\inst4|alu_op\(1)))))) # (!\inst4|alu_op\(0) & (\inst4|alu_op\(2) & ((\inst4|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(2),
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux0~4_combout\);

-- Location: LCCOMB_X57_Y37_N24
\inst3|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux0~1_combout\ = (\inst4|aluA_sel_out~q\ & ((\SP|data_out\(14)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|aluA_sel_out~q\,
	datac => \inst4|regA_out\(14),
	datad => \SP|data_out\(14),
	combout => \inst3|Mux0~1_combout\);

-- Location: LCCOMB_X57_Y37_N10
\inst3|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux0~2_combout\ = (\inst4|alu_op\(1) & ((\inst4|alu_op\(3) & (\inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\)) # (!\inst4|alu_op\(3) & ((\inst3|Mux0~1_combout\))))) # (!\inst4|alu_op\(1) & 
-- (\inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[15]~15_combout\,
	datab => \inst4|alu_op\(1),
	datac => \inst4|alu_op\(3),
	datad => \inst3|Mux0~1_combout\,
	combout => \inst3|Mux0~2_combout\);

-- Location: LCCOMB_X58_Y37_N20
\inst3|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux0~5_combout\ = (\inst3|Mux15~0_combout\ & (\inst3|Mux0~3_combout\ & ((\inst3|Mux0~2_combout\)))) # (!\inst3|Mux15~0_combout\ & (!\inst3|Mux0~4_combout\ & (\inst3|Mux0~3_combout\ $ (\inst3|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux0~3_combout\,
	datab => \inst3|Mux0~4_combout\,
	datac => \inst3|Mux15~0_combout\,
	datad => \inst3|Mux0~2_combout\,
	combout => \inst3|Mux0~5_combout\);

-- Location: LCCOMB_X58_Y37_N28
\inst3|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux0~7_combout\ = \inst3|Mux0~5_combout\ $ (((\inst3|Mux0~6_combout\ & \inst3|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux0~6_combout\,
	datac => \inst3|Mux0~0_combout\,
	datad => \inst3|Mux0~5_combout\,
	combout => \inst3|Mux0~7_combout\);

-- Location: FF_X58_Y37_N29
\inst1|alu_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux0~7_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(15));

-- Location: LCCOMB_X58_Y37_N4
\inst6|alu_data_out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[15]~feeder_combout\ = \inst1|alu_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(15),
	combout => \inst6|alu_data_out[15]~feeder_combout\);

-- Location: FF_X58_Y37_N5
\inst6|alu_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[15]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(15));

-- Location: M9K_X51_Y35_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y37_N18
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout\);

-- Location: M9K_X51_Y33_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y37_N2
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\) # ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout\ & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout\);

-- Location: FF_X58_Y37_N3
\inst6|ram_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(15));

-- Location: LCCOMB_X58_Y37_N24
\inst15|LPM_MUX_component|auto_generated|result_node[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\ = (\inst17|wb_sel~1_combout\ & ((\inst6|ram_out\(15)))) # (!\inst17|wb_sel~1_combout\ & (\inst6|alu_data_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|wb_sel~1_combout\,
	datac => \inst6|alu_data_out\(15),
	datad => \inst6|ram_out\(15),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\);

-- Location: FF_X59_Y41_N29
\RegisterFile|R1|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(15));

-- Location: FF_X60_Y39_N9
\RegisterFile|R7|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(15));

-- Location: FF_X59_Y38_N25
\RegisterFile|R5|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(15));

-- Location: LCCOMB_X60_Y38_N8
\RegisterFile|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux16~0_combout\ = (\inst|srcB_sel\(1) & (((\inst|srcB_sel\(2)) # (\RegisterFile|R5|data_out\(15))))) # (!\inst|srcB_sel\(1) & (\RegisterFile|R4|data_out\(15) & (!\inst|srcB_sel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R4|data_out\(15),
	datab => \inst|srcB_sel\(1),
	datac => \inst|srcB_sel\(2),
	datad => \RegisterFile|R5|data_out\(15),
	combout => \RegisterFile|Mux16~0_combout\);

-- Location: FF_X60_Y38_N27
\RegisterFile|R6|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(15));

-- Location: LCCOMB_X60_Y38_N18
\RegisterFile|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux16~1_combout\ = (\inst|srcB_sel\(2) & ((\RegisterFile|Mux16~0_combout\ & (\RegisterFile|R7|data_out\(15))) # (!\RegisterFile|Mux16~0_combout\ & ((\RegisterFile|R6|data_out\(15)))))) # (!\inst|srcB_sel\(2) & 
-- (((\RegisterFile|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(2),
	datab => \RegisterFile|R7|data_out\(15),
	datac => \RegisterFile|Mux16~0_combout\,
	datad => \RegisterFile|R6|data_out\(15),
	combout => \RegisterFile|Mux16~1_combout\);

-- Location: LCCOMB_X60_Y38_N12
\RegisterFile|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux16~2_combout\ = (\inst4|regB_out[11]~1_combout\ & (((\inst4|regB_out[11]~0_combout\) # (\RegisterFile|Mux16~1_combout\)))) # (!\inst4|regB_out[11]~1_combout\ & (\RegisterFile|R1|data_out\(15) & (!\inst4|regB_out[11]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \RegisterFile|R1|data_out\(15),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux16~1_combout\,
	combout => \RegisterFile|Mux16~2_combout\);

-- Location: LCCOMB_X59_Y41_N10
\RegisterFile|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux16~3_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|Mux16~2_combout\ & ((\RegisterFile|R3|data_out\(15)))) # (!\RegisterFile|Mux16~2_combout\ & (\RegisterFile|R2|data_out\(15))))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (((\RegisterFile|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(15),
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|Mux16~2_combout\,
	datad => \RegisterFile|R3|data_out\(15),
	combout => \RegisterFile|Mux16~3_combout\);

-- Location: LCCOMB_X58_Y42_N30
\RegisterFile|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux16~4_combout\ = (\RegisterFile|Mux16~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux16~3_combout\,
	combout => \RegisterFile|Mux16~4_combout\);

-- Location: FF_X58_Y42_N31
\inst4|regB_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux16~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(15));

-- Location: LCCOMB_X58_Y40_N14
\pc_sel_mux|output[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[15]~60_combout\ = (\Reset_Pin~input_o\ & ((\inst6|ret_op~q\ & (\inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\)) # (!\inst6|ret_op~q\ & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\))))) # 
-- (!\Reset_Pin~input_o\ & (((\inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst6|ret_op~q\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\,
	datad => \inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\,
	combout => \pc_sel_mux|output[15]~60_combout\);

-- Location: LCCOMB_X55_Y42_N18
\inst16|offset~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset~28_combout\ = (\inst|instr_to_cntl\(7) & (\inst|instr_to_cntl\(14) & ((\inst|instr_to_cntl\(10)) # (\inst4|offset_out[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(7),
	datab => \inst|instr_to_cntl\(10),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst4|offset_out[3]~2_combout\,
	combout => \inst16|offset~28_combout\);

-- Location: LCCOMB_X55_Y42_N28
\inst4|offset_out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|offset_out[15]~feeder_combout\ = \inst16|offset~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst16|offset~28_combout\,
	combout => \inst4|offset_out[15]~feeder_combout\);

-- Location: FF_X55_Y42_N29
\inst4|offset_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|offset_out[15]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \Reset_Pin~input_o\,
	sload => \inst|instr_to_cntl\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(15));

-- Location: LCCOMB_X54_Y41_N30
\inst7|LPM_ADD_SUB_component|auto_generated|result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\ = \inst4|offset_out\(15) $ (\inst7|LPM_ADD_SUB_component|auto_generated|result[14]~29\ $ (\inst4|PC_src\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|offset_out\(15),
	datad => \inst4|PC_src\(15),
	cin => \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~29\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\);

-- Location: LCCOMB_X56_Y41_N4
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~30_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(15))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(15),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X58_Y40_N12
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~31_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~30_combout\) # ((\inst4|pc_sel_out\(1) & (\inst4|regB_out\(15) & !\inst4|pc_sel_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(1),
	datab => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~30_combout\,
	datac => \inst4|regB_out\(15),
	datad => \inst4|pc_sel_out\(0),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~31_combout\);

-- Location: FF_X58_Y40_N13
\inst1|pc_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~31_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(15));

-- Location: LCCOMB_X58_Y40_N18
\pc_sel_mux|output[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[15]~46_combout\ = (\inst5|pc_sel[0]~3_combout\ & (((!\inst5|pc_sel[1]~4_combout\ & \inst1|pc_out\(15))))) # (!\inst5|pc_sel[0]~3_combout\ & (\pc_sel_mux|output[15]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[0]~3_combout\,
	datab => \pc_sel_mux|output[15]~60_combout\,
	datac => \inst5|pc_sel[1]~4_combout\,
	datad => \inst1|pc_out\(15),
	combout => \pc_sel_mux|output[15]~46_combout\);

-- Location: FF_X58_Y40_N19
\PC|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[15]~46_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(15));

-- Location: LCCOMB_X57_Y40_N30
\inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\ = \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~29\ $ (\PC|data_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC|data_out\(15),
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~29\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\);

-- Location: FF_X57_Y40_N31
\inst|PC_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(15));

-- Location: FF_X56_Y40_N23
\inst4|PC_src[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|PC_out\(15),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(15));

-- Location: LCCOMB_X55_Y40_N22
\inst13|LPM_MUX_component|auto_generated|result_node[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[15]~10_combout\ = (\inst4|cntl_out\(13) & ((\inst4|PC_src\(15)))) # (!\inst4|cntl_out\(13) & (\inst4|regB_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|regB_out\(15),
	datad => \inst4|PC_src\(15),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[15]~10_combout\);

-- Location: LCCOMB_X52_Y31_N14
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20_combout\);

-- Location: LCCOMB_X52_Y31_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~21_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\) # ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20_combout\ & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~21_combout\);

-- Location: LCCOMB_X52_Y31_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~21_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X52_Y31_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: M9K_X51_Y23_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N16
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~25_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24_combout\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~25_combout\);

-- Location: LCCOMB_X52_Y31_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~25_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X52_Y31_N5
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X55_Y37_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~23_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22_combout\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~23_combout\);

-- Location: FF_X55_Y37_N1
\inst6|ram_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~23_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(14));

-- Location: LCCOMB_X59_Y41_N30
\inst15|LPM_MUX_component|auto_generated|result_node[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\ = (\inst17|wb_sel~1_combout\ & ((\inst6|ram_out\(14)))) # (!\inst17|wb_sel~1_combout\ & (\inst6|alu_data_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|alu_data_out\(14),
	datac => \inst17|wb_sel~1_combout\,
	datad => \inst6|ram_out\(14),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\);

-- Location: FF_X58_Y37_N13
\RegisterFile|R3|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(14));

-- Location: FF_X60_Y39_N21
\RegisterFile|R7|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(14));

-- Location: FF_X59_Y38_N19
\RegisterFile|R5|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(14));

-- Location: FF_X60_Y38_N1
\RegisterFile|R6|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(14));

-- Location: FF_X60_Y38_N15
\RegisterFile|R4|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[14]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(14));

-- Location: LCCOMB_X60_Y38_N10
\RegisterFile|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux1~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (\RegisterFile|R6|data_out\(14))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & ((\RegisterFile|R4|data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \RegisterFile|R6|data_out\(14),
	datac => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datad => \RegisterFile|R4|data_out\(14),
	combout => \RegisterFile|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y38_N18
\RegisterFile|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux1~1_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|Mux1~0_combout\ & (\RegisterFile|R7|data_out\(14))) # (!\RegisterFile|Mux1~0_combout\ & ((\RegisterFile|R5|data_out\(14)))))) # 
-- (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (((\RegisterFile|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \RegisterFile|R7|data_out\(14),
	datac => \RegisterFile|R5|data_out\(14),
	datad => \RegisterFile|Mux1~0_combout\,
	combout => \RegisterFile|Mux1~1_combout\);

-- Location: LCCOMB_X58_Y38_N24
\RegisterFile|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux1~2_combout\ = (\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|R2|data_out\(14)) # ((\inst4|regA_out[15]~1_combout\)))) # (!\inst4|regA_out[15]~0_combout\ & (((\RegisterFile|R1|data_out\(14) & !\inst4|regA_out[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(14),
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \RegisterFile|R1|data_out\(14),
	datad => \inst4|regA_out[15]~1_combout\,
	combout => \RegisterFile|Mux1~2_combout\);

-- Location: LCCOMB_X58_Y38_N12
\RegisterFile|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux1~3_combout\ = (\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux1~2_combout\ & (\RegisterFile|R3|data_out\(14))) # (!\RegisterFile|Mux1~2_combout\ & ((\RegisterFile|Mux1~1_combout\))))) # (!\inst4|regA_out[15]~1_combout\ & 
-- (((\RegisterFile|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \RegisterFile|R3|data_out\(14),
	datac => \RegisterFile|Mux1~1_combout\,
	datad => \RegisterFile|Mux1~2_combout\,
	combout => \RegisterFile|Mux1~3_combout\);

-- Location: LCCOMB_X58_Y38_N30
\RegisterFile|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux1~4_combout\ = (\RegisterFile|Mux1~3_combout\ & ((\inst4|regA_out[15]~1_combout\) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # (\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux1~3_combout\,
	combout => \RegisterFile|Mux1~4_combout\);

-- Location: FF_X58_Y38_N31
\inst4|regA_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux1~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(14));

-- Location: LCCOMB_X54_Y38_N4
\inst3|F_temp~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~29_combout\ = (\inst30|output[14]~14_combout\) # ((\inst4|aluA_sel_out~q\ & (\SP|data_out\(14))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(14),
	datab => \inst4|aluA_sel_out~q\,
	datac => \inst4|regA_out\(14),
	datad => \inst30|output[14]~14_combout\,
	combout => \inst3|F_temp~29_combout\);

-- Location: LCCOMB_X54_Y38_N6
\inst3|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux1~2_combout\ = (\inst3|Mux12~2_combout\ & (((\inst3|Mux12~1_combout\)))) # (!\inst3|Mux12~2_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ & (\inst30|output[14]~14_combout\ & \inst3|Mux12~1_combout\)) # 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ & ((!\inst3|Mux12~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~2_combout\,
	datab => \inst30|output[14]~14_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\,
	datad => \inst3|Mux12~1_combout\,
	combout => \inst3|Mux1~2_combout\);

-- Location: LCCOMB_X54_Y38_N10
\inst3|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux1~5_combout\ = (\inst3|Mux12~2_combout\ & ((\inst3|Mux1~2_combout\ & (\inst3|Mux1~4_combout\)) # (!\inst3|Mux1~2_combout\ & ((\inst3|F_temp~29_combout\))))) # (!\inst3|Mux12~2_combout\ & (((\inst3|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~2_combout\,
	datab => \inst3|Mux1~4_combout\,
	datac => \inst3|F_temp~29_combout\,
	datad => \inst3|Mux1~2_combout\,
	combout => \inst3|Mux1~5_combout\);

-- Location: LCCOMB_X55_Y37_N16
\inst3|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux1~6_combout\ = (\inst3|Mux12~0_combout\ & ((\inst3|Add0~46_combout\) # ((\inst3|Mux1~5_combout\ & \inst3|Mux1~0_combout\)))) # (!\inst3|Mux12~0_combout\ & (\inst3|Mux1~5_combout\ & (\inst3|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~0_combout\,
	datab => \inst3|Mux1~5_combout\,
	datac => \inst3|Mux1~0_combout\,
	datad => \inst3|Add0~46_combout\,
	combout => \inst3|Mux1~6_combout\);

-- Location: LCCOMB_X55_Y37_N22
\inst3|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux1~7_combout\ = (\inst3|Mux1~6_combout\) # ((\inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\ & \inst3|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[14]~2_combout\,
	datac => \inst3|Mux1~1_combout\,
	datad => \inst3|Mux1~6_combout\,
	combout => \inst3|Mux1~7_combout\);

-- Location: LCCOMB_X55_Y36_N24
\inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\ = (\inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ & ((\inst4|cntl_out\(13) & (!\SP|data_out\(14))) # (!\inst4|cntl_out\(13) & 
-- ((!\inst3|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(14),
	datab => \inst3|Mux1~7_combout\,
	datac => \inst4|cntl_out\(13),
	datad => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\);

-- Location: FF_X61_Y40_N15
\RegisterFile|R1|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(2));

-- Location: LCCOMB_X61_Y40_N14
\RegisterFile|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux29~2_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\RegisterFile|R2|data_out\(2))))) # (!\inst4|regB_out[11]~0_combout\ & (!\inst4|regB_out[11]~1_combout\ & (\RegisterFile|R1|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|R1|data_out\(2),
	datad => \RegisterFile|R2|data_out\(2),
	combout => \RegisterFile|Mux29~2_combout\);

-- Location: FF_X61_Y41_N31
\RegisterFile|R7|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(2));

-- Location: FF_X59_Y40_N5
\RegisterFile|R5|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(2));

-- Location: LCCOMB_X59_Y40_N4
\RegisterFile|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux29~1_combout\ = (\RegisterFile|Mux29~0_combout\ & ((\RegisterFile|R7|data_out\(2)) # ((!\inst|srcB_sel\(1))))) # (!\RegisterFile|Mux29~0_combout\ & (((\RegisterFile|R5|data_out\(2) & \inst|srcB_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux29~0_combout\,
	datab => \RegisterFile|R7|data_out\(2),
	datac => \RegisterFile|R5|data_out\(2),
	datad => \inst|srcB_sel\(1),
	combout => \RegisterFile|Mux29~1_combout\);

-- Location: LCCOMB_X61_Y40_N4
\RegisterFile|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux29~3_combout\ = (\inst4|regB_out[11]~1_combout\ & ((\RegisterFile|Mux29~2_combout\ & (\RegisterFile|R3|data_out\(2))) # (!\RegisterFile|Mux29~2_combout\ & ((\RegisterFile|Mux29~1_combout\))))) # (!\inst4|regB_out[11]~1_combout\ & 
-- (((\RegisterFile|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(2),
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|Mux29~2_combout\,
	datad => \RegisterFile|Mux29~1_combout\,
	combout => \RegisterFile|Mux29~3_combout\);

-- Location: LCCOMB_X58_Y42_N26
\RegisterFile|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux29~4_combout\ = (\RegisterFile|Mux29~3_combout\ & ((\inst4|regB_out[11]~0_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~1_combout\,
	datad => \RegisterFile|Mux29~3_combout\,
	combout => \RegisterFile|Mux29~4_combout\);

-- Location: FF_X58_Y42_N27
\inst4|regB_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux29~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(2));

-- Location: LCCOMB_X55_Y36_N18
\inst13|LPM_MUX_component|auto_generated|result_node[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[2]~3_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(2))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|PC_src\(2),
	datab => \inst4|cntl_out\(13),
	datac => \inst4|regB_out\(2),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[2]~3_combout\);

-- Location: M9K_X78_Y27_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N22
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\) # 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ & 
-- ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\);

-- Location: LCCOMB_X52_Y29_N16
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\) # ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ & \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\);

-- Location: FF_X57_Y40_N9
\inst|PC_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(4));

-- Location: FF_X55_Y41_N31
\inst4|PC_src[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|PC_out\(4),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(4));

-- Location: LCCOMB_X55_Y40_N28
\inst13|LPM_MUX_component|auto_generated|result_node[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[4]~13_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(4))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|PC_src\(4),
	datad => \inst4|regB_out\(4),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[4]~13_combout\);

-- Location: M9K_X37_Y31_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N10
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\) # 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ & 
-- ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26_combout\);

-- Location: LCCOMB_X52_Y31_N28
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~27_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~27_combout\);

-- Location: LCCOMB_X52_Y31_N30
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~27_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X52_Y31_N31
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: FF_X57_Y40_N7
\inst|PC_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_out\(3));

-- Location: LCCOMB_X55_Y41_N0
\inst4|PC_src[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|PC_src[3]~feeder_combout\ = \inst|PC_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|PC_out\(3),
	combout => \inst4|PC_src[3]~feeder_combout\);

-- Location: FF_X55_Y41_N1
\inst4|PC_src[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|PC_src[3]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|PC_src\(3));

-- Location: LCCOMB_X55_Y36_N8
\inst13|LPM_MUX_component|auto_generated|result_node[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[3]~2_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(3))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|PC_src\(3),
	datad => \inst4|regB_out\(3),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[3]~2_combout\);

-- Location: LCCOMB_X52_Y31_N8
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\);

-- Location: LCCOMB_X52_Y31_N18
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\) # ((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ & \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\);

-- Location: LCCOMB_X52_Y29_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X52_Y29_N3
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X52_Y29_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X52_Y29_N21
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X59_Y38_N2
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4_combout\);

-- Location: LCCOMB_X59_Y38_N22
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~5_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~5_combout\);

-- Location: FF_X59_Y38_N23
\inst6|ram_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(2));

-- Location: LCCOMB_X58_Y39_N26
\inst6|alu_data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[2]~feeder_combout\ = \inst1|alu_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(2),
	combout => \inst6|alu_data_out[2]~feeder_combout\);

-- Location: FF_X58_Y39_N27
\inst6|alu_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[2]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(2));

-- Location: LCCOMB_X59_Y40_N2
\inst15|LPM_MUX_component|auto_generated|result_node[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(2))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ram_out\(2),
	datac => \inst17|wb_sel~1_combout\,
	datad => \inst6|alu_data_out\(2),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\);

-- Location: FF_X61_Y40_N29
\RegisterFile|R2|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(2));

-- Location: LCCOMB_X61_Y40_N18
\RegisterFile|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux13~2_combout\ = (\inst4|regA_out[15]~0_combout\ & (((\inst4|regA_out[15]~1_combout\) # (\RegisterFile|R2|data_out\(2))))) # (!\inst4|regA_out[15]~0_combout\ & (\RegisterFile|R1|data_out\(2) & (!\inst4|regA_out[15]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(2),
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|R2|data_out\(2),
	combout => \RegisterFile|Mux13~2_combout\);

-- Location: LCCOMB_X61_Y40_N16
\RegisterFile|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux13~1_combout\ = (\RegisterFile|Mux13~0_combout\ & (((\RegisterFile|R7|data_out\(2)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)))) # (!\RegisterFile|Mux13~0_combout\ & (\RegisterFile|R5|data_out\(2) & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux13~0_combout\,
	datab => \RegisterFile|R5|data_out\(2),
	datac => \RegisterFile|R7|data_out\(2),
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux13~1_combout\);

-- Location: LCCOMB_X61_Y40_N12
\RegisterFile|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux13~3_combout\ = (\RegisterFile|Mux13~2_combout\ & ((\RegisterFile|R3|data_out\(2)) # ((!\inst4|regA_out[15]~1_combout\)))) # (!\RegisterFile|Mux13~2_combout\ & (((\inst4|regA_out[15]~1_combout\ & \RegisterFile|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(2),
	datab => \RegisterFile|Mux13~2_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|Mux13~1_combout\,
	combout => \RegisterFile|Mux13~3_combout\);

-- Location: LCCOMB_X58_Y41_N26
\RegisterFile|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux13~4_combout\ = (\RegisterFile|Mux13~3_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\inst4|regA_out[15]~1_combout\) # (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \RegisterFile|Mux13~3_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux13~4_combout\);

-- Location: FF_X58_Y41_N27
\inst4|regA_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux13~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(2));

-- Location: LCCOMB_X57_Y39_N12
\inst8|LPM_MUX_component|auto_generated|result_node[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ = (\inst4|aluA_sel_out~q\ & (!\SP|data_out\(2))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SP|data_out\(2),
	datac => \inst4|aluA_sel_out~q\,
	datad => \inst4|regA_out\(2),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\);

-- Location: FF_X55_Y43_N21
\inst|instr_to_cntl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~25_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(2));

-- Location: LCCOMB_X55_Y41_N18
\inst16|offset[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[2]~22_combout\ = (\Reset_Pin~input_o\ & (\inst4|offset_out[3]~3_combout\ & \inst|instr_to_cntl\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datac => \inst4|offset_out[3]~3_combout\,
	datad => \inst|instr_to_cntl\(2),
	combout => \inst16|offset[2]~22_combout\);

-- Location: FF_X55_Y41_N19
\inst4|offset_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[2]~22_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(2));

-- Location: LCCOMB_X54_Y40_N26
\inst30|output[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[2]~11_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(2))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluB_sel_out\(0),
	datab => \inst4|offset_out\(2),
	datac => \inst4|regB_out\(2),
	datad => \inst4|aluB_sel_out\(1),
	combout => \inst30|output[2]~11_combout\);

-- Location: LCCOMB_X57_Y39_N26
\inst3|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux13~0_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ & (((\inst3|Mux12~2_combout\)))) # (!\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\ & ((\inst3|Mux12~1_combout\ & 
-- ((\inst3|Mux12~2_combout\))) # (!\inst3|Mux12~1_combout\ & ((\inst30|output[2]~11_combout\) # (!\inst3|Mux12~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst30|output[2]~11_combout\,
	datad => \inst3|Mux12~2_combout\,
	combout => \inst3|Mux13~0_combout\);

-- Location: LCCOMB_X57_Y39_N6
\inst3|F_temp~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~31_combout\ = (\inst30|output[2]~11_combout\ & ((\inst4|aluA_sel_out~q\ & (!\SP|data_out\(2))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \inst30|output[2]~11_combout\,
	datac => \SP|data_out\(2),
	datad => \inst4|regA_out\(2),
	combout => \inst3|F_temp~31_combout\);

-- Location: LCCOMB_X57_Y39_N8
\inst3|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux13~3_combout\ = (\inst3|Mux12~1_combout\ & ((\inst3|Mux13~0_combout\ & (\inst3|Mux13~2_combout\)) # (!\inst3|Mux13~0_combout\ & ((\inst3|F_temp~31_combout\))))) # (!\inst3|Mux12~1_combout\ & (((\inst3|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux13~2_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst3|Mux13~0_combout\,
	datad => \inst3|F_temp~31_combout\,
	combout => \inst3|Mux13~3_combout\);

-- Location: LCCOMB_X56_Y39_N26
\inst3|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux13~4_combout\ = (\inst3|Mux1~0_combout\ & ((\inst3|Mux13~3_combout\) # ((\inst3|Add0~21_combout\ & \inst3|Mux12~0_combout\)))) # (!\inst3|Mux1~0_combout\ & (\inst3|Add0~21_combout\ & ((\inst3|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~0_combout\,
	datab => \inst3|Add0~21_combout\,
	datac => \inst3|Mux13~3_combout\,
	datad => \inst3|Mux12~0_combout\,
	combout => \inst3|Mux13~4_combout\);

-- Location: LCCOMB_X58_Y39_N20
\inst3|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux13~5_combout\ = (\inst3|Mux13~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~1_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\,
	datac => \inst3|Mux13~4_combout\,
	combout => \inst3|Mux13~5_combout\);

-- Location: FF_X58_Y39_N21
\inst1|alu_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux13~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(2));

-- Location: LCCOMB_X56_Y36_N8
\SP|data_out[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[2]~7_combout\ = !\inst1|alu_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(2),
	combout => \SP|data_out[2]~7_combout\);

-- Location: FF_X56_Y36_N9
\SP|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[2]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(2));

-- Location: LCCOMB_X56_Y36_N26
\inst12|LPM_MUX_component|auto_generated|result_node[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\ = (\inst4|cntl_out\(13) & ((!\SP|data_out\(2)))) # (!\inst4|cntl_out\(13) & (\inst3|Mux13~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux13~5_combout\,
	datab => \inst4|cntl_out\(13),
	datac => \SP|data_out\(2),
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[2]~4_combout\);

-- Location: M9K_X64_Y34_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y29_N2
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~19_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18_combout\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~19_combout\);

-- Location: LCCOMB_X55_Y29_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~19_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X55_Y29_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X57_Y38_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16_combout\);

-- Location: LCCOMB_X57_Y38_N4
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~17_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16_combout\ 
-- & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~17_combout\);

-- Location: FF_X57_Y38_N5
\inst6|ram_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~17_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(10));

-- Location: LCCOMB_X57_Y38_N16
\inst15|LPM_MUX_component|auto_generated|result_node[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\ = (\inst17|wb_sel~1_combout\ & ((\inst6|ram_out\(10)))) # (!\inst17|wb_sel~1_combout\ & (\inst6|alu_data_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|alu_data_out\(10),
	datab => \inst6|ram_out\(10),
	datad => \inst17|wb_sel~1_combout\,
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\);

-- Location: LCCOMB_X57_Y38_N20
\pc_sel_mux|output[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[10]~42_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & (\inst1|pc_out\(10))) # (!\inst5|pc_sel[0]~3_combout\ & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pc_out\(10),
	datab => \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout\,
	datac => \inst5|pc_sel[0]~3_combout\,
	datad => \inst5|pc_sel[1]~4_combout\,
	combout => \pc_sel_mux|output[10]~42_combout\);

-- Location: LCCOMB_X57_Y38_N24
\pc_sel_mux|output[10]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[10]~57_combout\ = (\pc_sel_mux|output[10]~42_combout\) # ((\inst6|ret_op~q\ & (\inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\ & \Reset_Pin~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ret_op~q\,
	datab => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\,
	datac => \Reset_Pin~input_o\,
	datad => \pc_sel_mux|output[10]~42_combout\,
	combout => \pc_sel_mux|output[10]~57_combout\);

-- Location: LCCOMB_X56_Y43_N18
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ & 
-- !\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout\);

-- Location: LCCOMB_X56_Y43_N30
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout\);

-- Location: FF_X56_Y43_N31
\inst|srcA_sel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|srcA_sel\(5));

-- Location: LCCOMB_X56_Y43_N10
\inst19|LPM_MUX_component|auto_generated|result_node[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ = (\inst|instr_to_cntl\(14) & ((\inst|instr_to_cntl\(15) & ((\inst|srcA_sel\(5)))) # (!\inst|instr_to_cntl\(15) & (\inst|instr_to_cntl\(12))))) # (!\inst|instr_to_cntl\(14) & 
-- (((\inst|srcA_sel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(12),
	datab => \inst|instr_to_cntl\(14),
	datac => \inst|srcA_sel\(5),
	datad => \inst|instr_to_cntl\(15),
	combout => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\);

-- Location: LCCOMB_X62_Y40_N8
\inst4|regA_out[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regA_out[15]~1_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[2]~1_combout\) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[2]~1_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	combout => \inst4|regA_out[15]~1_combout\);

-- Location: LCCOMB_X62_Y39_N28
\RegisterFile|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux7~2_combout\ = (\inst4|regA_out[15]~0_combout\ & (((\RegisterFile|R2|data_out\(8)) # (\inst4|regA_out[15]~1_combout\)))) # (!\inst4|regA_out[15]~0_combout\ & (\RegisterFile|R1|data_out\(8) & ((!\inst4|regA_out[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \RegisterFile|R1|data_out\(8),
	datac => \RegisterFile|R2|data_out\(8),
	datad => \inst4|regA_out[15]~1_combout\,
	combout => \RegisterFile|Mux7~2_combout\);

-- Location: FF_X58_Y37_N17
\RegisterFile|R3|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(8));

-- Location: LCCOMB_X62_Y39_N6
\RegisterFile|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux7~3_combout\ = (\RegisterFile|Mux7~2_combout\ & (((\RegisterFile|R3|data_out\(8)) # (!\inst4|regA_out[15]~1_combout\)))) # (!\RegisterFile|Mux7~2_combout\ & (\RegisterFile|Mux7~1_combout\ & (\inst4|regA_out[15]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux7~1_combout\,
	datab => \RegisterFile|Mux7~2_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|R3|data_out\(8),
	combout => \RegisterFile|Mux7~3_combout\);

-- Location: LCCOMB_X58_Y38_N22
\RegisterFile|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux7~4_combout\ = (\RegisterFile|Mux7~3_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # (\inst4|regA_out[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \RegisterFile|Mux7~3_combout\,
	datad => \inst4|regA_out[15]~1_combout\,
	combout => \RegisterFile|Mux7~4_combout\);

-- Location: FF_X58_Y38_N23
\inst4|regA_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux7~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(8));

-- Location: LCCOMB_X56_Y38_N0
\inst8|LPM_MUX_component|auto_generated|result_node[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\ = (\inst4|aluA_sel_out~q\ & (!\SP|data_out\(8))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(8),
	datac => \inst4|aluA_sel_out~q\,
	datad => \inst4|regA_out\(8),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\);

-- Location: LCCOMB_X56_Y37_N4
\inst3|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux7~5_combout\ = (\inst3|Mux7~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux7~4_combout\,
	datac => \inst3|Mux1~1_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\,
	combout => \inst3|Mux7~5_combout\);

-- Location: FF_X56_Y37_N5
\inst1|alu_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux7~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(8));

-- Location: LCCOMB_X57_Y36_N0
\inst6|alu_data_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[8]~feeder_combout\ = \inst1|alu_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(8),
	combout => \inst6|alu_data_out[8]~feeder_combout\);

-- Location: FF_X57_Y36_N1
\inst6|alu_data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[8]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(8));

-- Location: LCCOMB_X61_Y40_N20
\inst15|LPM_MUX_component|auto_generated|result_node[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(8))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ram_out\(8),
	datac => \inst6|alu_data_out\(8),
	datad => \inst17|wb_sel~1_combout\,
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\);

-- Location: FF_X58_Y39_N29
\PC|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[8]~55_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(8));

-- Location: LCCOMB_X57_Y40_N16
\inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\ = (\PC|data_out\(8) & (\inst11|LPM_ADD_SUB_component|auto_generated|result[7]~15\ $ (GND))) # (!\PC|data_out\(8) & (!\inst11|LPM_ADD_SUB_component|auto_generated|result[7]~15\ & VCC))
-- \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~17\ = CARRY((\PC|data_out\(8) & !\inst11|LPM_ADD_SUB_component|auto_generated|result[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out\(8),
	datad => VCC,
	cin => \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~15\,
	combout => \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\,
	cout => \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~17\);

-- Location: FF_X60_Y39_N25
\RegisterFile|R6|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(8));

-- Location: FF_X57_Y39_N17
\RegisterFile|R4|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(8));

-- Location: LCCOMB_X62_Y39_N12
\RegisterFile|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux23~0_combout\ = (\inst|srcB_sel\(2) & ((\RegisterFile|R6|data_out\(8)) # ((\inst|srcB_sel\(1))))) # (!\inst|srcB_sel\(2) & (((!\inst|srcB_sel\(1) & \RegisterFile|R4|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(2),
	datab => \RegisterFile|R6|data_out\(8),
	datac => \inst|srcB_sel\(1),
	datad => \RegisterFile|R4|data_out\(8),
	combout => \RegisterFile|Mux23~0_combout\);

-- Location: FF_X62_Y39_N21
\RegisterFile|R5|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(8));

-- Location: FF_X62_Y39_N11
\RegisterFile|R7|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(8));

-- Location: LCCOMB_X62_Y39_N20
\RegisterFile|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux23~1_combout\ = (\inst|srcB_sel\(1) & ((\RegisterFile|Mux23~0_combout\ & ((\RegisterFile|R7|data_out\(8)))) # (!\RegisterFile|Mux23~0_combout\ & (\RegisterFile|R5|data_out\(8))))) # (!\inst|srcB_sel\(1) & (\RegisterFile|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|srcB_sel\(1),
	datab => \RegisterFile|Mux23~0_combout\,
	datac => \RegisterFile|R5|data_out\(8),
	datad => \RegisterFile|R7|data_out\(8),
	combout => \RegisterFile|Mux23~1_combout\);

-- Location: LCCOMB_X62_Y39_N30
\RegisterFile|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux23~3_combout\ = (\RegisterFile|Mux23~2_combout\ & (((\RegisterFile|R3|data_out\(8))) # (!\inst4|regB_out[11]~1_combout\))) # (!\RegisterFile|Mux23~2_combout\ & (\inst4|regB_out[11]~1_combout\ & (\RegisterFile|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux23~2_combout\,
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|Mux23~1_combout\,
	datad => \RegisterFile|R3|data_out\(8),
	combout => \RegisterFile|Mux23~3_combout\);

-- Location: LCCOMB_X60_Y40_N4
\RegisterFile|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux23~4_combout\ = (\RegisterFile|Mux23~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux23~3_combout\,
	combout => \RegisterFile|Mux23~4_combout\);

-- Location: FF_X60_Y40_N5
\inst4|regB_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux23~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(8));

-- Location: LCCOMB_X53_Y41_N28
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~20_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(8))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(0),
	datab => \inst4|pc_sel_out\(1),
	datac => \inst4|offset_out\(8),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X53_Y41_N18
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~21_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~20_combout\) # ((!\inst4|pc_sel_out\(0) & (\inst4|regB_out\(8) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(0),
	datab => \inst4|regB_out\(8),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~20_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~21_combout\);

-- Location: FF_X53_Y41_N19
\inst1|pc_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~21_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(8));

-- Location: LCCOMB_X58_Y39_N24
\pc_sel_mux|output[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[8]~40_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(8)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[0]~3_combout\,
	datab => \inst5|pc_sel[1]~4_combout\,
	datac => \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout\,
	datad => \inst1|pc_out\(8),
	combout => \pc_sel_mux|output[8]~40_combout\);

-- Location: LCCOMB_X58_Y39_N28
\pc_sel_mux|output[8]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[8]~55_combout\ = (\pc_sel_mux|output[8]~40_combout\) # ((\inst6|ret_op~q\ & (\Reset_Pin~input_o\ & \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ret_op~q\,
	datab => \Reset_Pin~input_o\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[8]~14_combout\,
	datad => \pc_sel_mux|output[8]~40_combout\,
	combout => \pc_sel_mux|output[8]~55_combout\);

-- Location: LCCOMB_X54_Y43_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~21_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~21_combout\);

-- Location: FF_X54_Y43_N29
\inst|srcA_sel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~21_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|srcA_sel\(4));

-- Location: LCCOMB_X56_Y43_N8
\inst19|LPM_MUX_component|auto_generated|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ = (\inst|instr_to_cntl\(14) & ((\inst|instr_to_cntl\(15) & (\inst|srcA_sel\(4))) # (!\inst|instr_to_cntl\(15) & ((\inst|instr_to_cntl\(11)))))) # (!\inst|instr_to_cntl\(14) & 
-- (\inst|srcA_sel\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(14),
	datab => \inst|srcA_sel\(4),
	datac => \inst|instr_to_cntl\(11),
	datad => \inst|instr_to_cntl\(15),
	combout => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\);

-- Location: FF_X58_Y39_N9
\RegisterFile|R1|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(7));

-- Location: LCCOMB_X62_Y40_N18
\RegisterFile|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux8~2_combout\ = (\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux8~1_combout\) # ((\inst4|regA_out[15]~0_combout\)))) # (!\inst4|regA_out[15]~1_combout\ & (((\RegisterFile|R1|data_out\(7) & !\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux8~1_combout\,
	datab => \inst4|regA_out[15]~1_combout\,
	datac => \RegisterFile|R1|data_out\(7),
	datad => \inst4|regA_out[15]~0_combout\,
	combout => \RegisterFile|Mux8~2_combout\);

-- Location: FF_X59_Y40_N31
\RegisterFile|R3|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(7));

-- Location: LCCOMB_X58_Y38_N0
\RegisterFile|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux8~3_combout\ = (\RegisterFile|Mux8~2_combout\ & (((\RegisterFile|R3|data_out\(7)) # (!\inst4|regA_out[15]~0_combout\)))) # (!\RegisterFile|Mux8~2_combout\ & (\RegisterFile|R2|data_out\(7) & (\inst4|regA_out[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(7),
	datab => \RegisterFile|Mux8~2_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|R3|data_out\(7),
	combout => \RegisterFile|Mux8~3_combout\);

-- Location: LCCOMB_X58_Y38_N8
\RegisterFile|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux8~4_combout\ = (\RegisterFile|Mux8~3_combout\ & ((\inst4|regA_out[15]~1_combout\) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # (\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux8~3_combout\,
	combout => \RegisterFile|Mux8~4_combout\);

-- Location: FF_X58_Y38_N9
\inst4|regA_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux8~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(7));

-- Location: LCCOMB_X56_Y36_N4
\SP|data_out[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SP|data_out[7]~2_combout\ = !\inst1|alu_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(7),
	combout => \SP|data_out[7]~2_combout\);

-- Location: FF_X56_Y36_N5
\SP|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[7]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(7));

-- Location: LCCOMB_X56_Y38_N2
\inst8|LPM_MUX_component|auto_generated|result_node[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\ = (\inst4|aluA_sel_out~q\ & ((!\SP|data_out\(7)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \inst4|regA_out\(7),
	datad => \SP|data_out\(7),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\);

-- Location: FF_X59_Y40_N17
\RegisterFile|R5|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(7));

-- Location: LCCOMB_X59_Y40_N16
\RegisterFile|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux24~0_combout\ = (\inst|srcB_sel\(1) & (((\RegisterFile|R5|data_out\(7)) # (\inst|srcB_sel\(2))))) # (!\inst|srcB_sel\(1) & (\RegisterFile|R4|data_out\(7) & ((!\inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R4|data_out\(7),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|R5|data_out\(7),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux24~0_combout\);

-- Location: FF_X60_Y39_N1
\RegisterFile|R7|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(7));

-- Location: LCCOMB_X59_Y40_N20
\RegisterFile|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux24~1_combout\ = (\RegisterFile|Mux24~0_combout\ & (((\RegisterFile|R7|data_out\(7)) # (!\inst|srcB_sel\(2))))) # (!\RegisterFile|Mux24~0_combout\ & (\RegisterFile|R6|data_out\(7) & ((\inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R6|data_out\(7),
	datab => \RegisterFile|Mux24~0_combout\,
	datac => \RegisterFile|R7|data_out\(7),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux24~1_combout\);

-- Location: LCCOMB_X58_Y39_N8
\RegisterFile|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux24~2_combout\ = (\inst4|regB_out[11]~0_combout\ & (\inst4|regB_out[11]~1_combout\)) # (!\inst4|regB_out[11]~0_combout\ & ((\inst4|regB_out[11]~1_combout\ & ((\RegisterFile|Mux24~1_combout\))) # (!\inst4|regB_out[11]~1_combout\ & 
-- (\RegisterFile|R1|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|R1|data_out\(7),
	datad => \RegisterFile|Mux24~1_combout\,
	combout => \RegisterFile|Mux24~2_combout\);

-- Location: LCCOMB_X58_Y38_N6
\RegisterFile|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux24~3_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|Mux24~2_combout\ & ((\RegisterFile|R3|data_out\(7)))) # (!\RegisterFile|Mux24~2_combout\ & (\RegisterFile|R2|data_out\(7))))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (((\RegisterFile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(7),
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|Mux24~2_combout\,
	datad => \RegisterFile|R3|data_out\(7),
	combout => \RegisterFile|Mux24~3_combout\);

-- Location: LCCOMB_X58_Y42_N2
\RegisterFile|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux24~4_combout\ = (\RegisterFile|Mux24~3_combout\ & ((\inst4|regB_out[11]~0_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|Mux24~3_combout\,
	datad => \inst4|regB_out[11]~1_combout\,
	combout => \RegisterFile|Mux24~4_combout\);

-- Location: FF_X58_Y42_N3
\inst4|regB_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux24~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(7));

-- Location: LCCOMB_X54_Y43_N0
\inst16|offset~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset~16_combout\ = \inst|instr_to_cntl\(10) $ (((\inst|instr_to_cntl\(8) & \inst|instr_to_cntl\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(9),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|offset~16_combout\);

-- Location: LCCOMB_X54_Y43_N16
\inst16|offset~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset~17_combout\ = (\inst|instr_to_cntl\(14) & (\inst|instr_to_cntl\(7) & \inst16|offset~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|instr_to_cntl\(14),
	datac => \inst|instr_to_cntl\(7),
	datad => \inst16|offset~16_combout\,
	combout => \inst16|offset~17_combout\);

-- Location: FF_X54_Y43_N17
\inst4|offset_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset~17_combout\,
	asdata => \inst|instr_to_cntl\(7),
	clrn => \Reset_Pin~input_o\,
	sload => \inst|instr_to_cntl\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(7));

-- Location: LCCOMB_X54_Y40_N24
\inst30|output[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[7]~6_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & ((\inst4|offset_out\(7)))) # (!\inst4|aluB_sel_out\(0) & (\inst4|regB_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluB_sel_out\(0),
	datab => \inst4|regB_out\(7),
	datac => \inst4|offset_out\(7),
	datad => \inst4|aluB_sel_out\(1),
	combout => \inst30|output[7]~6_combout\);

-- Location: LCCOMB_X56_Y38_N24
\inst3|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux8~2_combout\ = (\inst3|Mux12~3_combout\ & (\inst3|Mux8~1_combout\)) # (!\inst3|Mux12~3_combout\ & (\inst30|output[7]~6_combout\ $ (((\inst3|Mux8~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux8~1_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst30|output[7]~6_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\,
	combout => \inst3|Mux8~2_combout\);

-- Location: LCCOMB_X56_Y38_N28
\inst3|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux8~0_combout\ = (\inst3|Mux12~2_combout\ & (\inst3|Mux12~1_combout\)) # (!\inst3|Mux12~2_combout\ & ((\inst3|Mux12~1_combout\ & (\inst30|output[7]~6_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\)) # 
-- (!\inst3|Mux12~1_combout\ & ((!\inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~2_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst30|output[7]~6_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\,
	combout => \inst3|Mux8~0_combout\);

-- Location: LCCOMB_X56_Y38_N18
\inst3|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux8~3_combout\ = (\inst3|Mux12~2_combout\ & ((\inst3|Mux8~0_combout\ & ((\inst3|Mux8~2_combout\))) # (!\inst3|Mux8~0_combout\ & (\inst3|F_temp~36_combout\)))) # (!\inst3|Mux12~2_combout\ & (((\inst3|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|F_temp~36_combout\,
	datab => \inst3|Mux8~2_combout\,
	datac => \inst3|Mux12~2_combout\,
	datad => \inst3|Mux8~0_combout\,
	combout => \inst3|Mux8~3_combout\);

-- Location: LCCOMB_X56_Y38_N4
\inst3|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux8~4_combout\ = (\inst3|Mux1~0_combout\ & ((\inst3|Mux8~3_combout\) # ((\inst3|Mux12~0_combout\ & \inst3|Add0~31_combout\)))) # (!\inst3|Mux1~0_combout\ & (\inst3|Mux12~0_combout\ & (\inst3|Add0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~0_combout\,
	datab => \inst3|Mux12~0_combout\,
	datac => \inst3|Add0~31_combout\,
	datad => \inst3|Mux8~3_combout\,
	combout => \inst3|Mux8~4_combout\);

-- Location: LCCOMB_X56_Y38_N6
\inst3|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux8~5_combout\ = (\inst3|Mux8~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~1_combout\,
	datac => \inst3|Mux8~4_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\,
	combout => \inst3|Mux8~5_combout\);

-- Location: FF_X56_Y38_N7
\inst1|alu_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux8~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(7));

-- Location: FF_X59_Y38_N27
\inst6|alu_data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(7),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(7));

-- Location: LCCOMB_X59_Y40_N30
\inst15|LPM_MUX_component|auto_generated|result_node[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(7))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ram_out\(7),
	datac => \inst17|wb_sel~1_combout\,
	datad => \inst6|alu_data_out\(7),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\);

-- Location: LCCOMB_X56_Y41_N28
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~18_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(7))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(7),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X56_Y41_N2
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~19_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~18_combout\) # ((\inst4|regB_out\(7) & (!\inst4|pc_sel_out\(0) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(7),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~18_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~19_combout\);

-- Location: FF_X56_Y41_N3
\inst1|pc_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~19_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(7));

-- Location: LCCOMB_X56_Y41_N12
\pc_sel_mux|output[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[7]~39_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(7)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[1]~4_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout\,
	datad => \inst1|pc_out\(7),
	combout => \pc_sel_mux|output[7]~39_combout\);

-- Location: LCCOMB_X56_Y41_N22
\pc_sel_mux|output[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[7]~54_combout\ = ((\pc_sel_mux|output[7]~39_combout\) # ((\inst6|ret_op~q\ & \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\))) # (!\Reset_Pin~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst6|ret_op~q\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\,
	datad => \pc_sel_mux|output[7]~39_combout\,
	combout => \pc_sel_mux|output[7]~54_combout\);

-- Location: LCCOMB_X56_Y43_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\) # ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\ & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\);

-- Location: FF_X56_Y43_N29
\inst|srcA_sel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|srcA_sel\(6));

-- Location: LCCOMB_X56_Y43_N14
\inst19|LPM_MUX_component|auto_generated|result_node[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|LPM_MUX_component|auto_generated|result_node[2]~1_combout\ = (\inst|instr_to_cntl\(14) & ((\inst|instr_to_cntl\(15) & (\inst|srcA_sel\(6))) # (!\inst|instr_to_cntl\(15) & ((\inst|instr_to_cntl\(13)))))) # (!\inst|instr_to_cntl\(14) & 
-- (\inst|srcA_sel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(14),
	datab => \inst|srcA_sel\(6),
	datac => \inst|instr_to_cntl\(13),
	datad => \inst|instr_to_cntl\(15),
	combout => \inst19|LPM_MUX_component|auto_generated|result_node[2]~1_combout\);

-- Location: LCCOMB_X62_Y40_N28
\inst4|regA_out[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regA_out[15]~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & !\inst19|LPM_MUX_component|auto_generated|result_node[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[2]~1_combout\,
	combout => \inst4|regA_out[15]~0_combout\);

-- Location: FF_X59_Y41_N23
\RegisterFile|R1|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(6));

-- Location: LCCOMB_X60_Y41_N20
\RegisterFile|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux9~2_combout\ = (\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|R2|data_out\(6)) # ((\inst4|regA_out[15]~1_combout\)))) # (!\inst4|regA_out[15]~0_combout\ & (((\RegisterFile|R1|data_out\(6) & !\inst4|regA_out[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(6),
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \RegisterFile|R1|data_out\(6),
	datad => \inst4|regA_out[15]~1_combout\,
	combout => \RegisterFile|Mux9~2_combout\);

-- Location: FF_X56_Y40_N19
\RegisterFile|R3|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(6));

-- Location: LCCOMB_X60_Y41_N22
\RegisterFile|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux9~3_combout\ = (\RegisterFile|Mux9~2_combout\ & (((\RegisterFile|R3|data_out\(6)) # (!\inst4|regA_out[15]~1_combout\)))) # (!\RegisterFile|Mux9~2_combout\ & (\RegisterFile|Mux9~1_combout\ & ((\inst4|regA_out[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux9~1_combout\,
	datab => \RegisterFile|Mux9~2_combout\,
	datac => \RegisterFile|R3|data_out\(6),
	datad => \inst4|regA_out[15]~1_combout\,
	combout => \RegisterFile|Mux9~3_combout\);

-- Location: LCCOMB_X58_Y38_N10
\RegisterFile|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux9~4_combout\ = (\RegisterFile|Mux9~3_combout\ & ((\inst4|regA_out[15]~1_combout\) # ((\inst4|regA_out[15]~0_combout\) # (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \RegisterFile|Mux9~3_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux9~4_combout\);

-- Location: FF_X58_Y38_N11
\inst4|regA_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux9~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(6));

-- Location: LCCOMB_X54_Y37_N30
\inst8|LPM_MUX_component|auto_generated|result_node[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\ = (\inst4|aluA_sel_out~q\ & ((!\SP|data_out\(6)))) # (!\inst4|aluA_sel_out~q\ & (\inst4|regA_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datac => \inst4|regA_out\(6),
	datad => \SP|data_out\(6),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\);

-- Location: LCCOMB_X54_Y37_N28
\inst3|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux9~0_combout\ = (\inst3|Mux12~2_combout\ & ((\inst3|Mux12~1_combout\) # ((\inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\) # (\inst30|output[6]~7_combout\)))) # (!\inst3|Mux12~2_combout\ & (!\inst3|Mux12~1_combout\ & 
-- (!\inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~2_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\,
	datad => \inst30|output[6]~7_combout\,
	combout => \inst3|Mux9~0_combout\);

-- Location: LCCOMB_X54_Y37_N6
\inst3|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux9~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\)))) # 
-- (!\inst3|Mux12~3_combout\ & (((\inst3|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~3_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[5]~9_combout\,
	datac => \inst3|Mux12~4_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[7]~7_combout\,
	combout => \inst3|Mux9~1_combout\);

-- Location: LCCOMB_X54_Y37_N0
\inst3|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux9~2_combout\ = (\inst3|Mux12~3_combout\ & (\inst3|Mux9~1_combout\)) # (!\inst3|Mux12~3_combout\ & (\inst30|output[6]~7_combout\ $ (((\inst3|Mux9~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~3_combout\,
	datab => \inst3|Mux9~1_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\,
	datad => \inst30|output[6]~7_combout\,
	combout => \inst3|Mux9~2_combout\);

-- Location: LCCOMB_X54_Y37_N2
\inst3|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux9~3_combout\ = (\inst3|Mux9~0_combout\ & (((\inst3|Mux9~2_combout\) # (!\inst3|Mux12~1_combout\)))) # (!\inst3|Mux9~0_combout\ & (\inst3|F_temp~35_combout\ & (\inst3|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|F_temp~35_combout\,
	datab => \inst3|Mux9~0_combout\,
	datac => \inst3|Mux12~1_combout\,
	datad => \inst3|Mux9~2_combout\,
	combout => \inst3|Mux9~3_combout\);

-- Location: LCCOMB_X54_Y37_N20
\inst3|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux9~4_combout\ = (\inst3|Mux12~0_combout\ & ((\inst3|Add0~29_combout\) # ((\inst3|Mux1~0_combout\ & \inst3|Mux9~3_combout\)))) # (!\inst3|Mux12~0_combout\ & (\inst3|Mux1~0_combout\ & ((\inst3|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~0_combout\,
	datab => \inst3|Mux1~0_combout\,
	datac => \inst3|Add0~29_combout\,
	datad => \inst3|Mux9~3_combout\,
	combout => \inst3|Mux9~4_combout\);

-- Location: LCCOMB_X54_Y37_N14
\inst3|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux9~5_combout\ = (\inst3|Mux9~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mux1~1_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[6]~8_combout\,
	datad => \inst3|Mux9~4_combout\,
	combout => \inst3|Mux9~5_combout\);

-- Location: FF_X54_Y37_N15
\inst1|alu_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux9~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(6));

-- Location: LCCOMB_X54_Y37_N16
\inst6|alu_data_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[6]~feeder_combout\ = \inst1|alu_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(6),
	combout => \inst6|alu_data_out[6]~feeder_combout\);

-- Location: FF_X54_Y37_N17
\inst6|alu_data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[6]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(6));

-- Location: LCCOMB_X59_Y41_N12
\inst15|LPM_MUX_component|auto_generated|result_node[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(6))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ram_out\(6),
	datac => \inst17|wb_sel~1_combout\,
	datad => \inst6|alu_data_out\(6),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\);

-- Location: LCCOMB_X55_Y40_N2
\RegisterFile|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux25~4_combout\ = (\RegisterFile|Mux25~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst4|regB_out[11]~0_combout\) # (\inst|srcB_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux25~3_combout\,
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \inst|srcB_sel\(1),
	combout => \RegisterFile|Mux25~4_combout\);

-- Location: FF_X55_Y40_N3
\inst4|regB_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux25~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(6));

-- Location: LCCOMB_X55_Y40_N12
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~16_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(6))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(0),
	datab => \inst4|offset_out\(6),
	datac => \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\,
	datad => \inst4|pc_sel_out\(1),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X55_Y40_N8
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~17_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~16_combout\) # ((\inst4|pc_sel_out\(1) & (\inst4|regB_out\(6) & !\inst4|pc_sel_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(1),
	datab => \inst4|regB_out\(6),
	datac => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~16_combout\,
	datad => \inst4|pc_sel_out\(0),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~17_combout\);

-- Location: FF_X55_Y40_N9
\inst1|pc_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~17_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(6));

-- Location: LCCOMB_X56_Y40_N28
\pc_sel_mux|output[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[6]~38_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(6)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[1]~4_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout\,
	datad => \inst1|pc_out\(6),
	combout => \pc_sel_mux|output[6]~38_combout\);

-- Location: LCCOMB_X56_Y40_N4
\pc_sel_mux|output[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[6]~53_combout\ = (\pc_sel_mux|output[6]~38_combout\) # ((\Reset_Pin~input_o\ & (\inst6|ret_op~q\ & \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst6|ret_op~q\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\,
	datad => \pc_sel_mux|output[6]~38_combout\,
	combout => \pc_sel_mux|output[6]~53_combout\);

-- Location: LCCOMB_X56_Y44_N14
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)) # 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ & 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26_combout\);

-- Location: LCCOMB_X56_Y42_N12
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~27_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\) # ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26_combout\ & (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ & \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~27_combout\);

-- Location: FF_X56_Y42_N13
\inst|srcB_sel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~27_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|srcB_sel\(3));

-- Location: LCCOMB_X62_Y39_N16
\inst4|regB_out[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regB_out[11]~0_combout\ = (!\inst|srcB_sel\(3) & \inst|srcB_sel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|srcB_sel\(3),
	datad => \inst|srcB_sel\(2),
	combout => \inst4|regB_out[11]~0_combout\);

-- Location: FF_X61_Y40_N27
\RegisterFile|R1|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(11));

-- Location: LCCOMB_X62_Y39_N2
\RegisterFile|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux20~1_combout\ = (\RegisterFile|Mux20~0_combout\ & (((\RegisterFile|R7|data_out\(11)) # (!\inst|srcB_sel\(2))))) # (!\RegisterFile|Mux20~0_combout\ & (\RegisterFile|R6|data_out\(11) & ((\inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux20~0_combout\,
	datab => \RegisterFile|R6|data_out\(11),
	datac => \RegisterFile|R7|data_out\(11),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux20~1_combout\);

-- Location: LCCOMB_X61_Y40_N26
\RegisterFile|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux20~2_combout\ = (\inst4|regB_out[11]~0_combout\ & (\inst4|regB_out[11]~1_combout\)) # (!\inst4|regB_out[11]~0_combout\ & ((\inst4|regB_out[11]~1_combout\ & ((\RegisterFile|Mux20~1_combout\))) # (!\inst4|regB_out[11]~1_combout\ & 
-- (\RegisterFile|R1|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \inst4|regB_out[11]~1_combout\,
	datac => \RegisterFile|R1|data_out\(11),
	datad => \RegisterFile|Mux20~1_combout\,
	combout => \RegisterFile|Mux20~2_combout\);

-- Location: LCCOMB_X60_Y40_N30
\RegisterFile|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux20~3_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|Mux20~2_combout\ & (\RegisterFile|R3|data_out\(11))) # (!\RegisterFile|Mux20~2_combout\ & ((\RegisterFile|R2|data_out\(11)))))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (((\RegisterFile|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(11),
	datab => \RegisterFile|R2|data_out\(11),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux20~2_combout\,
	combout => \RegisterFile|Mux20~3_combout\);

-- Location: LCCOMB_X60_Y40_N22
\RegisterFile|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux20~4_combout\ = (\RegisterFile|Mux20~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst4|regB_out[11]~0_combout\) # (\inst|srcB_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|Mux20~3_combout\,
	datad => \inst|srcB_sel\(1),
	combout => \RegisterFile|Mux20~4_combout\);

-- Location: FF_X60_Y40_N23
\inst4|regB_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux20~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(11));

-- Location: LCCOMB_X54_Y40_N0
\inst30|output[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[11]~2_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & ((\inst4|offset_out\(11)))) # (!\inst4|aluB_sel_out\(0) & (\inst4|regB_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluB_sel_out\(0),
	datab => \inst4|regB_out\(11),
	datac => \inst4|offset_out\(11),
	datad => \inst4|aluB_sel_out\(1),
	combout => \inst30|output[11]~2_combout\);

-- Location: LCCOMB_X57_Y36_N26
\inst3|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~3_combout\ = \inst30|output[11]~2_combout\ $ (((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(2),
	datab => \inst30|output[11]~2_combout\,
	datac => \inst4|alu_op\(3),
	combout => \inst3|Add0~3_combout\);

-- Location: LCCOMB_X55_Y38_N10
\inst3|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~41_combout\ = (\inst3|Add0~2_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & (!\inst3|Add0~40\)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & ((\inst3|Add0~40\) # (GND))))) # 
-- (!\inst3|Add0~2_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & (\inst3|Add0~40\ & VCC)) # (!\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & (!\inst3|Add0~40\))))
-- \inst3|Add0~42\ = CARRY((\inst3|Add0~2_combout\ & ((!\inst3|Add0~40\) # (!\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\))) # (!\inst3|Add0~2_combout\ & (!\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & 
-- !\inst3|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~2_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\,
	datad => VCC,
	cin => \inst3|Add0~40\,
	combout => \inst3|Add0~41_combout\,
	cout => \inst3|Add0~42\);

-- Location: LCCOMB_X54_Y36_N24
\inst3|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux3~4_combout\ = (\inst3|Mux3~3_combout\ & ((\inst3|Mux1~0_combout\) # ((\inst3|Mux12~0_combout\ & \inst3|Add0~41_combout\)))) # (!\inst3|Mux3~3_combout\ & (\inst3|Mux12~0_combout\ & ((\inst3|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux3~3_combout\,
	datab => \inst3|Mux12~0_combout\,
	datac => \inst3|Mux1~0_combout\,
	datad => \inst3|Add0~41_combout\,
	combout => \inst3|Mux3~4_combout\);

-- Location: LCCOMB_X54_Y36_N26
\inst3|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux3~5_combout\ = (\inst3|Mux3~4_combout\) # ((\inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ & \inst3|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\,
	datac => \inst3|Mux1~1_combout\,
	datad => \inst3|Mux3~4_combout\,
	combout => \inst3|Mux3~5_combout\);

-- Location: FF_X54_Y36_N27
\inst1|alu_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux3~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(12));

-- Location: FF_X54_Y36_N11
\SP|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(12),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(12));

-- Location: FF_X59_Y40_N27
\RegisterFile|R5|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[12]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(12));

-- Location: LCCOMB_X59_Y40_N26
\RegisterFile|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux3~1_combout\ = (\RegisterFile|Mux3~0_combout\ & ((\RegisterFile|R7|data_out\(12)) # ((!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)))) # (!\RegisterFile|Mux3~0_combout\ & (((\RegisterFile|R5|data_out\(12) & 
-- \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux3~0_combout\,
	datab => \RegisterFile|R7|data_out\(12),
	datac => \RegisterFile|R5|data_out\(12),
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux3~1_combout\);

-- Location: LCCOMB_X61_Y38_N18
\RegisterFile|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux3~2_combout\ = (\inst4|regA_out[15]~1_combout\ & (\inst4|regA_out[15]~0_combout\)) # (!\inst4|regA_out[15]~1_combout\ & ((\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|R2|data_out\(12)))) # (!\inst4|regA_out[15]~0_combout\ & 
-- (\RegisterFile|R1|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \RegisterFile|R1|data_out\(12),
	datad => \RegisterFile|R2|data_out\(12),
	combout => \RegisterFile|Mux3~2_combout\);

-- Location: LCCOMB_X61_Y38_N8
\RegisterFile|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux3~3_combout\ = (\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux3~2_combout\ & (\RegisterFile|R3|data_out\(12))) # (!\RegisterFile|Mux3~2_combout\ & ((\RegisterFile|Mux3~1_combout\))))) # (!\inst4|regA_out[15]~1_combout\ & 
-- (((\RegisterFile|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \RegisterFile|R3|data_out\(12),
	datac => \RegisterFile|Mux3~1_combout\,
	datad => \RegisterFile|Mux3~2_combout\,
	combout => \RegisterFile|Mux3~3_combout\);

-- Location: LCCOMB_X58_Y38_N20
\RegisterFile|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux3~4_combout\ = (\RegisterFile|Mux3~3_combout\ & ((\inst4|regA_out[15]~1_combout\) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # (\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux3~3_combout\,
	combout => \RegisterFile|Mux3~4_combout\);

-- Location: FF_X58_Y38_N21
\inst4|regA_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux3~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(12));

-- Location: LCCOMB_X54_Y36_N10
\inst8|LPM_MUX_component|auto_generated|result_node[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\ = (\inst4|aluA_sel_out~q\ & (\SP|data_out\(12))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|aluA_sel_out~q\,
	datac => \SP|data_out\(12),
	datad => \inst4|regA_out\(12),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[12]~1_combout\);

-- Location: LCCOMB_X54_Y40_N28
\inst30|output[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[13]~0_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & ((\inst4|offset_out\(13)))) # (!\inst4|aluB_sel_out\(0) & (\inst4|regB_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(13),
	datab => \inst4|offset_out\(13),
	datac => \inst4|aluB_sel_out\(1),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[13]~0_combout\);

-- Location: FF_X58_Y37_N11
\RegisterFile|R3|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(13));

-- Location: FF_X61_Y38_N5
\RegisterFile|R2|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(13));

-- Location: FF_X61_Y38_N7
\RegisterFile|R1|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(13));

-- Location: FF_X60_Y39_N3
\RegisterFile|R6|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(13));

-- Location: FF_X62_Y39_N9
\RegisterFile|R7|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(13));

-- Location: LCCOMB_X62_Y40_N30
\RegisterFile|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux2~1_combout\ = (\RegisterFile|Mux2~0_combout\ & (((\RegisterFile|R7|data_out\(13)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # (!\RegisterFile|Mux2~0_combout\ & (\RegisterFile|R6|data_out\(13) & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux2~0_combout\,
	datab => \RegisterFile|R6|data_out\(13),
	datac => \RegisterFile|R7|data_out\(13),
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	combout => \RegisterFile|Mux2~1_combout\);

-- Location: LCCOMB_X61_Y38_N6
\RegisterFile|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux2~2_combout\ = (\inst4|regA_out[15]~1_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\RegisterFile|Mux2~1_combout\)))) # (!\inst4|regA_out[15]~1_combout\ & (!\inst4|regA_out[15]~0_combout\ & (\RegisterFile|R1|data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \RegisterFile|R1|data_out\(13),
	datad => \RegisterFile|Mux2~1_combout\,
	combout => \RegisterFile|Mux2~2_combout\);

-- Location: LCCOMB_X61_Y38_N20
\RegisterFile|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux2~3_combout\ = (\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|Mux2~2_combout\ & (\RegisterFile|R3|data_out\(13))) # (!\RegisterFile|Mux2~2_combout\ & ((\RegisterFile|R2|data_out\(13)))))) # (!\inst4|regA_out[15]~0_combout\ & 
-- (((\RegisterFile|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \RegisterFile|R3|data_out\(13),
	datac => \RegisterFile|R2|data_out\(13),
	datad => \RegisterFile|Mux2~2_combout\,
	combout => \RegisterFile|Mux2~3_combout\);

-- Location: LCCOMB_X58_Y38_N18
\RegisterFile|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux2~4_combout\ = (\RegisterFile|Mux2~3_combout\ & ((\inst4|regA_out[15]~1_combout\) # ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # (\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux2~3_combout\,
	combout => \RegisterFile|Mux2~4_combout\);

-- Location: FF_X58_Y38_N19
\inst4|regA_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux2~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(13));

-- Location: LCCOMB_X54_Y38_N18
\inst3|F_temp~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~28_combout\ = (\inst30|output[13]~0_combout\ & ((\inst4|aluA_sel_out~q\ & (\SP|data_out\(13))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(13),
	datab => \inst4|aluA_sel_out~q\,
	datac => \inst30|output[13]~0_combout\,
	datad => \inst4|regA_out\(13),
	combout => \inst3|F_temp~28_combout\);

-- Location: FF_X54_Y38_N31
\inst1|alu_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux2~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(13));

-- Location: FF_X54_Y38_N1
\SP|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(13),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(13));

-- Location: LCCOMB_X54_Y38_N0
\inst8|LPM_MUX_component|auto_generated|result_node[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ = (\inst4|aluA_sel_out~q\ & (\SP|data_out\(13))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|aluA_sel_out~q\,
	datac => \SP|data_out\(13),
	datad => \inst4|regA_out\(13),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\);

-- Location: LCCOMB_X54_Y38_N2
\inst3|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux2~0_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ & (((\inst3|Mux12~2_combout\)))) # (!\inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ & ((\inst3|Mux12~1_combout\ & ((\inst3|Mux12~2_combout\))) 
-- # (!\inst3|Mux12~1_combout\ & ((\inst30|output[13]~0_combout\) # (!\inst3|Mux12~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|output[13]~0_combout\,
	datab => \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	datac => \inst3|Mux12~1_combout\,
	datad => \inst3|Mux12~2_combout\,
	combout => \inst3|Mux2~0_combout\);

-- Location: LCCOMB_X54_Y38_N16
\inst3|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux2~3_combout\ = (\inst3|Mux12~1_combout\ & ((\inst3|Mux2~0_combout\ & (\inst3|Mux2~2_combout\)) # (!\inst3|Mux2~0_combout\ & ((\inst3|F_temp~28_combout\))))) # (!\inst3|Mux12~1_combout\ & (((\inst3|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux2~2_combout\,
	datab => \inst3|F_temp~28_combout\,
	datac => \inst3|Mux12~1_combout\,
	datad => \inst3|Mux2~0_combout\,
	combout => \inst3|Mux2~3_combout\);

-- Location: LCCOMB_X54_Y38_N20
\inst3|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux2~4_combout\ = (\inst3|Mux1~0_combout\ & ((\inst3|Mux2~3_combout\) # ((\inst3|Mux12~0_combout\ & \inst3|Add0~43_combout\)))) # (!\inst3|Mux1~0_combout\ & (\inst3|Mux12~0_combout\ & (\inst3|Add0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~0_combout\,
	datab => \inst3|Mux12~0_combout\,
	datac => \inst3|Add0~43_combout\,
	datad => \inst3|Mux2~3_combout\,
	combout => \inst3|Mux2~4_combout\);

-- Location: LCCOMB_X54_Y38_N30
\inst3|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux2~5_combout\ = (\inst3|Mux2~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~1_combout\,
	datab => \inst3|Mux2~4_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	combout => \inst3|Mux2~5_combout\);

-- Location: LCCOMB_X54_Y38_N14
\inst12|LPM_MUX_component|auto_generated|result_node[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ = (\inst4|cntl_out\(13) & (\SP|data_out\(13))) # (!\inst4|cntl_out\(13) & ((\inst3|Mux2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(13),
	datab => \inst4|cntl_out\(13),
	datad => \inst3|Mux2~5_combout\,
	combout => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\);

-- Location: LCCOMB_X55_Y36_N28
\inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\ = (\inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\ & ((\inst4|cntl_out\(13) & (\SP|data_out\(14))) # (!\inst4|cntl_out\(13) & 
-- ((\inst3|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(14),
	datab => \inst12|LPM_MUX_component|auto_generated|result_node[13]~0_combout\,
	datac => \inst3|Mux1~7_combout\,
	datad => \inst4|cntl_out\(13),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\);

-- Location: LCCOMB_X54_Y36_N2
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24_combout\);

-- Location: LCCOMB_X54_Y36_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~25_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~25_combout\);

-- Location: FF_X54_Y36_N1
\inst6|ram_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~25_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(4));

-- Location: FF_X54_Y36_N15
\inst6|alu_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(4),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(4));

-- Location: LCCOMB_X58_Y37_N22
\inst15|LPM_MUX_component|auto_generated|result_node[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(4))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ram_out\(4),
	datac => \inst17|wb_sel~1_combout\,
	datad => \inst6|alu_data_out\(4),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\);

-- Location: LCCOMB_X56_Y41_N14
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~13_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~12_combout\) # ((!\inst4|pc_sel_out\(0) & (\inst4|pc_sel_out\(1) & \inst4|regB_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~12_combout\,
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst4|regB_out\(4),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~13_combout\);

-- Location: FF_X56_Y41_N15
\inst1|pc_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~13_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(4));

-- Location: LCCOMB_X56_Y41_N0
\pc_sel_mux|output[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[4]~36_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & (\inst1|pc_out\(4))) # (!\inst5|pc_sel[0]~3_combout\ & ((\inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[1]~4_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst1|pc_out\(4),
	datad => \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout\,
	combout => \pc_sel_mux|output[4]~36_combout\);

-- Location: LCCOMB_X56_Y41_N18
\pc_sel_mux|output[4]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[4]~51_combout\ = (\pc_sel_mux|output[4]~36_combout\) # ((\Reset_Pin~input_o\ & (\inst6|ret_op~q\ & \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst6|ret_op~q\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\,
	datad => \pc_sel_mux|output[4]~36_combout\,
	combout => \pc_sel_mux|output[4]~51_combout\);

-- Location: LCCOMB_X56_Y42_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~3_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~3_combout\);

-- Location: FF_X56_Y42_N29
\inst|instr_to_cntl[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(7));

-- Location: LCCOMB_X56_Y43_N0
\inst16|pc_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|pc_sel~0_combout\ = (\inst|instr_to_cntl\(8) & (\inst|instr_to_cntl\(7) & !\inst|instr_to_cntl\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(7),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|pc_sel~0_combout\);

-- Location: LCCOMB_X56_Y43_N16
\inst16|pc_sel~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|pc_sel~1_combout\ = (\inst|instr_to_cntl\(9) & (!\inst|instr_to_cntl\(14) & (\inst16|aluB_sel~0_combout\ & \inst16|pc_sel~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(9),
	datab => \inst|instr_to_cntl\(14),
	datac => \inst16|aluB_sel~0_combout\,
	datad => \inst16|pc_sel~0_combout\,
	combout => \inst16|pc_sel~1_combout\);

-- Location: FF_X56_Y43_N17
\inst4|pc_sel_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|pc_sel~1_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|pc_sel_out\(1));

-- Location: LCCOMB_X53_Y41_N24
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(2))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(2),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\);

-- Location: LCCOMB_X53_Y41_N8
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~9_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\) # ((\inst4|regB_out\(2) & (!\inst4|pc_sel_out\(0) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(2),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~8_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~9_combout\);

-- Location: FF_X53_Y41_N9
\inst1|pc_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~9_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(2));

-- Location: LCCOMB_X57_Y41_N2
\pc_sel_mux|output[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[2]~34_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(2)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[1]~4_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout\,
	datad => \inst1|pc_out\(2),
	combout => \pc_sel_mux|output[2]~34_combout\);

-- Location: LCCOMB_X57_Y41_N14
\pc_sel_mux|output[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[2]~49_combout\ = (\pc_sel_mux|output[2]~34_combout\) # ((\inst6|ret_op~q\ & (\inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\ & \Reset_Pin~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ret_op~q\,
	datab => \pc_sel_mux|output[2]~34_combout\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\,
	datad => \Reset_Pin~input_o\,
	combout => \pc_sel_mux|output[2]~49_combout\);

-- Location: M9K_X64_Y45_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F9FDFE1800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002700000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N18
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout\);

-- Location: M9K_X64_Y40_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N4
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\) # ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout\ & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout\);

-- Location: M9K_X37_Y50_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000602036000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001900000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2),
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N14
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout\);

-- Location: M9K_X51_Y53_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21_combout\);

-- Location: LCCOMB_X63_Y47_N6
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X63_Y47_N7
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X63_Y47_N20
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout\,
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X63_Y47_N21
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X56_Y44_N30
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\) # 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ & 
-- ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6_combout\);

-- Location: LCCOMB_X56_Y44_N10
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~7_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6_combout\ & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6_combout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~7_combout\);

-- Location: FF_X56_Y44_N11
\inst|instr_to_cntl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(9));

-- Location: LCCOMB_X54_Y43_N26
\inst16|ctl_wd[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[8]~13_combout\ = (\inst|instr_to_cntl\(8) & (!\inst|instr_to_cntl\(9) & !\inst|instr_to_cntl\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(9),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|ctl_wd[8]~13_combout\);

-- Location: LCCOMB_X54_Y40_N8
\inst16|aluA_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|aluA_sel~0_combout\ = (\Reset_Pin~input_o\ & ((\inst|instr_to_cntl\(15)) # ((\inst16|ctl_wd[8]~13_combout\ & \inst|instr_to_cntl\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(15),
	datab => \inst16|ctl_wd[8]~13_combout\,
	datac => \Reset_Pin~input_o\,
	datad => \inst|instr_to_cntl\(14),
	combout => \inst16|aluA_sel~0_combout\);

-- Location: FF_X54_Y40_N9
\inst4|aluA_sel_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|aluA_sel~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|aluA_sel_out~q\);

-- Location: FF_X59_Y41_N19
\RegisterFile|R1|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(1));

-- Location: FF_X61_Y41_N7
\RegisterFile|R6|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(1));

-- Location: FF_X59_Y40_N9
\RegisterFile|R5|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(1));

-- Location: LCCOMB_X59_Y40_N24
\RegisterFile|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux14~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|R5|data_out\(1)))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|R4|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R4|data_out\(1),
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datac => \RegisterFile|R5|data_out\(1),
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux14~0_combout\);

-- Location: LCCOMB_X59_Y40_N10
\RegisterFile|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux14~1_combout\ = (\RegisterFile|Mux14~0_combout\ & ((\RegisterFile|R7|data_out\(1)) # ((!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # (!\RegisterFile|Mux14~0_combout\ & (((\RegisterFile|R6|data_out\(1) & 
-- \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(1),
	datab => \RegisterFile|R6|data_out\(1),
	datac => \RegisterFile|Mux14~0_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	combout => \RegisterFile|Mux14~1_combout\);

-- Location: LCCOMB_X58_Y41_N28
\RegisterFile|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux14~2_combout\ = (\inst4|regA_out[15]~1_combout\ & (((\inst4|regA_out[15]~0_combout\) # (\RegisterFile|Mux14~1_combout\)))) # (!\inst4|regA_out[15]~1_combout\ & (\RegisterFile|R1|data_out\(1) & (!\inst4|regA_out[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \RegisterFile|R1|data_out\(1),
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux14~1_combout\,
	combout => \RegisterFile|Mux14~2_combout\);

-- Location: FF_X58_Y41_N17
\RegisterFile|R3|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(1));

-- Location: LCCOMB_X58_Y41_N14
\RegisterFile|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux14~3_combout\ = (\RegisterFile|Mux14~2_combout\ & (((\RegisterFile|R3|data_out\(1)) # (!\inst4|regA_out[15]~0_combout\)))) # (!\RegisterFile|Mux14~2_combout\ & (\RegisterFile|R2|data_out\(1) & (\inst4|regA_out[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(1),
	datab => \RegisterFile|Mux14~2_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|R3|data_out\(1),
	combout => \RegisterFile|Mux14~3_combout\);

-- Location: LCCOMB_X58_Y41_N4
\RegisterFile|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux14~4_combout\ = (\RegisterFile|Mux14~3_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\inst4|regA_out[15]~1_combout\) # (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \RegisterFile|Mux14~3_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux14~4_combout\);

-- Location: FF_X58_Y41_N5
\inst4|regA_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux14~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(1));

-- Location: LCCOMB_X57_Y39_N0
\inst8|LPM_MUX_component|auto_generated|result_node[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\ = (\inst4|aluA_sel_out~q\ & (!\SP|data_out\(1))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(1),
	datac => \inst4|aluA_sel_out~q\,
	datad => \inst4|regA_out\(1),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\);

-- Location: FF_X58_Y41_N19
\RegisterFile|R3|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(0));

-- Location: FF_X58_Y42_N1
\RegisterFile|R1|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(0));

-- Location: FF_X59_Y41_N21
\RegisterFile|R2|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(0));

-- Location: LCCOMB_X58_Y41_N12
\RegisterFile|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux15~2_combout\ = (\inst4|regA_out[15]~1_combout\ & (((\inst4|regA_out[15]~0_combout\)))) # (!\inst4|regA_out[15]~1_combout\ & ((\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|R2|data_out\(0)))) # (!\inst4|regA_out[15]~0_combout\ & 
-- (\RegisterFile|R1|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~1_combout\,
	datab => \RegisterFile|R1|data_out\(0),
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|R2|data_out\(0),
	combout => \RegisterFile|Mux15~2_combout\);

-- Location: LCCOMB_X58_Y41_N6
\RegisterFile|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux15~3_combout\ = (\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux15~2_combout\ & ((\RegisterFile|R3|data_out\(0)))) # (!\RegisterFile|Mux15~2_combout\ & (\RegisterFile|Mux15~1_combout\)))) # (!\inst4|regA_out[15]~1_combout\ & 
-- (((\RegisterFile|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux15~1_combout\,
	datab => \RegisterFile|R3|data_out\(0),
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|Mux15~2_combout\,
	combout => \RegisterFile|Mux15~3_combout\);

-- Location: LCCOMB_X58_Y41_N30
\RegisterFile|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux15~4_combout\ = (\RegisterFile|Mux15~3_combout\ & ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\) # ((\inst4|regA_out[15]~1_combout\) # (\inst4|regA_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datab => \inst4|regA_out[15]~1_combout\,
	datac => \inst4|regA_out[15]~0_combout\,
	datad => \RegisterFile|Mux15~3_combout\,
	combout => \RegisterFile|Mux15~4_combout\);

-- Location: FF_X58_Y41_N31
\inst4|regA_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux15~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(0));

-- Location: LCCOMB_X55_Y37_N14
\inst8|LPM_MUX_component|auto_generated|result_node[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\ = (\inst4|aluA_sel_out~q\ & (!\SP|data_out\(0))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datac => \SP|data_out\(0),
	datad => \inst4|regA_out\(0),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\);

-- Location: LCCOMB_X57_Y39_N28
\inst3|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux14~1_combout\ = (\inst3|Mux12~3_combout\ & ((\inst3|Mux12~4_combout\ & ((\inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\)))) 
-- # (!\inst3|Mux12~3_combout\ & (\inst3|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~3_combout\,
	datab => \inst3|Mux12~4_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[2]~12_combout\,
	combout => \inst3|Mux14~1_combout\);

-- Location: LCCOMB_X55_Y41_N12
\inst16|offset[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|offset[1]~23_combout\ = (\inst4|offset_out[3]~3_combout\ & (\Reset_Pin~input_o\ & \inst|instr_to_cntl\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out[3]~3_combout\,
	datac => \Reset_Pin~input_o\,
	datad => \inst|instr_to_cntl\(1),
	combout => \inst16|offset[1]~23_combout\);

-- Location: FF_X55_Y41_N13
\inst4|offset_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|offset[1]~23_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|offset_out\(1));

-- Location: LCCOMB_X59_Y40_N8
\RegisterFile|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux30~0_combout\ = (\inst|srcB_sel\(1) & (((\RegisterFile|R5|data_out\(1)) # (\inst|srcB_sel\(2))))) # (!\inst|srcB_sel\(1) & (\RegisterFile|R4|data_out\(1) & ((!\inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R4|data_out\(1),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|R5|data_out\(1),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux30~0_combout\);

-- Location: LCCOMB_X59_Y40_N6
\RegisterFile|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux30~1_combout\ = (\RegisterFile|Mux30~0_combout\ & ((\RegisterFile|R7|data_out\(1)) # ((!\inst|srcB_sel\(2))))) # (!\RegisterFile|Mux30~0_combout\ & (((\RegisterFile|R6|data_out\(1) & \inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(1),
	datab => \RegisterFile|R6|data_out\(1),
	datac => \RegisterFile|Mux30~0_combout\,
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux30~1_combout\);

-- Location: LCCOMB_X59_Y41_N18
\RegisterFile|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux30~2_combout\ = (\inst4|regB_out[11]~1_combout\ & ((\inst4|regB_out[11]~0_combout\) # ((\RegisterFile|Mux30~1_combout\)))) # (!\inst4|regB_out[11]~1_combout\ & (!\inst4|regB_out[11]~0_combout\ & (\RegisterFile|R1|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|R1|data_out\(1),
	datad => \RegisterFile|Mux30~1_combout\,
	combout => \RegisterFile|Mux30~2_combout\);

-- Location: LCCOMB_X58_Y41_N2
\RegisterFile|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux30~3_combout\ = (\RegisterFile|Mux30~2_combout\ & (((\RegisterFile|R3|data_out\(1)) # (!\inst4|regB_out[11]~0_combout\)))) # (!\RegisterFile|Mux30~2_combout\ & (\RegisterFile|R2|data_out\(1) & ((\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(1),
	datab => \RegisterFile|R3|data_out\(1),
	datac => \RegisterFile|Mux30~2_combout\,
	datad => \inst4|regB_out[11]~0_combout\,
	combout => \RegisterFile|Mux30~3_combout\);

-- Location: LCCOMB_X58_Y42_N12
\RegisterFile|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux30~4_combout\ = (\RegisterFile|Mux30~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux30~3_combout\,
	combout => \RegisterFile|Mux30~4_combout\);

-- Location: FF_X58_Y42_N13
\inst4|regB_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux30~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(1));

-- Location: LCCOMB_X54_Y40_N12
\inst30|output[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[1]~12_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(1))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluB_sel_out\(0),
	datab => \inst4|aluB_sel_out\(1),
	datac => \inst4|offset_out\(1),
	datad => \inst4|regB_out\(1),
	combout => \inst30|output[1]~12_combout\);

-- Location: LCCOMB_X57_Y39_N14
\inst3|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux14~2_combout\ = (\inst3|Mux12~3_combout\ & (\inst3|Mux14~1_combout\)) # (!\inst3|Mux12~3_combout\ & (\inst30|output[1]~12_combout\ $ (((\inst3|Mux14~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~3_combout\,
	datab => \inst3|Mux14~1_combout\,
	datac => \inst30|output[1]~12_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\,
	combout => \inst3|Mux14~2_combout\);

-- Location: LCCOMB_X57_Y39_N4
\inst3|F_temp~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|F_temp~30_combout\ = (\inst30|output[1]~12_combout\) # ((\inst4|aluA_sel_out~q\ & (!\SP|data_out\(1))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(1),
	datab => \inst30|output[1]~12_combout\,
	datac => \inst4|aluA_sel_out~q\,
	datad => \inst4|regA_out\(1),
	combout => \inst3|F_temp~30_combout\);

-- Location: LCCOMB_X57_Y39_N24
\inst3|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux14~3_combout\ = (\inst3|Mux14~0_combout\ & ((\inst3|Mux14~2_combout\) # ((!\inst3|Mux12~2_combout\)))) # (!\inst3|Mux14~0_combout\ & (((\inst3|F_temp~30_combout\ & \inst3|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux14~0_combout\,
	datab => \inst3|Mux14~2_combout\,
	datac => \inst3|F_temp~30_combout\,
	datad => \inst3|Mux12~2_combout\,
	combout => \inst3|Mux14~3_combout\);

-- Location: LCCOMB_X56_Y39_N24
\inst3|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux14~4_combout\ = (\inst3|Mux12~0_combout\ & ((\inst3|Add0~19_combout\) # ((\inst3|Mux1~0_combout\ & \inst3|Mux14~3_combout\)))) # (!\inst3|Mux12~0_combout\ & (((\inst3|Mux1~0_combout\ & \inst3|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~0_combout\,
	datab => \inst3|Add0~19_combout\,
	datac => \inst3|Mux1~0_combout\,
	datad => \inst3|Mux14~3_combout\,
	combout => \inst3|Mux14~4_combout\);

-- Location: LCCOMB_X58_Y39_N18
\inst3|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux14~5_combout\ = (\inst3|Mux14~4_combout\) # ((\inst3|Mux1~1_combout\ & \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux1~1_combout\,
	datab => \inst3|Mux14~4_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout\,
	combout => \inst3|Mux14~5_combout\);

-- Location: FF_X58_Y39_N19
\inst1|alu_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux14~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(1));

-- Location: LCCOMB_X58_Y39_N16
\inst6|alu_data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[1]~feeder_combout\ = \inst1|alu_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(1),
	combout => \inst6|alu_data_out[1]~feeder_combout\);

-- Location: FF_X58_Y39_N17
\inst6|alu_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[1]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(1));

-- Location: LCCOMB_X55_Y36_N6
\inst13|LPM_MUX_component|auto_generated|result_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|LPM_MUX_component|auto_generated|result_node[1]~1_combout\ = (\inst4|cntl_out\(13) & (\inst4|PC_src\(1))) # (!\inst4|cntl_out\(13) & ((\inst4|regB_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|cntl_out\(13),
	datac => \inst4|PC_src\(1),
	datad => \inst4|regB_out\(1),
	combout => \inst13|LPM_MUX_component|auto_generated|result_node[1]~1_combout\);

-- Location: M9K_X64_Y21_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemram:inst2|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w\(2),
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0_combout\,
	ena1 => \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N24
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\)) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\);

-- Location: LCCOMB_X52_Y29_N18
\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\);

-- Location: LCCOMB_X52_Y29_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X52_Y29_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X58_Y39_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\) # 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ & 
-- !\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\);

-- Location: LCCOMB_X58_Y39_N14
\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\);

-- Location: FF_X58_Y39_N15
\inst6|ram_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ram_out\(1));

-- Location: LCCOMB_X59_Y41_N16
\inst15|LPM_MUX_component|auto_generated|result_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\ = (\inst17|wb_sel~1_combout\ & ((\inst6|ram_out\(1)))) # (!\inst17|wb_sel~1_combout\ & (\inst6|alu_data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|alu_data_out\(1),
	datac => \inst17|wb_sel~1_combout\,
	datad => \inst6|ram_out\(1),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\);

-- Location: LCCOMB_X53_Y41_N6
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(1))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(1),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X53_Y41_N14
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\) # ((\inst4|regB_out\(1) & (!\inst4|pc_sel_out\(0) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(1),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~6_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\);

-- Location: FF_X53_Y41_N15
\inst1|pc_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~7_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(1));

-- Location: LCCOMB_X56_Y41_N20
\pc_sel_mux|output[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[1]~33_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(1)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[1]~4_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout\,
	datad => \inst1|pc_out\(1),
	combout => \pc_sel_mux|output[1]~33_combout\);

-- Location: LCCOMB_X57_Y41_N24
\pc_sel_mux|output[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[1]~48_combout\ = (\pc_sel_mux|output[1]~33_combout\) # ((\inst6|ret_op~q\ & (\Reset_Pin~input_o\ & \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ret_op~q\,
	datab => \Reset_Pin~input_o\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout\,
	datad => \pc_sel_mux|output[1]~33_combout\,
	combout => \pc_sel_mux|output[1]~48_combout\);

-- Location: LCCOMB_X56_Y44_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ & 
-- !\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28_combout\);

-- Location: LCCOMB_X56_Y44_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~29_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\) # ((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28_combout\ & (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ & \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~29_combout\);

-- Location: FF_X56_Y44_N29
\inst|srcB_sel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~29_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|srcB_sel\(1));

-- Location: LCCOMB_X58_Y42_N0
\RegisterFile|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux31~2_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|R2|data_out\(0)) # ((\inst4|regB_out[11]~1_combout\)))) # (!\inst4|regB_out[11]~0_combout\ & (((\RegisterFile|R1|data_out\(0) & !\inst4|regB_out[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~0_combout\,
	datab => \RegisterFile|R2|data_out\(0),
	datac => \RegisterFile|R1|data_out\(0),
	datad => \inst4|regB_out[11]~1_combout\,
	combout => \RegisterFile|Mux31~2_combout\);

-- Location: FF_X61_Y41_N1
\RegisterFile|R6|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(0));

-- Location: FF_X59_Y38_N29
\RegisterFile|R5|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(0));

-- Location: LCCOMB_X59_Y38_N28
\RegisterFile|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux31~0_combout\ = (\inst|srcB_sel\(1) & (((\RegisterFile|R5|data_out\(0)) # (\inst|srcB_sel\(2))))) # (!\inst|srcB_sel\(1) & (\RegisterFile|R4|data_out\(0) & ((!\inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R4|data_out\(0),
	datab => \inst|srcB_sel\(1),
	datac => \RegisterFile|R5|data_out\(0),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux31~0_combout\);

-- Location: LCCOMB_X58_Y41_N8
\RegisterFile|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux31~1_combout\ = (\inst|srcB_sel\(2) & ((\RegisterFile|Mux31~0_combout\ & (\RegisterFile|R7|data_out\(0))) # (!\RegisterFile|Mux31~0_combout\ & ((\RegisterFile|R6|data_out\(0)))))) # (!\inst|srcB_sel\(2) & 
-- (((\RegisterFile|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R7|data_out\(0),
	datab => \RegisterFile|R6|data_out\(0),
	datac => \inst|srcB_sel\(2),
	datad => \RegisterFile|Mux31~0_combout\,
	combout => \RegisterFile|Mux31~1_combout\);

-- Location: LCCOMB_X58_Y42_N28
\RegisterFile|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux31~3_combout\ = (\inst4|regB_out[11]~1_combout\ & ((\RegisterFile|Mux31~2_combout\ & (\RegisterFile|R3|data_out\(0))) # (!\RegisterFile|Mux31~2_combout\ & ((\RegisterFile|Mux31~1_combout\))))) # (!\inst4|regB_out[11]~1_combout\ & 
-- (\RegisterFile|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \RegisterFile|Mux31~2_combout\,
	datac => \RegisterFile|R3|data_out\(0),
	datad => \RegisterFile|Mux31~1_combout\,
	combout => \RegisterFile|Mux31~3_combout\);

-- Location: LCCOMB_X58_Y42_N22
\RegisterFile|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux31~4_combout\ = (\RegisterFile|Mux31~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux31~3_combout\,
	combout => \RegisterFile|Mux31~4_combout\);

-- Location: FF_X58_Y42_N23
\inst4|regB_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux31~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(0));

-- Location: LCCOMB_X55_Y41_N8
\inst30|output[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[0]~13_combout\ = (\inst4|aluB_sel_out\(1) & (((\inst4|aluB_sel_out\(0))))) # (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(0))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(0),
	datab => \inst4|regB_out\(0),
	datac => \inst4|aluB_sel_out\(1),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[0]~13_combout\);

-- Location: LCCOMB_X55_Y37_N2
\inst3|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~1_combout\ = (\inst3|Mux15~0_combout\ & ((\inst30|output[0]~13_combout\))) # (!\inst3|Mux15~0_combout\ & (\inst3|Add0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~17_combout\,
	datab => \inst30|output[0]~13_combout\,
	datac => \inst3|Mux15~0_combout\,
	combout => \inst3|Mux15~1_combout\);

-- Location: LCCOMB_X57_Y37_N30
\inst3|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~5_combout\ = (\inst4|alu_op\(0) & ((\inst4|alu_op\(2) & (!\inst4|alu_op\(3) & \inst4|alu_op\(1))) # (!\inst4|alu_op\(2) & (\inst4|alu_op\(3))))) # (!\inst4|alu_op\(0) & (\inst4|alu_op\(1) & ((\inst4|alu_op\(2)) # (!\inst4|alu_op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(2),
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux15~5_combout\);

-- Location: LCCOMB_X57_Y37_N0
\inst3|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~2_combout\ = (\inst4|aluA_sel_out~q\ & (!\SP|data_out\(1))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SP|data_out\(1),
	datac => \inst4|aluA_sel_out~q\,
	datad => \inst4|regA_out\(1),
	combout => \inst3|Mux15~2_combout\);

-- Location: LCCOMB_X57_Y37_N26
\inst3|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~3_combout\ = (\inst4|alu_op\(3) & (\inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\)) # (!\inst4|alu_op\(3) & ((\inst4|alu_op\(1) & ((\inst3|Mux15~2_combout\))) # (!\inst4|alu_op\(1) & 
-- (\inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout\,
	datab => \inst3|Mux15~2_combout\,
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux15~3_combout\);

-- Location: LCCOMB_X55_Y37_N12
\inst3|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~7_combout\ = (\inst3|Mux15~5_combout\ & (((\inst3|Mux15~0_combout\)) # (!\inst3|Mux15~4_combout\))) # (!\inst3|Mux15~5_combout\ & (\inst3|Mux15~0_combout\ & (\inst3|Mux15~4_combout\ $ (\inst3|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux15~4_combout\,
	datab => \inst3|Mux15~5_combout\,
	datac => \inst3|Mux15~0_combout\,
	datad => \inst3|Mux15~3_combout\,
	combout => \inst3|Mux15~7_combout\);

-- Location: LCCOMB_X55_Y37_N18
\inst3|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux15~8_combout\ = \inst3|Mux15~6_combout\ $ (((\inst3|Mux15~1_combout\ & \inst3|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux15~6_combout\,
	datab => \inst3|Mux15~1_combout\,
	datad => \inst3|Mux15~7_combout\,
	combout => \inst3|Mux15~8_combout\);

-- Location: FF_X55_Y37_N19
\inst1|alu_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux15~8_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(0));

-- Location: LCCOMB_X55_Y37_N30
\inst6|alu_data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[0]~feeder_combout\ = \inst1|alu_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(0),
	combout => \inst6|alu_data_out[0]~feeder_combout\);

-- Location: FF_X55_Y37_N31
\inst6|alu_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[0]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(0));

-- Location: LCCOMB_X59_Y41_N20
\inst15|LPM_MUX_component|auto_generated|result_node[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(0))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ram_out\(0),
	datac => \inst17|wb_sel~1_combout\,
	datad => \inst6|alu_data_out\(0),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\);

-- Location: LCCOMB_X53_Y41_N12
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & ((\inst4|offset_out\(0)))) # (!\inst4|pc_sel_out\(0) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(1),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\,
	datad => \inst4|offset_out\(0),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\);

-- Location: LCCOMB_X53_Y41_N20
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\) # ((!\inst4|pc_sel_out\(0) & (\inst4|pc_sel_out\(1) & \inst4|regB_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(0),
	datab => \inst4|pc_sel_out\(1),
	datac => \inst4|regB_out\(0),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~4_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\);

-- Location: FF_X53_Y41_N21
\inst1|pc_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(0));

-- Location: LCCOMB_X58_Y42_N16
\pc_sel_mux|output[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[0]~32_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(0)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst5|pc_sel[1]~4_combout\,
	datad => \inst1|pc_out\(0),
	combout => \pc_sel_mux|output[0]~32_combout\);

-- Location: LCCOMB_X58_Y42_N18
\pc_sel_mux|output[0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[0]~47_combout\ = (\pc_sel_mux|output[0]~32_combout\) # ((\inst6|ret_op~q\ & (\Reset_Pin~input_o\ & \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ret_op~q\,
	datab => \Reset_Pin~input_o\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\,
	datad => \pc_sel_mux|output[0]~32_combout\,
	combout => \pc_sel_mux|output[0]~47_combout\);

-- Location: LCCOMB_X54_Y43_N2
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10_combout\);

-- Location: LCCOMB_X54_Y43_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~11_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10_combout\ 
-- & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10_combout\ & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~11_combout\);

-- Location: FF_X54_Y43_N25
\inst|instr_to_cntl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~11_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(14));

-- Location: LCCOMB_X55_Y42_N30
\inst16|ctl_wd[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[8]~8_combout\ = (\inst|instr_to_cntl\(14) & (((\inst|instr_to_cntl\(8) & !\inst|instr_to_cntl\(10))))) # (!\inst|instr_to_cntl\(14) & (\inst|instr_to_cntl\(10) & ((\inst|instr_to_cntl\(7)) # (!\inst|instr_to_cntl\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(7),
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|ctl_wd[8]~8_combout\);

-- Location: LCCOMB_X54_Y43_N6
\inst16|ctl_wd[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[8]~27_combout\ = (\Reset_Pin~input_o\ & ((\inst|instr_to_cntl\(15)) # ((!\inst|instr_to_cntl\(9) & \inst16|ctl_wd[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(9),
	datab => \inst16|ctl_wd[8]~8_combout\,
	datac => \inst|instr_to_cntl\(15),
	datad => \Reset_Pin~input_o\,
	combout => \inst16|ctl_wd[8]~27_combout\);

-- Location: FF_X57_Y37_N17
\inst4|alu_op[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst16|ctl_wd[8]~27_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|alu_op\(3));

-- Location: LCCOMB_X57_Y37_N20
\inst3|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux1~1_combout\ = (\inst4|alu_op\(3) & (\inst4|alu_op\(2) $ (((!\inst4|alu_op\(0) & \inst4|alu_op\(1)))))) # (!\inst4|alu_op\(3) & (((!\inst4|alu_op\(2) & !\inst4|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|alu_op\(0),
	datab => \inst4|alu_op\(2),
	datac => \inst4|alu_op\(3),
	datad => \inst4|alu_op\(1),
	combout => \inst3|Mux1~1_combout\);

-- Location: FF_X59_Y41_N9
\RegisterFile|R2|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(9));

-- Location: FF_X60_Y39_N19
\RegisterFile|R7|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(9));

-- Location: FF_X60_Y39_N17
\RegisterFile|R6|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(9));

-- Location: LCCOMB_X56_Y42_N30
\RegisterFile|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux22~1_combout\ = (\RegisterFile|Mux22~0_combout\ & ((\RegisterFile|R7|data_out\(9)) # ((!\inst|srcB_sel\(2))))) # (!\RegisterFile|Mux22~0_combout\ & (((\RegisterFile|R6|data_out\(9) & \inst|srcB_sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|Mux22~0_combout\,
	datab => \RegisterFile|R7|data_out\(9),
	datac => \RegisterFile|R6|data_out\(9),
	datad => \inst|srcB_sel\(2),
	combout => \RegisterFile|Mux22~1_combout\);

-- Location: FF_X56_Y42_N19
\RegisterFile|R1|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R1|data_out\(9));

-- Location: LCCOMB_X60_Y40_N18
\RegisterFile|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux22~2_combout\ = (\inst4|regB_out[11]~1_combout\ & ((\inst4|regB_out[11]~0_combout\) # ((\RegisterFile|Mux22~1_combout\)))) # (!\inst4|regB_out[11]~1_combout\ & (!\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|R1|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst4|regB_out[11]~0_combout\,
	datac => \RegisterFile|Mux22~1_combout\,
	datad => \RegisterFile|R1|data_out\(9),
	combout => \RegisterFile|Mux22~2_combout\);

-- Location: LCCOMB_X60_Y40_N28
\RegisterFile|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux22~3_combout\ = (\inst4|regB_out[11]~0_combout\ & ((\RegisterFile|Mux22~2_combout\ & (\RegisterFile|R3|data_out\(9))) # (!\RegisterFile|Mux22~2_combout\ & ((\RegisterFile|R2|data_out\(9)))))) # (!\inst4|regB_out[11]~0_combout\ & 
-- (((\RegisterFile|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(9),
	datab => \RegisterFile|R2|data_out\(9),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux22~2_combout\,
	combout => \RegisterFile|Mux22~3_combout\);

-- Location: LCCOMB_X60_Y40_N26
\RegisterFile|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux22~4_combout\ = (\RegisterFile|Mux22~3_combout\ & ((\inst4|regB_out[11]~1_combout\) # ((\inst|srcB_sel\(1)) # (\inst4|regB_out[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out[11]~1_combout\,
	datab => \inst|srcB_sel\(1),
	datac => \inst4|regB_out[11]~0_combout\,
	datad => \RegisterFile|Mux22~3_combout\,
	combout => \RegisterFile|Mux22~4_combout\);

-- Location: FF_X60_Y40_N27
\inst4|regB_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux22~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regB_out\(9));

-- Location: LCCOMB_X54_Y40_N20
\inst30|output[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst30|output[9]~4_combout\ = (!\inst4|aluB_sel_out\(1) & ((\inst4|aluB_sel_out\(0) & (\inst4|offset_out\(9))) # (!\inst4|aluB_sel_out\(0) & ((\inst4|regB_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(9),
	datab => \inst4|aluB_sel_out\(1),
	datac => \inst4|regB_out\(9),
	datad => \inst4|aluB_sel_out\(0),
	combout => \inst30|output[9]~4_combout\);

-- Location: LCCOMB_X56_Y37_N8
\inst3|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux6~0_combout\ = (\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\ & (\inst3|Mux12~1_combout\ & ((\inst30|output[9]~4_combout\) # (\inst3|Mux12~2_combout\)))) # (!\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\ & 
-- (\inst3|Mux12~1_combout\ $ (((!\inst3|Mux12~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\,
	datab => \inst3|Mux12~1_combout\,
	datac => \inst30|output[9]~4_combout\,
	datad => \inst3|Mux12~2_combout\,
	combout => \inst3|Mux6~0_combout\);

-- Location: LCCOMB_X56_Y37_N18
\inst3|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux6~1_combout\ = (\inst3|Mux12~4_combout\ & (((\inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\)) # (!\inst3|Mux12~3_combout\))) # (!\inst3|Mux12~4_combout\ & (\inst3|Mux12~3_combout\ & 
-- ((\inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~4_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[10]~4_combout\,
	datad => \inst8|LPM_MUX_component|auto_generated|result_node[8]~6_combout\,
	combout => \inst3|Mux6~1_combout\);

-- Location: LCCOMB_X56_Y37_N20
\inst3|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux6~2_combout\ = (\inst3|Mux12~3_combout\ & (((\inst3|Mux6~1_combout\)))) # (!\inst3|Mux12~3_combout\ & (\inst30|output[9]~4_combout\ $ (((\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\ & \inst3|Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\,
	datab => \inst3|Mux12~3_combout\,
	datac => \inst30|output[9]~4_combout\,
	datad => \inst3|Mux6~1_combout\,
	combout => \inst3|Mux6~2_combout\);

-- Location: LCCOMB_X56_Y37_N14
\inst3|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux6~3_combout\ = (\inst3|Mux12~2_combout\ & ((\inst3|Mux6~0_combout\ & ((\inst3|Mux6~2_combout\))) # (!\inst3|Mux6~0_combout\ & (\inst3|F_temp~38_combout\)))) # (!\inst3|Mux12~2_combout\ & (((\inst3|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|F_temp~38_combout\,
	datab => \inst3|Mux12~2_combout\,
	datac => \inst3|Mux6~0_combout\,
	datad => \inst3|Mux6~2_combout\,
	combout => \inst3|Mux6~3_combout\);

-- Location: LCCOMB_X56_Y37_N0
\inst3|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux6~4_combout\ = (\inst3|Mux12~0_combout\ & ((\inst3|Add0~35_combout\) # ((\inst3|Mux1~0_combout\ & \inst3|Mux6~3_combout\)))) # (!\inst3|Mux12~0_combout\ & (\inst3|Mux1~0_combout\ & (\inst3|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~0_combout\,
	datab => \inst3|Mux1~0_combout\,
	datac => \inst3|Mux6~3_combout\,
	datad => \inst3|Add0~35_combout\,
	combout => \inst3|Mux6~4_combout\);

-- Location: LCCOMB_X56_Y37_N26
\inst3|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux6~5_combout\ = (\inst3|Mux6~4_combout\) # ((\inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\ & \inst3|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|LPM_MUX_component|auto_generated|result_node[9]~5_combout\,
	datac => \inst3|Mux1~1_combout\,
	datad => \inst3|Mux6~4_combout\,
	combout => \inst3|Mux6~5_combout\);

-- Location: FF_X56_Y37_N27
\inst1|alu_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux6~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(9));

-- Location: LCCOMB_X56_Y42_N8
\inst6|alu_data_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[9]~feeder_combout\ = \inst1|alu_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(9),
	combout => \inst6|alu_data_out[9]~feeder_combout\);

-- Location: FF_X56_Y42_N9
\inst6|alu_data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[9]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(9));

-- Location: LCCOMB_X56_Y42_N18
\inst15|LPM_MUX_component|auto_generated|result_node[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(9))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ram_out\(9),
	datab => \inst17|wb_sel~1_combout\,
	datac => \inst6|alu_data_out\(9),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\);

-- Location: LCCOMB_X56_Y40_N12
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~22_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & ((\inst4|offset_out\(9)))) # (!\inst4|pc_sel_out\(0) & (\inst7|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(1),
	datab => \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\,
	datac => \inst4|pc_sel_out\(0),
	datad => \inst4|offset_out\(9),
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X56_Y40_N6
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~23_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~22_combout\) # ((\inst4|pc_sel_out\(1) & (\inst4|regB_out\(9) & !\inst4|pc_sel_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|pc_sel_out\(1),
	datab => \inst4|regB_out\(9),
	datac => \inst4|pc_sel_out\(0),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~22_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~23_combout\);

-- Location: FF_X56_Y40_N7
\inst1|pc_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~23_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(9));

-- Location: LCCOMB_X56_Y40_N0
\pc_sel_mux|output[9]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[9]~41_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(9)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout\,
	datab => \inst5|pc_sel[0]~3_combout\,
	datac => \inst5|pc_sel[1]~4_combout\,
	datad => \inst1|pc_out\(9),
	combout => \pc_sel_mux|output[9]~41_combout\);

-- Location: LCCOMB_X56_Y40_N2
\pc_sel_mux|output[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[9]~56_combout\ = (\pc_sel_mux|output[9]~41_combout\) # ((\Reset_Pin~input_o\ & (\inst6|ret_op~q\ & \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_Pin~input_o\,
	datab => \inst6|ret_op~q\,
	datac => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\,
	datad => \pc_sel_mux|output[9]~41_combout\,
	combout => \pc_sel_mux|output[9]~56_combout\);

-- Location: FF_X56_Y40_N3
\PC|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc_sel_mux|output[9]~56_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(9));

-- Location: LCCOMB_X53_Y41_N16
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ = (!\inst4|pc_sel_out\(1) & ((\inst4|pc_sel_out\(0) & (\inst4|offset_out\(13))) # (!\inst4|pc_sel_out\(0) & ((\inst7|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|offset_out\(13),
	datab => \inst4|pc_sel_out\(1),
	datac => \inst4|pc_sel_out\(0),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\);

-- Location: LCCOMB_X53_Y41_N0
\inst7|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ = (\inst7|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\) # ((\inst4|regB_out\(13) & (!\inst4|pc_sel_out\(0) & \inst4|pc_sel_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regB_out\(13),
	datab => \inst4|pc_sel_out\(0),
	datac => \inst4|pc_sel_out\(1),
	datad => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\,
	combout => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\);

-- Location: FF_X53_Y41_N1
\inst1|pc_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst7|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pc_out\(13));

-- Location: LCCOMB_X58_Y40_N24
\pc_sel_mux|output[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[13]~28_combout\ = (!\inst5|pc_sel[1]~4_combout\ & ((\inst5|pc_sel[0]~3_combout\ & ((\inst1|pc_out\(13)))) # (!\inst5|pc_sel[0]~3_combout\ & (\inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|pc_sel[0]~3_combout\,
	datab => \inst5|pc_sel[1]~4_combout\,
	datac => \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout\,
	datad => \inst1|pc_out\(13),
	combout => \pc_sel_mux|output[13]~28_combout\);

-- Location: LCCOMB_X58_Y40_N28
\inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\ = (\pc_sel_mux|output[14]~31_combout\ & (!\pc_sel_mux|output[13]~28_combout\ & ((!\pc_sel_mux|output[13]~29_combout\) # 
-- (!\inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_sel_mux|output[14]~31_combout\,
	datab => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	datac => \pc_sel_mux|output[13]~29_combout\,
	datad => \pc_sel_mux|output[13]~28_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout\);

-- Location: M9K_X64_Y49_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "marc_test_no_haz.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemrom:inst9|altsyncram:altsyncram_component|altsyncram_p6d1:auto_generated|altsyncram_vpe2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w\(2),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout\,
	ena1 => \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout\,
	portadatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\,
	portbdatain => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\,
	portaaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\,
	portbaddr => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\,
	portbdataout => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout\);

-- Location: LCCOMB_X63_Y47_N10
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout\,
	combout => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X63_Y47_N11
\inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X56_Y44_N20
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4_combout\);

-- Location: LCCOMB_X56_Y42_N22
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~5_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~5_combout\);

-- Location: FF_X56_Y42_N23
\inst|instr_to_cntl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(8));

-- Location: LCCOMB_X55_Y42_N2
\inst16|ctl_wd[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[7]~16_combout\ = (\inst|instr_to_cntl\(14) & (((\inst|instr_to_cntl\(8)) # (\inst|instr_to_cntl\(10))))) # (!\inst|instr_to_cntl\(14) & (\inst|instr_to_cntl\(9) & ((!\inst|instr_to_cntl\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(9),
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst|instr_to_cntl\(10),
	combout => \inst16|ctl_wd[7]~16_combout\);

-- Location: LCCOMB_X56_Y42_N26
\inst16|ctl_wd[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[7]~25_combout\ = (!\inst|instr_to_cntl\(15) & (\Reset_Pin~input_o\ & \inst16|ctl_wd[7]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(15),
	datac => \Reset_Pin~input_o\,
	datad => \inst16|ctl_wd[7]~16_combout\,
	combout => \inst16|ctl_wd[7]~25_combout\);

-- Location: FF_X56_Y42_N27
\inst4|cntl_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|ctl_wd[7]~25_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(7));

-- Location: FF_X57_Y42_N25
\inst1|ctrl_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst4|cntl_out\(7),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(7));

-- Location: LCCOMB_X55_Y42_N24
\inst4|cntl_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|cntl_out[12]~feeder_combout\ = \inst|instr_to_cntl\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|instr_to_cntl\(14),
	combout => \inst4|cntl_out[12]~feeder_combout\);

-- Location: FF_X55_Y42_N25
\inst4|cntl_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst4|cntl_out[12]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \Reset_Pin~input_o\,
	sload => \inst|instr_to_cntl\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(12));

-- Location: LCCOMB_X57_Y42_N2
\inst1|ctrl_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|ctrl_out[12]~feeder_combout\ = \inst4|cntl_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|cntl_out\(12),
	combout => \inst1|ctrl_out[12]~feeder_combout\);

-- Location: FF_X57_Y42_N3
\inst1|ctrl_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst1|ctrl_out[12]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(12));

-- Location: LCCOMB_X57_Y42_N24
\inst6|reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|reg~0_combout\ = (\inst1|ctrl_out\(8) & (\inst1|ctrl_out\(6) & (\inst1|ctrl_out\(7) & \inst1|ctrl_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ctrl_out\(8),
	datab => \inst1|ctrl_out\(6),
	datac => \inst1|ctrl_out\(7),
	datad => \inst1|ctrl_out\(12),
	combout => \inst6|reg~0_combout\);

-- Location: LCCOMB_X58_Y42_N6
\inst6|reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|reg~1_combout\ = (!\inst1|ctrl_out\(5) & (!\inst1|ctrl_out\(13) & \inst6|reg~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ctrl_out\(5),
	datab => \inst1|ctrl_out\(13),
	datad => \inst6|reg~0_combout\,
	combout => \inst6|reg~1_combout\);

-- Location: FF_X58_Y42_N7
\inst6|ret_op\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|reg~1_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ret_op~q\);

-- Location: LCCOMB_X59_Y39_N30
\pc_sel_mux|output[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_sel_mux|output[13]~29_combout\ = (\Reset_Pin~input_o\ & \inst6|ret_op~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset_Pin~input_o\,
	datac => \inst6|ret_op~q\,
	combout => \pc_sel_mux|output[13]~29_combout\);

-- Location: LCCOMB_X58_Y40_N6
\inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2) = (!\pc_sel_mux|output[14]~31_combout\ & (!\pc_sel_mux|output[13]~28_combout\ & ((!\pc_sel_mux|output[13]~29_combout\) # 
-- (!\inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_sel_mux|output[14]~31_combout\,
	datab => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	datac => \pc_sel_mux|output[13]~29_combout\,
	datad => \pc_sel_mux|output[13]~28_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w\(2));

-- Location: LCCOMB_X56_Y44_N16
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout\);

-- Location: LCCOMB_X56_Y42_N24
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout\ & 
-- (((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout\ & (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ & ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\,
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout\);

-- Location: FF_X56_Y42_N25
\inst|instr_to_cntl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(10));

-- Location: LCCOMB_X55_Y42_N8
\inst16|ctl_wd[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[6]~14_combout\ = (\inst|instr_to_cntl\(9) & (((\inst|instr_to_cntl\(14))))) # (!\inst|instr_to_cntl\(9) & (\inst|instr_to_cntl\(8) & (!\inst|instr_to_cntl\(14) & \inst|instr_to_cntl\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(9),
	datab => \inst|instr_to_cntl\(8),
	datac => \inst|instr_to_cntl\(14),
	datad => \inst|instr_to_cntl\(7),
	combout => \inst16|ctl_wd[6]~14_combout\);

-- Location: LCCOMB_X56_Y43_N2
\inst16|ctl_wd[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst16|ctl_wd[6]~15_combout\ = (\inst16|aluB_sel~0_combout\ & ((\inst16|ctl_wd[6]~14_combout\) # ((\inst|instr_to_cntl\(8) & !\inst|instr_to_cntl\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instr_to_cntl\(8),
	datab => \inst|instr_to_cntl\(10),
	datac => \inst16|aluB_sel~0_combout\,
	datad => \inst16|ctl_wd[6]~14_combout\,
	combout => \inst16|ctl_wd[6]~15_combout\);

-- Location: FF_X56_Y43_N3
\inst4|cntl_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|ctl_wd[6]~15_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(6));

-- Location: LCCOMB_X57_Y42_N4
\inst1|ctrl_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|ctrl_out[6]~feeder_combout\ = \inst4|cntl_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|cntl_out\(6),
	combout => \inst1|ctrl_out[6]~feeder_combout\);

-- Location: FF_X57_Y42_N5
\inst1|ctrl_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst1|ctrl_out[6]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(6));

-- Location: FF_X57_Y42_N19
\inst6|ctrl_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|ctrl_out\(6),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ctrl_out\(1));

-- Location: LCCOMB_X56_Y40_N16
\inst6|ctrl_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|ctrl_out[4]~feeder_combout\ = \inst1|ctrl_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ctrl_out\(12),
	combout => \inst6|ctrl_out[4]~feeder_combout\);

-- Location: FF_X56_Y40_N17
\inst6|ctrl_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|ctrl_out[4]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ctrl_out\(4));

-- Location: LCCOMB_X57_Y42_N18
\inst17|wb_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst17|wb_sel~0_combout\ = (!\inst6|ctrl_out\(5) & ((\inst6|ctrl_out\(0) & (!\inst6|ctrl_out\(1) & !\inst6|ctrl_out\(4))) # (!\inst6|ctrl_out\(0) & (\inst6|ctrl_out\(1) & \inst6|ctrl_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ctrl_out\(0),
	datab => \inst6|ctrl_out\(5),
	datac => \inst6|ctrl_out\(1),
	datad => \inst6|ctrl_out\(4),
	combout => \inst17|wb_sel~0_combout\);

-- Location: FF_X54_Y43_N7
\inst4|cntl_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst16|ctl_wd[8]~27_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(8));

-- Location: LCCOMB_X54_Y43_N18
\inst1|ctrl_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|ctrl_out[8]~feeder_combout\ = \inst4|cntl_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|cntl_out\(8),
	combout => \inst1|ctrl_out[8]~feeder_combout\);

-- Location: FF_X54_Y43_N19
\inst1|ctrl_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst1|ctrl_out[8]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(8));

-- Location: FF_X57_Y42_N13
\inst6|ctrl_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|ctrl_out\(8),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|ctrl_out\(3));

-- Location: LCCOMB_X57_Y42_N12
\inst17|wb_sel~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst17|wb_sel~1_combout\ = (\inst17|wb_sel~0_combout\ & ((\inst6|ctrl_out\(2) & (\inst6|ctrl_out\(3) & \inst6|ctrl_out\(4))) # (!\inst6|ctrl_out\(2) & (!\inst6|ctrl_out\(3) & !\inst6|ctrl_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ctrl_out\(2),
	datab => \inst17|wb_sel~0_combout\,
	datac => \inst6|ctrl_out\(3),
	datad => \inst6|ctrl_out\(4),
	combout => \inst17|wb_sel~1_combout\);

-- Location: FF_X58_Y37_N1
\inst6|alu_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst1|alu_out\(13),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(13));

-- Location: LCCOMB_X58_Y37_N10
\inst15|LPM_MUX_component|auto_generated|result_node[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(13))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ram_out\(13),
	datac => \inst17|wb_sel~1_combout\,
	datad => \inst6|alu_data_out\(13),
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\);

-- Location: LCCOMB_X58_Y40_N22
\inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\ = (!\pc_sel_mux|output[14]~31_combout\ & ((\pc_sel_mux|output[13]~28_combout\) # ((\inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\ & 
-- \pc_sel_mux|output[13]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_sel_mux|output[14]~31_combout\,
	datab => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	datac => \pc_sel_mux|output[13]~29_combout\,
	datad => \pc_sel_mux|output[13]~28_combout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout\);

-- Location: LCCOMB_X56_Y44_N8
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\) # 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0_combout\);

-- Location: LCCOMB_X56_Y44_N0
\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~1_combout\ = (\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0_combout\ & 
-- ((\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0_combout\ & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\)))) # (!\inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (\inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0_combout\,
	datac => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\,
	datad => \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\,
	combout => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~1_combout\);

-- Location: FF_X56_Y44_N1
\inst|instr_to_cntl[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~1_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instr_to_cntl\(15));

-- Location: FF_X55_Y36_N25
\inst4|cntl_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|instr_to_cntl\(15),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|cntl_out\(13));

-- Location: FF_X58_Y42_N21
\inst1|ctrl_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst4|cntl_out\(13),
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ctrl_out\(13));

-- Location: LCCOMB_X58_Y42_N10
\inst5|sp_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|sp_wr_en~0_combout\ = (\inst1|ctrl_out\(13)) # ((!\inst1|ctrl_out\(5) & \inst6|reg~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ctrl_out\(5),
	datab => \inst1|ctrl_out\(13),
	datad => \inst6|reg~0_combout\,
	combout => \inst5|sp_wr_en~0_combout\);

-- Location: FF_X55_Y40_N5
\SP|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \SP|data_out[3]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \inst5|sp_wr_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SP|data_out\(3));

-- Location: LCCOMB_X62_Y40_N26
\RegisterFile|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux12~0_combout\ = (\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\ & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & (\RegisterFile|R5|data_out\(3))) # (!\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\ & ((\RegisterFile|R4|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	datab => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	datac => \RegisterFile|R5|data_out\(3),
	datad => \RegisterFile|R4|data_out\(3),
	combout => \RegisterFile|Mux12~0_combout\);

-- Location: LCCOMB_X62_Y40_N10
\RegisterFile|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux12~1_combout\ = (\RegisterFile|Mux12~0_combout\ & (((\RegisterFile|R7|data_out\(3)) # (!\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\)))) # (!\RegisterFile|Mux12~0_combout\ & (\RegisterFile|R6|data_out\(3) & 
-- ((\inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R6|data_out\(3),
	datab => \RegisterFile|R7|data_out\(3),
	datac => \RegisterFile|Mux12~0_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[1]~0_combout\,
	combout => \RegisterFile|Mux12~1_combout\);

-- Location: LCCOMB_X62_Y40_N4
\RegisterFile|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux12~2_combout\ = (\inst4|regA_out[15]~0_combout\ & (((\inst4|regA_out[15]~1_combout\)))) # (!\inst4|regA_out[15]~0_combout\ & ((\inst4|regA_out[15]~1_combout\ & ((\RegisterFile|Mux12~1_combout\))) # (!\inst4|regA_out[15]~1_combout\ & 
-- (\RegisterFile|R1|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(3),
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \RegisterFile|Mux12~1_combout\,
	combout => \RegisterFile|Mux12~2_combout\);

-- Location: FF_X56_Y40_N9
\RegisterFile|R3|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(3));

-- Location: LCCOMB_X62_Y40_N14
\RegisterFile|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux12~3_combout\ = (\inst4|regA_out[15]~0_combout\ & ((\RegisterFile|Mux12~2_combout\ & ((\RegisterFile|R3|data_out\(3)))) # (!\RegisterFile|Mux12~2_combout\ & (\RegisterFile|R2|data_out\(3))))) # (!\inst4|regA_out[15]~0_combout\ & 
-- (((\RegisterFile|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(3),
	datab => \inst4|regA_out[15]~0_combout\,
	datac => \RegisterFile|Mux12~2_combout\,
	datad => \RegisterFile|R3|data_out\(3),
	combout => \RegisterFile|Mux12~3_combout\);

-- Location: LCCOMB_X58_Y41_N0
\RegisterFile|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterFile|Mux12~4_combout\ = (\RegisterFile|Mux12~3_combout\ & ((\inst4|regA_out[15]~0_combout\) # ((\inst4|regA_out[15]~1_combout\) # (\inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regA_out[15]~0_combout\,
	datab => \RegisterFile|Mux12~3_combout\,
	datac => \inst4|regA_out[15]~1_combout\,
	datad => \inst19|LPM_MUX_component|auto_generated|result_node[0]~2_combout\,
	combout => \RegisterFile|Mux12~4_combout\);

-- Location: FF_X58_Y41_N1
\inst4|regA_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegisterFile|Mux12~4_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regA_out\(3));

-- Location: LCCOMB_X55_Y39_N2
\inst8|LPM_MUX_component|auto_generated|result_node[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\ = (\inst4|aluA_sel_out~q\ & (!\SP|data_out\(3))) # (!\inst4|aluA_sel_out~q\ & ((\inst4|regA_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|aluA_sel_out~q\,
	datab => \SP|data_out\(3),
	datac => \inst4|regA_out\(3),
	combout => \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\);

-- Location: LCCOMB_X55_Y40_N6
\inst3|Mux12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mux12~10_combout\ = (\inst3|Mux12~9_combout\) # ((\inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\ & \inst3|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mux12~9_combout\,
	datac => \inst8|LPM_MUX_component|auto_generated|result_node[3]~11_combout\,
	datad => \inst3|Mux1~1_combout\,
	combout => \inst3|Mux12~10_combout\);

-- Location: FF_X55_Y40_N7
\inst1|alu_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst3|Mux12~10_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|alu_out\(3));

-- Location: LCCOMB_X56_Y42_N4
\inst6|alu_data_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|alu_data_out[3]~feeder_combout\ = \inst1|alu_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|alu_out\(3),
	combout => \inst6|alu_data_out[3]~feeder_combout\);

-- Location: FF_X56_Y42_N5
\inst6|alu_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst6|alu_data_out[3]~feeder_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|alu_data_out\(3));

-- Location: LCCOMB_X56_Y40_N8
\inst15|LPM_MUX_component|auto_generated|result_node[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\ = (\inst17|wb_sel~1_combout\ & (\inst6|ram_out\(3))) # (!\inst17|wb_sel~1_combout\ & ((\inst6|alu_data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ram_out\(3),
	datab => \inst6|alu_data_out\(3),
	datad => \inst17|wb_sel~1_combout\,
	combout => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\);

-- Location: FF_X61_Y41_N19
\RegisterFile|R7|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(3));

-- Location: LCCOMB_X61_Y41_N18
\inst27|LPM_MUX_component|auto_generated|result_node[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[3]~1_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(3))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(3),
	datad => \RegisterFile|R5|data_out\(3),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[3]~1_combout\);

-- Location: FF_X61_Y41_N9
\RegisterFile|R6|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(3));

-- Location: LCCOMB_X61_Y41_N8
\inst27|LPM_MUX_component|auto_generated|result_node[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[3]~0_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(3) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(3),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[3]~0_combout\);

-- Location: LCCOMB_X61_Y40_N0
\inst27|LPM_MUX_component|auto_generated|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~1_combout\ = (\inst27|LPM_MUX_component|auto_generated|_~0_combout\ & (((\RegisterFile|R4|data_out\(3))) # (!\reg_select[0]~input_o\))) # (!\inst27|LPM_MUX_component|auto_generated|_~0_combout\ & 
-- (\reg_select[0]~input_o\ & (\RegisterFile|R2|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|_~0_combout\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R2|data_out\(3),
	datad => \RegisterFile|R4|data_out\(3),
	combout => \inst27|LPM_MUX_component|auto_generated|_~1_combout\);

-- Location: LCCOMB_X61_Y41_N28
\inst27|LPM_MUX_component|auto_generated|result_node[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[3]~1_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[3]~0_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[3]~1_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[3]~0_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|_~1_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\);

-- Location: LCCOMB_X61_Y40_N28
\inst27|LPM_MUX_component|auto_generated|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~4_combout\ = (\reg_select[1]~input_o\ & (\reg_select[0]~input_o\)) # (!\reg_select[1]~input_o\ & ((\reg_select[0]~input_o\ & (\RegisterFile|R2|data_out\(2))) # (!\reg_select[0]~input_o\ & 
-- ((\RegisterFile|R1|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R2|data_out\(2),
	datad => \RegisterFile|R1|data_out\(2),
	combout => \inst27|LPM_MUX_component|auto_generated|_~4_combout\);

-- Location: FF_X57_Y41_N27
\RegisterFile|R4|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(2));

-- Location: IOIBUF_X115_Y14_N1
\reg_select[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_select(1),
	o => \reg_select[1]~input_o\);

-- Location: LCCOMB_X57_Y41_N26
\inst27|LPM_MUX_component|auto_generated|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~5_combout\ = (\inst27|LPM_MUX_component|auto_generated|_~4_combout\ & (((\RegisterFile|R4|data_out\(2)) # (!\reg_select[1]~input_o\)))) # (!\inst27|LPM_MUX_component|auto_generated|_~4_combout\ & 
-- (\RegisterFile|R3|data_out\(2) & ((\reg_select[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(2),
	datab => \inst27|LPM_MUX_component|auto_generated|_~4_combout\,
	datac => \RegisterFile|R4|data_out\(2),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~5_combout\);

-- Location: IOIBUF_X115_Y15_N8
\reg_select[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_select(2),
	o => \reg_select[2]~input_o\);

-- Location: FF_X61_Y41_N5
\RegisterFile|R6|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[2]~2_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R6|data_out\(2));

-- Location: LCCOMB_X61_Y41_N4
\inst27|LPM_MUX_component|auto_generated|result_node[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[2]~6_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(2) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(2),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[2]~6_combout\);

-- Location: LCCOMB_X61_Y41_N24
\inst27|LPM_MUX_component|auto_generated|result_node[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[2]~7_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[2]~6_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[2]~7_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~5_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[2]~6_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\);

-- Location: LCCOMB_X62_Y41_N0
\inst26|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector4~2_combout\ = (\inst26|state.WRITE_CHAR6~q\ & (((!\inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\ & !\inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\)) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\,
	datad => \inst26|state.WRITE_CHAR6~q\,
	combout => \inst26|Selector4~2_combout\);

-- Location: FF_X60_Y38_N25
\RegisterFile|R4|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[15]~9_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(15));

-- Location: LCCOMB_X59_Y41_N26
\inst27|LPM_MUX_component|auto_generated|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~18_combout\ = (\reg_select[1]~input_o\ & (\reg_select[0]~input_o\)) # (!\reg_select[1]~input_o\ & ((\reg_select[0]~input_o\ & (\RegisterFile|R2|data_out\(15))) # (!\reg_select[0]~input_o\ & 
-- ((\RegisterFile|R1|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R2|data_out\(15),
	datad => \RegisterFile|R1|data_out\(15),
	combout => \inst27|LPM_MUX_component|auto_generated|_~18_combout\);

-- Location: LCCOMB_X60_Y38_N24
\inst27|LPM_MUX_component|auto_generated|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~19_combout\ = (\reg_select[1]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~18_combout\ & ((\RegisterFile|R4|data_out\(15)))) # (!\inst27|LPM_MUX_component|auto_generated|_~18_combout\ & 
-- (\RegisterFile|R3|data_out\(15))))) # (!\reg_select[1]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(15),
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R4|data_out\(15),
	datad => \inst27|LPM_MUX_component|auto_generated|_~18_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~19_combout\);

-- Location: LCCOMB_X60_Y39_N8
\inst27|LPM_MUX_component|auto_generated|result_node[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[15]~28_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(15))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(15),
	datad => \RegisterFile|R5|data_out\(15),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[15]~28_combout\);

-- Location: LCCOMB_X60_Y38_N20
\inst27|LPM_MUX_component|auto_generated|result_node[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[15]~27_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[15]~28_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[15]~27_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~19_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[15]~28_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\);

-- Location: LCCOMB_X60_Y39_N2
\inst27|LPM_MUX_component|auto_generated|result_node[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[13]~30_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(13) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(13),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[13]~30_combout\);

-- Location: FF_X61_Y39_N23
\RegisterFile|R4|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[13]~10_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(13));

-- Location: LCCOMB_X61_Y38_N4
\inst27|LPM_MUX_component|auto_generated|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~20_combout\ = (\reg_select[1]~input_o\ & (((\reg_select[0]~input_o\)))) # (!\reg_select[1]~input_o\ & ((\reg_select[0]~input_o\ & ((\RegisterFile|R2|data_out\(13)))) # (!\reg_select[0]~input_o\ & 
-- (\RegisterFile|R1|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(13),
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R2|data_out\(13),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~20_combout\);

-- Location: LCCOMB_X61_Y39_N22
\inst27|LPM_MUX_component|auto_generated|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~21_combout\ = (\reg_select[1]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~20_combout\ & ((\RegisterFile|R4|data_out\(13)))) # (!\inst27|LPM_MUX_component|auto_generated|_~20_combout\ & 
-- (\RegisterFile|R3|data_out\(13))))) # (!\reg_select[1]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(13),
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R4|data_out\(13),
	datad => \inst27|LPM_MUX_component|auto_generated|_~20_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~21_combout\);

-- Location: LCCOMB_X62_Y39_N8
\inst27|LPM_MUX_component|auto_generated|result_node[13]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[13]~31_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R7|data_out\(13)))) # (!\reg_select[1]~input_o\ & (\RegisterFile|R5|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(13),
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(13),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[13]~31_combout\);

-- Location: LCCOMB_X61_Y39_N10
\inst27|LPM_MUX_component|auto_generated|result_node[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[13]~30_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[13]~31_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[13]~30_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|_~21_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[13]~31_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\);

-- Location: LCCOMB_X58_Y37_N12
\inst27|LPM_MUX_component|auto_generated|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~22_combout\ = (\reg_select[0]~input_o\ & (((\reg_select[1]~input_o\)))) # (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R3|data_out\(14)))) # (!\reg_select[1]~input_o\ & 
-- (\RegisterFile|R1|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(14),
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R3|data_out\(14),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~22_combout\);

-- Location: LCCOMB_X60_Y38_N14
\inst27|LPM_MUX_component|auto_generated|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~23_combout\ = (\reg_select[0]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~22_combout\ & ((\RegisterFile|R4|data_out\(14)))) # (!\inst27|LPM_MUX_component|auto_generated|_~22_combout\ & 
-- (\RegisterFile|R2|data_out\(14))))) # (!\reg_select[0]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(14),
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R4|data_out\(14),
	datad => \inst27|LPM_MUX_component|auto_generated|_~22_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~23_combout\);

-- Location: LCCOMB_X60_Y38_N0
\inst27|LPM_MUX_component|auto_generated|result_node[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[14]~33_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(14) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(14),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[14]~33_combout\);

-- Location: LCCOMB_X60_Y38_N2
\inst27|LPM_MUX_component|auto_generated|result_node[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[14]~34_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[14]~33_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[14]~34_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~23_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[14]~33_combout\,
	datad => \reg_select[2]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\);

-- Location: LCCOMB_X62_Y42_N8
\inst26|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector4~5_combout\ = (\inst26|state.WRITE_CHAR3~q\ & (((!\inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\ & !\inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\)) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR3~q\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\,
	combout => \inst26|Selector4~5_combout\);

-- Location: LCCOMB_X61_Y41_N12
\inst27|LPM_MUX_component|auto_generated|result_node[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[11]~18_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(11) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(11),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[11]~18_combout\);

-- Location: FF_X61_Y39_N3
\RegisterFile|R5|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(11));

-- Location: LCCOMB_X61_Y41_N22
\inst27|LPM_MUX_component|auto_generated|result_node[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[11]~19_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(11))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(11),
	datad => \RegisterFile|R5|data_out\(11),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[11]~19_combout\);

-- Location: FF_X61_Y39_N9
\RegisterFile|R4|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(11));

-- Location: FF_X58_Y40_N17
\RegisterFile|R3|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[11]~6_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R3|data_out\(11));

-- Location: LCCOMB_X58_Y40_N16
\inst27|LPM_MUX_component|auto_generated|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~12_combout\ = (\reg_select[1]~input_o\ & (((\RegisterFile|R3|data_out\(11)) # (\reg_select[0]~input_o\)))) # (!\reg_select[1]~input_o\ & (\RegisterFile|R1|data_out\(11) & ((!\reg_select[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(11),
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R3|data_out\(11),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~12_combout\);

-- Location: LCCOMB_X61_Y39_N8
\inst27|LPM_MUX_component|auto_generated|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~13_combout\ = (\reg_select[0]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~12_combout\ & ((\RegisterFile|R4|data_out\(11)))) # (!\inst27|LPM_MUX_component|auto_generated|_~12_combout\ & 
-- (\RegisterFile|R2|data_out\(11))))) # (!\reg_select[0]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R2|data_out\(11),
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R4|data_out\(11),
	datad => \inst27|LPM_MUX_component|auto_generated|_~12_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~13_combout\);

-- Location: LCCOMB_X61_Y39_N28
\inst27|LPM_MUX_component|auto_generated|result_node[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[11]~18_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[11]~19_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[11]~18_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[11]~19_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|_~13_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\);

-- Location: LCCOMB_X61_Y39_N24
\inst27|LPM_MUX_component|auto_generated|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~17_combout\ = (\inst27|LPM_MUX_component|auto_generated|_~16_combout\ & (((\RegisterFile|R4|data_out\(10))) # (!\reg_select[1]~input_o\))) # (!\inst27|LPM_MUX_component|auto_generated|_~16_combout\ & 
-- (\reg_select[1]~input_o\ & ((\RegisterFile|R3|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|_~16_combout\,
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R4|data_out\(10),
	datad => \RegisterFile|R3|data_out\(10),
	combout => \inst27|LPM_MUX_component|auto_generated|_~17_combout\);

-- Location: FF_X61_Y39_N27
\RegisterFile|R5|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[10]~8_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(10));

-- Location: LCCOMB_X60_Y39_N30
\inst27|LPM_MUX_component|auto_generated|result_node[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[10]~25_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R7|data_out\(10)))) # (!\reg_select[1]~input_o\ & (\RegisterFile|R5|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \RegisterFile|R5|data_out\(10),
	datac => \RegisterFile|R7|data_out\(10),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[10]~25_combout\);

-- Location: LCCOMB_X61_Y39_N12
\inst27|LPM_MUX_component|auto_generated|result_node[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[10]~24_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[10]~25_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[10]~24_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~17_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[10]~25_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\);

-- Location: LCCOMB_X63_Y41_N2
\inst26|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector4~4_combout\ = (\inst26|state.WRITE_CHAR4~q\ & (((!\inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\ & !\inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\)) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\,
	datab => \inst26|state.WRITE_CHAR4~q\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\,
	combout => \inst26|Selector4~4_combout\);

-- Location: LCCOMB_X62_Y42_N2
\inst26|Selector4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector4~6_combout\ = (!\inst26|Selector4~3_combout\ & (!\inst26|Selector4~2_combout\ & (!\inst26|Selector4~5_combout\ & !\inst26|Selector4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector4~3_combout\,
	datab => \inst26|Selector4~2_combout\,
	datac => \inst26|Selector4~5_combout\,
	datad => \inst26|Selector4~4_combout\,
	combout => \inst26|Selector4~6_combout\);

-- Location: LCCOMB_X62_Y42_N12
\inst26|Selector4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector4~7_combout\ = (\inst26|Selector6~0_combout\ & (!\inst26|state.RESET3~q\ & \inst26|Selector4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|Selector6~0_combout\,
	datac => \inst26|state.RESET3~q\,
	datad => \inst26|Selector4~6_combout\,
	combout => \inst26|Selector4~7_combout\);

-- Location: LCCOMB_X62_Y42_N28
\inst26|Selector4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector4~8_combout\ = (\inst26|Selector4~7_combout\ & ((\inst26|DATA_BUS_VALUE\(5)) # ((!\inst26|state.HOLD~q\ & !\inst26|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.HOLD~q\,
	datab => \inst26|state.TOGGLE_E~q\,
	datac => \inst26|DATA_BUS_VALUE\(5),
	datad => \inst26|Selector4~7_combout\,
	combout => \inst26|Selector4~8_combout\);

-- Location: FF_X62_Y42_N29
\inst26|DATA_BUS_VALUE[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector4~8_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|DATA_BUS_VALUE\(5));

-- Location: LCCOMB_X62_Y42_N22
\inst26|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector5~0_combout\ = (\inst26|Selector4~7_combout\ & (!\inst26|state.WRITE_CHAR1~q\ & ((\inst26|WideOr0~0_combout\) # (\inst26|DATA_BUS_VALUE\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector4~7_combout\,
	datab => \inst26|WideOr0~0_combout\,
	datac => \inst26|DATA_BUS_VALUE\(4),
	datad => \inst26|state.WRITE_CHAR1~q\,
	combout => \inst26|Selector5~0_combout\);

-- Location: FF_X62_Y42_N23
\inst26|DATA_BUS_VALUE[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector5~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|DATA_BUS_VALUE\(4));

-- Location: LCCOMB_X63_Y41_N22
\inst26|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector6~4_combout\ = (!\inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\ & (\inst26|state.WRITE_CHAR4~q\ & (\inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\ & 
-- !\inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\,
	datab => \inst26|state.WRITE_CHAR4~q\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\,
	combout => \inst26|Selector6~4_combout\);

-- Location: LCCOMB_X62_Y41_N2
\inst26|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector6~2_combout\ = (!\inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\ & (\inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\ & (!\inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\ & 
-- \inst26|state.WRITE_CHAR6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\,
	datad => \inst26|state.WRITE_CHAR6~q\,
	combout => \inst26|Selector6~2_combout\);

-- Location: LCCOMB_X60_Y39_N28
\inst27|LPM_MUX_component|auto_generated|result_node[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[5]~13_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R7|data_out\(5)))) # (!\reg_select[1]~input_o\ & (\RegisterFile|R5|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(5),
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(5),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[5]~13_combout\);

-- Location: FF_X59_Y39_N17
\RegisterFile|R4|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[5]~4_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(5));

-- Location: LCCOMB_X59_Y39_N16
\inst27|LPM_MUX_component|auto_generated|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~9_combout\ = (\inst27|LPM_MUX_component|auto_generated|_~8_combout\ & (((\RegisterFile|R4|data_out\(5)) # (!\reg_select[1]~input_o\)))) # (!\inst27|LPM_MUX_component|auto_generated|_~8_combout\ & 
-- (\RegisterFile|R3|data_out\(5) & ((\reg_select[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|_~8_combout\,
	datab => \RegisterFile|R3|data_out\(5),
	datac => \RegisterFile|R4|data_out\(5),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~9_combout\);

-- Location: LCCOMB_X59_Y39_N18
\inst27|LPM_MUX_component|auto_generated|result_node[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[5]~12_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[5]~13_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[5]~12_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[5]~13_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|_~9_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\);

-- Location: LCCOMB_X60_Y39_N0
\inst27|LPM_MUX_component|auto_generated|result_node[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[7]~10_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(7))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(7),
	datad => \RegisterFile|R5|data_out\(7),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[7]~10_combout\);

-- Location: FF_X59_Y39_N11
\RegisterFile|R4|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(7));

-- Location: FF_X59_Y39_N25
\RegisterFile|R2|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[7]~3_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(7));

-- Location: LCCOMB_X59_Y39_N24
\inst27|LPM_MUX_component|auto_generated|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~6_combout\ = (\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\) # ((\RegisterFile|R2|data_out\(7))))) # (!\reg_select[0]~input_o\ & (!\reg_select[1]~input_o\ & ((\RegisterFile|R1|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R2|data_out\(7),
	datad => \RegisterFile|R1|data_out\(7),
	combout => \inst27|LPM_MUX_component|auto_generated|_~6_combout\);

-- Location: LCCOMB_X59_Y39_N10
\inst27|LPM_MUX_component|auto_generated|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~7_combout\ = (\reg_select[1]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~6_combout\ & ((\RegisterFile|R4|data_out\(7)))) # (!\inst27|LPM_MUX_component|auto_generated|_~6_combout\ & 
-- (\RegisterFile|R3|data_out\(7))))) # (!\reg_select[1]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(7),
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R4|data_out\(7),
	datad => \inst27|LPM_MUX_component|auto_generated|_~6_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~7_combout\);

-- Location: LCCOMB_X59_Y39_N28
\inst27|LPM_MUX_component|auto_generated|result_node[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[7]~9_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[7]~10_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[7]~9_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[7]~10_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|_~7_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\);

-- Location: LCCOMB_X56_Y40_N18
\inst27|LPM_MUX_component|auto_generated|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~10_combout\ = (\reg_select[1]~input_o\ & (((\RegisterFile|R3|data_out\(6)) # (\reg_select[0]~input_o\)))) # (!\reg_select[1]~input_o\ & (\RegisterFile|R1|data_out\(6) & ((!\reg_select[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R1|data_out\(6),
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R3|data_out\(6),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~10_combout\);

-- Location: FF_X57_Y41_N5
\RegisterFile|R4|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(6));

-- Location: FF_X59_Y41_N13
\RegisterFile|R2|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	ena => \RegisterFile|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R2|data_out\(6));

-- Location: LCCOMB_X57_Y41_N4
\inst27|LPM_MUX_component|auto_generated|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~11_combout\ = (\reg_select[0]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~10_combout\ & (\RegisterFile|R4|data_out\(6))) # (!\inst27|LPM_MUX_component|auto_generated|_~10_combout\ & 
-- ((\RegisterFile|R2|data_out\(6)))))) # (!\reg_select[0]~input_o\ & (\inst27|LPM_MUX_component|auto_generated|_~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~10_combout\,
	datac => \RegisterFile|R4|data_out\(6),
	datad => \RegisterFile|R2|data_out\(6),
	combout => \inst27|LPM_MUX_component|auto_generated|_~11_combout\);

-- Location: FF_X60_Y41_N9
\RegisterFile|R7|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(6));

-- Location: FF_X60_Y41_N19
\RegisterFile|R5|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[6]~5_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R5|data_out\(6));

-- Location: LCCOMB_X60_Y41_N8
\inst27|LPM_MUX_component|auto_generated|result_node[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[6]~16_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(6))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(6),
	datad => \RegisterFile|R5|data_out\(6),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[6]~16_combout\);

-- Location: LCCOMB_X60_Y41_N28
\inst27|LPM_MUX_component|auto_generated|result_node[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[6]~15_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[6]~16_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[6]~15_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~11_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[6]~16_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\);

-- Location: LCCOMB_X63_Y41_N12
\inst26|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector6~3_combout\ = (\inst26|state.WRITE_CHAR5~q\ & (!\inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\ & (\inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\ & 
-- !\inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR5~q\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\,
	combout => \inst26|Selector6~3_combout\);

-- Location: LCCOMB_X62_Y42_N0
\inst26|Selector6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector6~6_combout\ = (\inst26|Selector6~5_combout\) # ((\inst26|Selector6~4_combout\) # ((\inst26|Selector6~2_combout\) # (\inst26|Selector6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector6~5_combout\,
	datab => \inst26|Selector6~4_combout\,
	datac => \inst26|Selector6~2_combout\,
	datad => \inst26|Selector6~3_combout\,
	combout => \inst26|Selector6~6_combout\);

-- Location: LCCOMB_X62_Y42_N16
\inst26|Selector6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector6~7_combout\ = (!\inst26|Selector6~1_combout\ & (\inst26|Selector6~0_combout\ & (!\inst26|state.RESET3~q\ & !\inst26|Selector6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector6~1_combout\,
	datab => \inst26|Selector6~0_combout\,
	datac => \inst26|state.RESET3~q\,
	datad => \inst26|Selector6~6_combout\,
	combout => \inst26|Selector6~7_combout\);

-- Location: FF_X62_Y42_N17
\inst26|DATA_BUS_VALUE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector6~7_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|DATA_BUS_VALUE\(3));

-- Location: LCCOMB_X61_Y42_N22
\inst26|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector24~0_combout\ = (\inst26|state.FUNC_SET~q\) # ((\inst26|next_command.DISPLAY_OFF~q\ & ((\inst26|state.TOGGLE_E~q\) # (\inst26|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.TOGGLE_E~q\,
	datab => \inst26|state.FUNC_SET~q\,
	datac => \inst26|next_command.DISPLAY_OFF~q\,
	datad => \inst26|state.HOLD~q\,
	combout => \inst26|Selector24~0_combout\);

-- Location: FF_X61_Y42_N23
\inst26|next_command.DISPLAY_OFF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector24~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.DISPLAY_OFF~q\);

-- Location: LCCOMB_X61_Y42_N0
\inst26|state~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~46_combout\ = (\inst26|next_command.DISPLAY_OFF~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst26|next_command.DISPLAY_OFF~q\,
	datad => \inst26|state.HOLD~q\,
	combout => \inst26|state~46_combout\);

-- Location: FF_X61_Y42_N1
\inst26|state.DISPLAY_OFF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~46_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.DISPLAY_OFF~q\);

-- Location: LCCOMB_X63_Y42_N10
\inst26|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector25~0_combout\ = (\inst26|state.DISPLAY_OFF~q\) # ((\inst26|next_command.DISPLAY_CLEAR~q\ & ((\inst26|state.HOLD~q\) # (\inst26|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.HOLD~q\,
	datab => \inst26|state.TOGGLE_E~q\,
	datac => \inst26|next_command.DISPLAY_CLEAR~q\,
	datad => \inst26|state.DISPLAY_OFF~q\,
	combout => \inst26|Selector25~0_combout\);

-- Location: FF_X63_Y42_N11
\inst26|next_command.DISPLAY_CLEAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector25~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.DISPLAY_CLEAR~q\);

-- Location: LCCOMB_X63_Y42_N8
\inst26|state~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~49_combout\ = (\inst26|state.HOLD~q\ & \inst26|next_command.DISPLAY_CLEAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst26|state.HOLD~q\,
	datad => \inst26|next_command.DISPLAY_CLEAR~q\,
	combout => \inst26|state~49_combout\);

-- Location: FF_X63_Y42_N9
\inst26|state.DISPLAY_CLEAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~49_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.DISPLAY_CLEAR~q\);

-- Location: LCCOMB_X63_Y42_N20
\inst26|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector13~0_combout\ = (\inst26|state.DISPLAY_CLEAR~q\) # ((\inst26|next_command.DISPLAY_ON~q\ & ((\inst26|state.HOLD~q\) # (\inst26|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.HOLD~q\,
	datab => \inst26|state.TOGGLE_E~q\,
	datac => \inst26|next_command.DISPLAY_ON~q\,
	datad => \inst26|state.DISPLAY_CLEAR~q\,
	combout => \inst26|Selector13~0_combout\);

-- Location: FF_X63_Y42_N21
\inst26|next_command.DISPLAY_ON\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector13~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.DISPLAY_ON~q\);

-- Location: LCCOMB_X63_Y42_N26
\inst26|state~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~47_combout\ = (\inst26|next_command.DISPLAY_ON~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|next_command.DISPLAY_ON~q\,
	datac => \inst26|state.HOLD~q\,
	combout => \inst26|state~47_combout\);

-- Location: FF_X63_Y42_N27
\inst26|state.DISPLAY_ON\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~47_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.DISPLAY_ON~q\);

-- Location: LCCOMB_X63_Y42_N22
\inst26|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector14~0_combout\ = (\inst26|state.DISPLAY_ON~q\) # ((\inst26|next_command.MODE_SET~q\ & ((\inst26|state.HOLD~q\) # (\inst26|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.HOLD~q\,
	datab => \inst26|state.TOGGLE_E~q\,
	datac => \inst26|next_command.MODE_SET~q\,
	datad => \inst26|state.DISPLAY_ON~q\,
	combout => \inst26|Selector14~0_combout\);

-- Location: FF_X63_Y42_N23
\inst26|next_command.MODE_SET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector14~0_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|next_command.MODE_SET~q\);

-- Location: LCCOMB_X63_Y42_N30
\inst26|state~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~48_combout\ = (\inst26|state.HOLD~q\ & \inst26|next_command.MODE_SET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|state.HOLD~q\,
	datac => \inst26|next_command.MODE_SET~q\,
	combout => \inst26|state~48_combout\);

-- Location: FF_X63_Y42_N31
\inst26|state.MODE_SET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~48_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.MODE_SET~q\);

-- Location: LCCOMB_X62_Y41_N18
\inst26|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector7~2_combout\ = (\inst26|state.DISPLAY_ON~q\) # ((\inst26|state.MODE_SET~q\) # ((!\inst26|WideOr0~0_combout\ & \inst26|DATA_BUS_VALUE\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.DISPLAY_ON~q\,
	datab => \inst26|WideOr0~0_combout\,
	datac => \inst26|state.MODE_SET~q\,
	datad => \inst26|DATA_BUS_VALUE\(2),
	combout => \inst26|Selector7~2_combout\);

-- Location: LCCOMB_X61_Y38_N16
\inst27|LPM_MUX_component|auto_generated|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~30_combout\ = (\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\) # ((\RegisterFile|R2|data_out\(12))))) # (!\reg_select[0]~input_o\ & (!\reg_select[1]~input_o\ & ((\RegisterFile|R1|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R2|data_out\(12),
	datad => \RegisterFile|R1|data_out\(12),
	combout => \inst27|LPM_MUX_component|auto_generated|_~30_combout\);

-- Location: LCCOMB_X60_Y38_N4
\inst27|LPM_MUX_component|auto_generated|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~31_combout\ = (\reg_select[1]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~30_combout\ & ((\RegisterFile|R4|data_out\(12)))) # (!\inst27|LPM_MUX_component|auto_generated|_~30_combout\ & 
-- (\RegisterFile|R3|data_out\(12))))) # (!\reg_select[1]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R3|data_out\(12),
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R4|data_out\(12),
	datad => \inst27|LPM_MUX_component|auto_generated|_~30_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~31_combout\);

-- Location: LCCOMB_X60_Y40_N24
\inst27|LPM_MUX_component|auto_generated|result_node[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[12]~46_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R7|data_out\(12)))) # (!\reg_select[1]~input_o\ & (\RegisterFile|R5|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(12),
	datab => \reg_select[1]~input_o\,
	datac => \RegisterFile|R7|data_out\(12),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[12]~46_combout\);

-- Location: LCCOMB_X60_Y38_N16
\inst27|LPM_MUX_component|auto_generated|result_node[12]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[12]~45_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[12]~46_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[12]~45_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~31_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[12]~46_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\);

-- Location: LCCOMB_X62_Y42_N18
\inst26|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux4~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\,
	combout => \inst26|Mux4~0_combout\);

-- Location: LCCOMB_X61_Y42_N8
\inst26|state~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|state~36_combout\ = (\inst26|next_command.WRITE_CHAR3~q\ & \inst26|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|next_command.WRITE_CHAR3~q\,
	datac => \inst26|state.HOLD~q\,
	combout => \inst26|state~36_combout\);

-- Location: FF_X61_Y42_N9
\inst26|state.WRITE_CHAR3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|state~36_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|state.WRITE_CHAR3~q\);

-- Location: LCCOMB_X60_Y39_N18
\inst27|LPM_MUX_component|auto_generated|result_node[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[9]~22_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R7|data_out\(9)))) # (!\reg_select[1]~input_o\ & (\RegisterFile|R5|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterFile|R5|data_out\(9),
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(9),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[9]~22_combout\);

-- Location: FF_X57_Y41_N7
\RegisterFile|R4|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[9]~7_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(9));

-- Location: LCCOMB_X59_Y41_N8
\inst27|LPM_MUX_component|auto_generated|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~15_combout\ = (\inst27|LPM_MUX_component|auto_generated|_~14_combout\ & ((\RegisterFile|R4|data_out\(9)) # ((!\reg_select[0]~input_o\)))) # (!\inst27|LPM_MUX_component|auto_generated|_~14_combout\ & 
-- (((\RegisterFile|R2|data_out\(9) & \reg_select[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|_~14_combout\,
	datab => \RegisterFile|R4|data_out\(9),
	datac => \RegisterFile|R2|data_out\(9),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~15_combout\);

-- Location: LCCOMB_X61_Y39_N6
\inst27|LPM_MUX_component|auto_generated|result_node[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[9]~21_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[9]~22_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[9]~21_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[9]~22_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|_~15_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\);

-- Location: LCCOMB_X63_Y41_N18
\inst26|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux11~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\,
	combout => \inst26|Mux11~0_combout\);

-- Location: LCCOMB_X62_Y41_N8
\inst26|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector7~1_combout\ = (\inst26|state.WRITE_CHAR4~q\ & ((\inst26|Mux11~0_combout\) # ((\inst26|Mux4~0_combout\ & \inst26|state.WRITE_CHAR3~q\)))) # (!\inst26|state.WRITE_CHAR4~q\ & (\inst26|Mux4~0_combout\ & (\inst26|state.WRITE_CHAR3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR4~q\,
	datab => \inst26|Mux4~0_combout\,
	datac => \inst26|state.WRITE_CHAR3~q\,
	datad => \inst26|Mux11~0_combout\,
	combout => \inst26|Selector7~1_combout\);

-- Location: FF_X60_Y41_N7
\RegisterFile|R7|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[4]~12_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R7|data_out\(4));

-- Location: LCCOMB_X60_Y41_N6
\inst27|LPM_MUX_component|auto_generated|result_node[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[4]~37_combout\ = (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & (\RegisterFile|R7|data_out\(4))) # (!\reg_select[1]~input_o\ & ((\RegisterFile|R5|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[0]~input_o\,
	datac => \RegisterFile|R7|data_out\(4),
	datad => \RegisterFile|R5|data_out\(4),
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[4]~37_combout\);

-- Location: LCCOMB_X60_Y39_N6
\inst27|LPM_MUX_component|auto_generated|result_node[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[4]~36_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(4) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(4),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[4]~36_combout\);

-- Location: LCCOMB_X60_Y41_N2
\inst27|LPM_MUX_component|auto_generated|result_node[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\ = (\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|result_node[4]~37_combout\) # (\inst27|LPM_MUX_component|auto_generated|result_node[4]~36_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (\inst27|LPM_MUX_component|auto_generated|_~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|_~25_combout\,
	datab => \reg_select[2]~input_o\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[4]~37_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[4]~36_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\);

-- Location: LCCOMB_X63_Y41_N16
\inst26|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux18~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\ & (((\inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\) # (\inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\)) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\,
	combout => \inst26|Mux18~0_combout\);

-- Location: LCCOMB_X62_Y41_N6
\inst26|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector7~0_combout\ = (\inst26|Mux25~0_combout\ & ((\inst26|state.WRITE_CHAR6~q\) # ((\inst26|Mux18~0_combout\ & \inst26|state.WRITE_CHAR5~q\)))) # (!\inst26|Mux25~0_combout\ & (\inst26|Mux18~0_combout\ & (\inst26|state.WRITE_CHAR5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Mux25~0_combout\,
	datab => \inst26|Mux18~0_combout\,
	datac => \inst26|state.WRITE_CHAR5~q\,
	datad => \inst26|state.WRITE_CHAR6~q\,
	combout => \inst26|Selector7~0_combout\);

-- Location: LCCOMB_X62_Y41_N16
\inst26|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector7~3_combout\ = (\inst26|Selector7~2_combout\) # ((\inst26|Selector7~1_combout\) # (\inst26|Selector7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|Selector7~2_combout\,
	datac => \inst26|Selector7~1_combout\,
	datad => \inst26|Selector7~0_combout\,
	combout => \inst26|Selector7~3_combout\);

-- Location: FF_X62_Y41_N17
\inst26|DATA_BUS_VALUE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector7~3_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|DATA_BUS_VALUE\(2));

-- Location: LCCOMB_X62_Y42_N4
\inst26|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux5~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\ & (((\inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\)))) # (!\inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\ & 
-- ((\inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\ & ((!\inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\))) # (!\inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\ & 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\ & \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\,
	combout => \inst26|Mux5~0_combout\);

-- Location: LCCOMB_X63_Y41_N6
\inst26|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux12~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\ & (((\inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\)))) # (!\inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\ & 
-- ((\inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\ & (!\inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\ & \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\)) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\ & (\inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\,
	combout => \inst26|Mux12~0_combout\);

-- Location: LCCOMB_X62_Y41_N24
\inst26|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector8~1_combout\ = (\inst26|state.WRITE_CHAR4~q\ & ((\inst26|Mux12~0_combout\) # ((\inst26|Mux5~0_combout\ & \inst26|state.WRITE_CHAR3~q\)))) # (!\inst26|state.WRITE_CHAR4~q\ & (\inst26|Mux5~0_combout\ & (\inst26|state.WRITE_CHAR3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR4~q\,
	datab => \inst26|Mux5~0_combout\,
	datac => \inst26|state.WRITE_CHAR3~q\,
	datad => \inst26|Mux12~0_combout\,
	combout => \inst26|Selector8~1_combout\);

-- Location: FF_X57_Y41_N11
\RegisterFile|R4|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst15|LPM_MUX_component|auto_generated|result_node[0]~13_combout\,
	clrn => \Reset_Pin~input_o\,
	sload => VCC,
	ena => \RegisterFile|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterFile|R4|data_out\(0));

-- Location: LCCOMB_X58_Y41_N18
\inst27|LPM_MUX_component|auto_generated|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~26_combout\ = (\reg_select[0]~input_o\ & (((\reg_select[1]~input_o\)))) # (!\reg_select[0]~input_o\ & ((\reg_select[1]~input_o\ & ((\RegisterFile|R3|data_out\(0)))) # (!\reg_select[1]~input_o\ & 
-- (\RegisterFile|R1|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \RegisterFile|R1|data_out\(0),
	datac => \RegisterFile|R3|data_out\(0),
	datad => \reg_select[1]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~26_combout\);

-- Location: LCCOMB_X57_Y41_N10
\inst27|LPM_MUX_component|auto_generated|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|_~27_combout\ = (\reg_select[0]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|_~26_combout\ & ((\RegisterFile|R4|data_out\(0)))) # (!\inst27|LPM_MUX_component|auto_generated|_~26_combout\ & 
-- (\RegisterFile|R2|data_out\(0))))) # (!\reg_select[0]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \RegisterFile|R2|data_out\(0),
	datac => \RegisterFile|R4|data_out\(0),
	datad => \inst27|LPM_MUX_component|auto_generated|_~26_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|_~27_combout\);

-- Location: LCCOMB_X61_Y41_N0
\inst27|LPM_MUX_component|auto_generated|result_node[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[0]~39_combout\ = (!\reg_select[1]~input_o\ & (\RegisterFile|R6|data_out\(0) & \reg_select[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datac => \RegisterFile|R6|data_out\(0),
	datad => \reg_select[0]~input_o\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[0]~39_combout\);

-- Location: LCCOMB_X61_Y41_N20
\inst27|LPM_MUX_component|auto_generated|result_node[0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\ = (\reg_select[2]~input_o\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[0]~40_combout\) # ((\inst27|LPM_MUX_component|auto_generated|result_node[0]~39_combout\)))) # 
-- (!\reg_select[2]~input_o\ & (((\inst27|LPM_MUX_component|auto_generated|_~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[0]~40_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|_~27_combout\,
	datac => \reg_select[2]~input_o\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[0]~39_combout\,
	combout => \inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\);

-- Location: LCCOMB_X62_Y41_N20
\inst26|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux26~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\ & (((\inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\)) # (!\inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\))) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\ & (\inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\ & (\inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\ & 
-- !\inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\,
	combout => \inst26|Mux26~0_combout\);

-- Location: LCCOMB_X63_Y41_N20
\inst26|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux19~0_combout\ = (\inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\))) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\ & (\inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\ & !\inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\)))) # 
-- (!\inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\ & (((\inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\,
	combout => \inst26|Mux19~0_combout\);

-- Location: LCCOMB_X62_Y41_N22
\inst26|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector8~0_combout\ = (\inst26|state.WRITE_CHAR5~q\ & ((\inst26|Mux19~0_combout\) # ((\inst26|Mux26~0_combout\ & \inst26|state.WRITE_CHAR6~q\)))) # (!\inst26|state.WRITE_CHAR5~q\ & (\inst26|Mux26~0_combout\ & ((\inst26|state.WRITE_CHAR6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR5~q\,
	datab => \inst26|Mux26~0_combout\,
	datac => \inst26|Mux19~0_combout\,
	datad => \inst26|state.WRITE_CHAR6~q\,
	combout => \inst26|Selector8~0_combout\);

-- Location: LCCOMB_X62_Y41_N26
\inst26|Selector8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector8~3_combout\ = (\inst26|Selector8~2_combout\) # ((\inst26|Selector8~1_combout\) # (\inst26|Selector8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|Selector8~2_combout\,
	datab => \inst26|Selector8~1_combout\,
	datac => \inst26|Selector8~0_combout\,
	combout => \inst26|Selector8~3_combout\);

-- Location: FF_X62_Y41_N27
\inst26|DATA_BUS_VALUE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector8~3_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|DATA_BUS_VALUE\(1));

-- Location: LCCOMB_X63_Y42_N4
\inst26|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector9~1_combout\ = (\inst26|state.DISPLAY_CLEAR~q\) # ((\inst26|DATA_BUS_VALUE\(0) & ((\inst26|state.TOGGLE_E~q\) # (\inst26|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.DISPLAY_CLEAR~q\,
	datab => \inst26|state.TOGGLE_E~q\,
	datac => \inst26|state.HOLD~q\,
	datad => \inst26|DATA_BUS_VALUE\(0),
	combout => \inst26|Selector9~1_combout\);

-- Location: LCCOMB_X62_Y41_N28
\inst26|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux27~0_combout\ = \inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\ $ (((\inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\) # 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[1]~5_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[3]~2_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[2]~8_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[0]~41_combout\,
	combout => \inst26|Mux27~0_combout\);

-- Location: LCCOMB_X63_Y41_N8
\inst26|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux20~0_combout\ = \inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\ $ (((\inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\) # 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[7]~11_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[6]~17_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[5]~14_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[4]~38_combout\,
	combout => \inst26|Mux20~0_combout\);

-- Location: LCCOMB_X62_Y41_N30
\inst26|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector9~0_combout\ = (\inst26|state.WRITE_CHAR5~q\ & ((\inst26|Mux20~0_combout\) # ((\inst26|Mux27~0_combout\ & \inst26|state.WRITE_CHAR6~q\)))) # (!\inst26|state.WRITE_CHAR5~q\ & (\inst26|Mux27~0_combout\ & ((\inst26|state.WRITE_CHAR6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR5~q\,
	datab => \inst26|Mux27~0_combout\,
	datac => \inst26|Mux20~0_combout\,
	datad => \inst26|state.WRITE_CHAR6~q\,
	combout => \inst26|Selector9~0_combout\);

-- Location: LCCOMB_X62_Y42_N14
\inst26|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux6~0_combout\ = \inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\ $ (((\inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\) # 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[14]~35_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[12]~47_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[13]~32_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[15]~29_combout\,
	combout => \inst26|Mux6~0_combout\);

-- Location: LCCOMB_X63_Y41_N10
\inst26|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Mux13~0_combout\ = \inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\ $ (((\inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\ & ((\inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\) # 
-- (\inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|LPM_MUX_component|auto_generated|result_node[8]~44_combout\,
	datab => \inst27|LPM_MUX_component|auto_generated|result_node[11]~20_combout\,
	datac => \inst27|LPM_MUX_component|auto_generated|result_node[9]~23_combout\,
	datad => \inst27|LPM_MUX_component|auto_generated|result_node[10]~26_combout\,
	combout => \inst26|Mux13~0_combout\);

-- Location: LCCOMB_X63_Y42_N12
\inst26|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector9~2_combout\ = (\inst26|state.WRITE_CHAR4~q\ & ((\inst26|Mux13~0_combout\) # ((\inst26|Mux6~0_combout\ & \inst26|state.WRITE_CHAR3~q\)))) # (!\inst26|state.WRITE_CHAR4~q\ & (\inst26|Mux6~0_combout\ & (\inst26|state.WRITE_CHAR3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|state.WRITE_CHAR4~q\,
	datab => \inst26|Mux6~0_combout\,
	datac => \inst26|state.WRITE_CHAR3~q\,
	datad => \inst26|Mux13~0_combout\,
	combout => \inst26|Selector9~2_combout\);

-- Location: LCCOMB_X63_Y42_N24
\inst26|Selector9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst26|Selector9~3_combout\ = (\inst26|Selector9~1_combout\) # ((\inst26|Selector9~0_combout\) # (\inst26|Selector9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst26|Selector9~1_combout\,
	datac => \inst26|Selector9~0_combout\,
	datad => \inst26|Selector9~2_combout\,
	combout => \inst26|Selector9~3_combout\);

-- Location: FF_X63_Y42_N25
\inst26|DATA_BUS_VALUE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|CLK_400HZ~clkctrl_outclk\,
	d => \inst26|Selector9~3_combout\,
	clrn => \Reset_Pin~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|DATA_BUS_VALUE\(0));

-- Location: IOIBUF_X0_Y38_N1
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: LCCOMB_X41_Y34_N22
\auto_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|clr_reg~q\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X39_Y33_N2
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


