

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Wed Nov  1 01:02:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  6557273356|  6557273356|  65.573 sec|  65.573 sec|  6557273356|  6557273356|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |                        |     Latency (cycles)    | Iteration |  Initiation Interval  |  Trip |          |
        |        Loop Name       |     min    |     max    |  Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |- TILE_J                |  6557273355|  6557273355|  437151557|          -|          -|     15|        no|
        | + TILE_I               |   437151555|   437151555|   29143437|          -|          -|     15|        no|
        |  ++ TILE_I.1           |         625|         625|          1|          -|          -|    625|        no|
        |  ++ IN_BUFFER_BY       |        6925|        6925|        277|          -|          -|     25|        no|
        |   +++ IN_BUFFER_BX     |         275|         275|         11|          -|          -|     25|        no|
        |  ++ NOUT               |    28856064|    28856064|     450876|          -|          -|     64|        no|
        |   +++ TY               |      450874|      450874|      26522|          -|          -|     17|        no|
        |    ++++ TX             |       26520|       26520|       1560|          -|          -|     17|        no|
        |     +++++ KY           |        1557|        1557|        173|          -|          -|      9|        no|
        |      ++++++ KX         |         171|         171|         19|          -|          -|      9|        no|
        |  ++ OUT_BUFFER_NOUT    |      261313|      261313|       4083|          -|          -|     64|        no|
        |   +++ OUT_BUFFER_TY    |        4080|        4080|        240|          -|          -|     17|        no|
        |    ++++ OUT_BUFFER_TX  |         238|         238|         14|          -|          -|     17|        no|
        |  ++ TILE_I.5           |       18496|       18496|          1|          -|          -|  18496|        no|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 17 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 41 18 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 22 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 66 
51 --> 52 49 
52 --> 53 51 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 52 
66 --> 66 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 67 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:10]   --->   Operation 69 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/conv1.cpp:10]   --->   Operation 70 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:10]   --->   Operation 71 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:10]   --->   Operation 72 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i62 %trunc_ln" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 74 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln115" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 75 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 76 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv1.cpp:31]   --->   Operation 77 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 78 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tj_3 = load i4 %tj" [src/conv1.cpp:31]   --->   Operation 79 'load' 'tj_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_3, i4 15" [src/conv1.cpp:31]   --->   Operation 80 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_3, i4 1" [src/conv1.cpp:31]   --->   Operation 81 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %for.end72" [src/conv1.cpp:31]   --->   Operation 82 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv1.cpp:31]   --->   Operation 84 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_3, i4 %tj_3" [src/conv1.cpp:31]   --->   Operation 85 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp_7" [src/conv1.cpp:32]   --->   Operation 86 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%br_ln32 = br void %NOUT" [src/conv1.cpp:32]   --->   Operation 87 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [src/conv1.cpp:75]   --->   Operation 88 'ret' 'ret_ln75' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln32, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TILE_I.split" [src/conv1.cpp:32]   --->   Operation 89 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:32]   --->   Operation 90 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv1.cpp:32]   --->   Operation 91 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %NOUT.split, void %for.inc70" [src/conv1.cpp:32]   --->   Operation 92 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:32]   --->   Operation 94 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln91 = br void %memset.loop.i" [src/conv1.cpp:91->src/conv1.cpp:42]   --->   Operation 95 'br' 'br_ln91' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv1.cpp:31]   --->   Operation 96 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 97 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%empty = phi i10 0, void %NOUT.split, i10 %empty_108, void %memset.loop.i.split"   --->   Operation 98 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.78ns)   --->   "%exitcond3 = icmp_eq  i10 %empty, i10 625"   --->   Operation 99 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.78ns)   --->   "%empty_108 = add i10 %empty, i10 1"   --->   Operation 100 'add' 'empty_108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %memset.loop.i.split, void %IN_BUFFER_NIN.i"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast55 = zext i10 %empty"   --->   Operation 103 'zext' 'p_cast55' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %p_cast55"   --->   Operation 104 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i10 %input_fm_buffer_2_0_addr"   --->   Operation 105 'store' 'store_ln0' <Predicate = (!exitcond3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv1.cpp:32]   --->   Operation 107 'bitconcatenate' 'p_shl1' <Predicate = (exitcond3)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%ti_cast22 = zext i4 %ti" [src/conv1.cpp:32]   --->   Operation 108 'zext' 'ti_cast22' <Predicate = (exitcond3)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 109 'br' 'br_ln94' <Predicate = (exitcond3)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln94, void %for.inc22.i, i5 0, void %IN_BUFFER_NIN.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 110 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln94_1, void %for.inc22.i, i10 0, void %IN_BUFFER_NIN.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 111 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 112 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %by" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 113 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 114 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %by, i5 1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 115 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 116 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 118 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.78ns)   --->   "%tmp2 = add i6 %zext_ln94, i6 60" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 119 'add' 'tmp2' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i6 %tmp2" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 120 'sext' 'tmp2_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.76ns)   --->   "%empty_109 = add i10 %tmp2_cast, i10 %zext_ln32" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 121 'add' 'empty_109' <Predicate = (!icmp_ln94)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_109, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 122 'bitselect' 'tmp_10' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_109, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 123 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_109, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 124 'bitselect' 'tmp_11' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_11, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 125 'select' 'select_ln51' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_10, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 126 'or' 'or_ln51' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_109" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 127 'select' 'yClamped' <Predicate = (!icmp_ln94)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 128 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 129 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i12 %shl_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 130 'sext' 'sext_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.89ns)   --->   "%sub_ln102 = sub i20 %shl_ln, i20 %sext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 131 'sub' 'sub_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i20 %sub_ln102" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 132 'sext' 'sext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 133 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_5 : Operation 134 [1/1] (0.42ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 134 'br' 'br_ln45' <Predicate = (icmp_ln94)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln95, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 135 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %bx" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 136 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln102_2 = add i10 %phi_mul, i10 %zext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 137 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %add_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 138 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 139 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %bx" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 140 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 141 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %bx, i5 1" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 142 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 143 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 144 'bitconcatenate' 'tmp5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %tmp5" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 145 'zext' 'zext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln98_1 = add i6 %zext_ln95, i6 60" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 146 'add' 'add_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i6 %add_ln98_1" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 147 'sext' 'sext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.76ns)   --->   "%add_ln98 = add i10 %sext_ln98, i10 %zext_ln98" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 148 'add' 'add_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 149 'bitselect' 'tmp_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.78ns)   --->   "%icmp_ln52_3 = icmp_sgt  i10 %add_ln98, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 150 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 151 'bitselect' 'tmp_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%or_ln51_2 = or i1 %tmp_12, i1 %icmp_ln52_3" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 152 'or' 'or_ln51_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%select_ln51_5 = select i1 %tmp_13, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 153 'select' 'select_ln51_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_6 = select i1 %or_ln51_2, i10 %select_ln51_5, i10 %add_ln98" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 154 'select' 'select_ln51_6' <Predicate = (!icmp_ln95)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln102_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_6, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 155 'bitconcatenate' 'shl_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i12 %shl_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 156 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %sext_ln102_2, i64 %input_ftmap_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 157 'add' 'add_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %sext_ln95" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 158 'add' 'add_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln102_1, i32 2, i32 63" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 159 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i62 %trunc_ln2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 160 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 161 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 162 'br' 'br_ln94' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 163 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 164 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 164 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 165 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 166 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 166 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 167 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 167 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 168 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 169 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 170 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 170 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 171 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 171 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 172 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 173 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i32 %gmem_addr_10_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 174 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 %bitcast_ln102, i10 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 175 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 176 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.08>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln45, void %for.inc64, i7 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 177 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%phi_mul50 = phi i14 %add_ln45_1, void %for.inc64, i14 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 178 'phi' 'phi_mul50' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.83ns)   --->   "%add_ln45_1 = add i14 %phi_mul50, i14 162" [src/conv1.cpp:45]   --->   Operation 179 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:45]   --->   Operation 180 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:45]   --->   Operation 181 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i11 %tmp_s" [src/conv1.cpp:45]   --->   Operation 182 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.79ns)   --->   "%empty_110 = add i12 %tmp_16_cast, i12 %nout_cast" [src/conv1.cpp:45]   --->   Operation 183 'add' 'empty_110' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:45]   --->   Operation 184 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.77ns)   --->   "%add_ln45 = add i7 %nout, i7 1" [src/conv1.cpp:45]   --->   Operation 185 'add' 'add_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %TY.split, void %for.inc67" [src/conv1.cpp:45]   --->   Operation 186 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:45]   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:45]   --->   Operation 188 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i14 %phi_mul50" [src/conv1.cpp:48]   --->   Operation 189 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i14 %phi_mul50" [src/conv1.cpp:48]   --->   Operation 190 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (1.08ns)   --->   "%add_ln48_1 = add i64 %zext_ln48, i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 191 'add' 'add_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.54ns)   --->   "%add_ln62_11 = add i2 %trunc_ln48_1, i2 %trunc_ln48" [src/conv1.cpp:62]   --->   Operation 192 'add' 'add_ln62_11' <Predicate = (!icmp_ln45)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 193 'br' 'br_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 18 <SV = 6> <Delay = 1.65>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48, void %for.inc61, i5 0, void %TY.split" [src/conv1.cpp:48]   --->   Operation 194 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:48]   --->   Operation 195 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.80ns)   --->   "%empty_111 = add i12 %empty_110, i12 %ty_cast" [src/conv1.cpp:45]   --->   Operation 196 'add' 'empty_111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_111" [src/conv1.cpp:45]   --->   Operation 197 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%empty_112 = trunc i12 %empty_111" [src/conv1.cpp:45]   --->   Operation 198 'trunc' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_112, i4 0" [src/conv1.cpp:45]   --->   Operation 199 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.84ns)   --->   "%empty_113 = add i15 %p_shl3, i15 %p_cast" [src/conv1.cpp:45]   --->   Operation 200 'add' 'empty_113' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:48]   --->   Operation 201 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %ty, i5 1" [src/conv1.cpp:48]   --->   Operation 202 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %TX.split, void %for.inc64" [src/conv1.cpp:48]   --->   Operation 203 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:48]   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [src/conv1.cpp:48]   --->   Operation 205 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.42ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 206 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 207 'br' 'br_ln45' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 2.07>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc58, i5 0, void %TX.split" [src/conv1.cpp:49]   --->   Operation 208 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:49]   --->   Operation 209 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.84ns)   --->   "%empty_114 = add i15 %empty_113, i15 %tx_cast" [src/conv1.cpp:45]   --->   Operation 210 'add' 'empty_114' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%p_cast62 = zext i15 %empty_114" [src/conv1.cpp:45]   --->   Operation 211 'zext' 'p_cast62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast62" [src/conv1.cpp:45]   --->   Operation 212 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:49]   --->   Operation 213 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv1.cpp:49]   --->   Operation 214 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %KY.split, void %for.inc61" [src/conv1.cpp:49]   --->   Operation 215 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 216 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 217 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 1.23>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 218 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:49]   --->   Operation 219 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 220 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_20 : Operation 221 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 221 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 21 <SV = 9> <Delay = 2.03>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln52, void %for.inc55, i4 0, void %KY.split" [src/conv1.cpp:52]   --->   Operation 222 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%add51_lcssa_lcssa24 = phi i32 %add51_lcssa23, void %for.inc55, i32 %output_fm_buffer_1_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 223 'phi' 'add51_lcssa_lcssa24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %ky" [src/conv1.cpp:52]   --->   Operation 224 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.79ns)   --->   "%icmp_ln52_4 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:52]   --->   Operation 225 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %ky, i4 1" [src/conv1.cpp:52]   --->   Operation 226 'add' 'add_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_4, void %KX.split, void %for.inc58" [src/conv1.cpp:52]   --->   Operation 227 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:52]   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:52]   --->   Operation 229 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ky, i3 0" [src/conv1.cpp:52]   --->   Operation 230 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.78ns)   --->   "%empty_115 = add i5 %zext_ln52, i5 %ty" [src/conv1.cpp:52]   --->   Operation 231 'add' 'empty_115' <Predicate = (!icmp_ln52_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_115" [src/conv1.cpp:62]   --->   Operation 232 'zext' 'zext_ln62' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (1.23ns)   --->   "%mul_ln62 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 233 'mul' 'mul_ln62' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.42ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 234 'br' 'br_ln53' <Predicate = (!icmp_ln52_4)> <Delay = 0.42>
ST_21 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %add51_lcssa_lcssa24, i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 235 'store' 'store_ln62' <Predicate = (icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 236 'br' 'br_ln49' <Predicate = (icmp_ln52_4)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 2.65>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln53, void %NIN.split_ifconv, i4 0, void %KX.split" [src/conv1.cpp:57]   --->   Operation 237 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%add51_lcssa23 = phi i32 %add, void %NIN.split_ifconv, i32 %add51_lcssa_lcssa24, void %KX.split" [src/conv1.cpp:62]   --->   Operation 238 'phi' 'add51_lcssa23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %kx" [src/conv1.cpp:53]   --->   Operation 239 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:53]   --->   Operation 240 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %kx, i4 1" [src/conv1.cpp:53]   --->   Operation 241 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %NIN.split_ifconv, void %for.inc55" [src/conv1.cpp:53]   --->   Operation 242 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53, i5 %tx" [src/conv1.cpp:57]   --->   Operation 243 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln62_11 = zext i5 %add_ln57" [src/conv1.cpp:62]   --->   Operation 244 'zext' 'zext_ln62_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.78ns)   --->   "%add_ln62_13 = add i10 %mul_ln62, i10 %zext_ln62_11" [src/conv1.cpp:62]   --->   Operation 245 'add' 'add_ln62_13' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.79ns)   --->   "%add_ln62_12 = add i5 %zext_ln52, i5 %zext_ln53" [src/conv1.cpp:62]   --->   Operation 246 'add' 'add_ln62_12' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i5 %add_ln62_12" [src/conv1.cpp:62]   --->   Operation 247 'zext' 'zext_ln62_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.77ns)   --->   "%add_ln62_7 = add i7 %zext_ln62_7, i7 %tmp_4" [src/conv1.cpp:62]   --->   Operation 248 'add' 'add_ln62_7' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln62_7, i1 0" [src/conv1.cpp:62]   --->   Operation 249 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln62_8 = zext i8 %shl_ln6" [src/conv1.cpp:62]   --->   Operation 250 'zext' 'zext_ln62_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i7 %add_ln62_7" [src/conv1.cpp:62]   --->   Operation 251 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln62, i1 0" [src/conv1.cpp:62]   --->   Operation 252 'bitconcatenate' 'trunc_ln62_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %add_ln48_1, i64 %zext_ln62_8" [src/conv1.cpp:62]   --->   Operation 253 'add' 'add_ln62' <Predicate = (!icmp_ln53)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [src/conv1.cpp:62]   --->   Operation 254 'partselect' 'trunc_ln62_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln62_3" [src/conv1.cpp:62]   --->   Operation 255 'sext' 'sext_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 256 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.54ns)   --->   "%add_ln62_8 = add i2 %add_ln62_11, i2 %trunc_ln62_2" [src/conv1.cpp:62]   --->   Operation 257 'add' 'add_ln62_8' <Predicate = (!icmp_ln53)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 258 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 259 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 259 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 260 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 260 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 261 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 261 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 262 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 262 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 263 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 263 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 264 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 264 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 17> <Delay = 7.30>
ST_29 : Operation 265 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 265 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 266 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 266 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 19> <Delay = 7.30>
ST_31 : Operation 267 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv1.cpp:62]   --->   Operation 267 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 20> <Delay = 2.24>
ST_32 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln62_12 = zext i10 %add_ln62_13" [src/conv1.cpp:62]   --->   Operation 268 'zext' 'zext_ln62_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_2 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln62_12" [src/conv1.cpp:62]   --->   Operation 269 'getelementptr' 'input_fm_buffer_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln62_8, i3 0" [src/conv1.cpp:62]   --->   Operation 270 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln62_9 = zext i5 %shl_ln62_1" [src/conv1.cpp:62]   --->   Operation 271 'zext' 'zext_ln62_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 272 [1/1] (1.38ns)   --->   "%lshr_ln62 = lshr i32 %gmem_addr_12_read, i32 %zext_ln62_9" [src/conv1.cpp:62]   --->   Operation 272 'lshr' 'lshr_ln62' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i32 %lshr_ln62" [src/conv1.cpp:62]   --->   Operation 273 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lshr_ln62, i32 15" [src/conv1.cpp:62]   --->   Operation 274 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (0.85ns)   --->   "%sub_ln62 = sub i16 0, i16 %trunc_ln62_1" [src/conv1.cpp:62]   --->   Operation 275 'sub' 'sub_ln62' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 276 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:62]   --->   Operation 276 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 33 <SV = 21> <Delay = 6.91>
ST_33 : Operation 277 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp_eq  i16 %trunc_ln62_1, i16 0" [src/conv1.cpp:62]   --->   Operation 277 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 278 [1/1] (0.35ns)   --->   "%select_ln62 = select i1 %tmp_14, i16 %sub_ln62, i16 %trunc_ln62_1" [src/conv1.cpp:62]   --->   Operation 278 'select' 'select_ln62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 279 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @llvm.part.select.i16, i16 %select_ln62, i32 15, i32 0" [src/conv1.cpp:62]   --->   Operation 279 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp" [src/conv1.cpp:62]   --->   Operation 280 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i17 %tmp_1" [src/conv1.cpp:62]   --->   Operation 281 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln62_1, i1 1" [src/conv1.cpp:62]   --->   Operation 282 'cttz' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 283 [1/1] (1.01ns)   --->   "%sub_ln62_1 = sub i32 16, i32 %tmp_2" [src/conv1.cpp:62]   --->   Operation 283 'sub' 'sub_ln62_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln62_4 = trunc i32 %sub_ln62_1" [src/conv1.cpp:62]   --->   Operation 284 'trunc' 'trunc_ln62_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 285 [1/1] (1.01ns)   --->   "%add_ln62_3 = add i32 %sub_ln62_1, i32 4294967272" [src/conv1.cpp:62]   --->   Operation 285 'add' 'add_ln62_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln62_3, i32 1, i32 31" [src/conv1.cpp:62]   --->   Operation 286 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 287 [1/1] (1.00ns)   --->   "%icmp_ln62_1 = icmp_sgt  i31 %tmp_15, i31 0" [src/conv1.cpp:62]   --->   Operation 287 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln62_5 = trunc i32 %sub_ln62_1" [src/conv1.cpp:62]   --->   Operation 288 'trunc' 'trunc_ln62_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 289 [1/1] (0.79ns)   --->   "%sub_ln62_4 = sub i4 9, i4 %trunc_ln62_5" [src/conv1.cpp:62]   --->   Operation 289 'sub' 'sub_ln62_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln62_13 = zext i4 %sub_ln62_4" [src/conv1.cpp:62]   --->   Operation 290 'zext' 'zext_ln62_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 291 [1/1] (0.62ns)   --->   "%lshr_ln62_3 = lshr i16 65535, i16 %zext_ln62_13" [src/conv1.cpp:62]   --->   Operation 291 'lshr' 'lshr_ln62_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln62_2)   --->   "%and_ln62_2 = and i16 %select_ln62, i16 %lshr_ln62_3" [src/conv1.cpp:62]   --->   Operation 292 'and' 'and_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 293 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln62_2 = icmp_ne  i16 %and_ln62_2, i16 0" [src/conv1.cpp:62]   --->   Operation 293 'icmp' 'icmp_ln62_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln62 = and i1 %icmp_ln62_1, i1 %icmp_ln62_2" [src/conv1.cpp:62]   --->   Operation 294 'and' 'and_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln62_3, i32 31" [src/conv1.cpp:62]   --->   Operation 295 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln62 = xor i1 %tmp_16, i1 1" [src/conv1.cpp:62]   --->   Operation 296 'xor' 'xor_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 297 [1/1] (0.85ns)   --->   "%add_ln62_9 = add i16 %trunc_ln62_4, i16 65512" [src/conv1.cpp:62]   --->   Operation 297 'add' 'add_ln62_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 298 [1/1] (0.00ns)   --->   "%bit_select30_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln62, i16 %add_ln62_9" [src/conv1.cpp:62]   --->   Operation 298 'bitselect' 'bit_select30_i_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln62_1 = and i1 %bit_select30_i_i, i1 %xor_ln62" [src/conv1.cpp:62]   --->   Operation 299 'and' 'and_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln62 = or i1 %and_ln62_1, i1 %and_ln62" [src/conv1.cpp:62]   --->   Operation 300 'or' 'or_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 301 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln62" [src/conv1.cpp:62]   --->   Operation 301 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.28>
ST_33 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i16 %select_ln62" [src/conv1.cpp:62]   --->   Operation 302 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 303 [1/1] (1.01ns)   --->   "%icmp_ln62_3 = icmp_sgt  i32 %add_ln62_3, i32 0" [src/conv1.cpp:62]   --->   Operation 303 'icmp' 'icmp_ln62_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 304 [1/1] (1.01ns)   --->   "%add_ln62_5 = add i32 %sub_ln62_1, i32 4294967271" [src/conv1.cpp:62]   --->   Operation 304 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i32 %add_ln62_5" [src/conv1.cpp:62]   --->   Operation 305 'zext' 'zext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 306 [1/1] (1.38ns)   --->   "%lshr_ln62_1 = lshr i64 %zext_ln62_3, i64 %zext_ln62_4" [src/conv1.cpp:62]   --->   Operation 306 'lshr' 'lshr_ln62_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 307 [1/1] (1.01ns)   --->   "%sub_ln62_2 = sub i32 25, i32 %sub_ln62_1" [src/conv1.cpp:62]   --->   Operation 307 'sub' 'sub_ln62_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i32 %sub_ln62_2" [src/conv1.cpp:62]   --->   Operation 308 'zext' 'zext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 309 [1/1] (1.38ns)   --->   "%shl_ln62 = shl i64 %zext_ln62_3, i64 %zext_ln62_5" [src/conv1.cpp:62]   --->   Operation 309 'shl' 'shl_ln62' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_6)   --->   "%select_ln62_1 = select i1 %icmp_ln62_3, i64 %lshr_ln62_1, i64 %shl_ln62" [src/conv1.cpp:62]   --->   Operation 310 'select' 'select_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_6)   --->   "%zext_ln62_6 = zext i2 %or_ln" [src/conv1.cpp:62]   --->   Operation 311 'zext' 'zext_ln62_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 312 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln62_6 = add i64 %select_ln62_1, i64 %zext_ln62_6" [src/conv1.cpp:62]   --->   Operation 312 'add' 'add_ln62_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 313 [1/1] (0.00ns)   --->   "%lshr_ln62_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln62_6, i32 1, i32 63" [src/conv1.cpp:62]   --->   Operation 313 'partselect' 'lshr_ln62_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln62_10 = zext i63 %lshr_ln62_2" [src/conv1.cpp:62]   --->   Operation 314 'zext' 'zext_ln62_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln62_6, i32 25" [src/conv1.cpp:62]   --->   Operation 315 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.39ns)   --->   "%select_ln62_2 = select i1 %tmp_17, i8 127, i8 126" [src/conv1.cpp:62]   --->   Operation 316 'select' 'select_ln62_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln62_6 = trunc i32 %tmp_2" [src/conv1.cpp:62]   --->   Operation 317 'trunc' 'trunc_ln62_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln62_3 = sub i8 2, i8 %trunc_ln62_6" [src/conv1.cpp:62]   --->   Operation 318 'sub' 'sub_ln62_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 319 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln62_10 = add i8 %sub_ln62_3, i8 %select_ln62_2" [src/conv1.cpp:62]   --->   Operation 319 'add' 'add_ln62_10' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_14, i8 %add_ln62_10" [src/conv1.cpp:62]   --->   Operation 320 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 321 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln62_10, i9 %tmp_5, i32 23, i32 31" [src/conv1.cpp:62]   --->   Operation 321 'partset' 'pi_assign' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 322 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [src/conv1.cpp:62]   --->   Operation 322 'trunc' 'LD' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln766 = bitcast i32 %LD" [src/conv1.cpp:62]   --->   Operation 323 'bitcast' 'bitcast_ln766' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 324 [1/1] (0.44ns)   --->   "%select_ln62_3 = select i1 %icmp_ln62, i32 0, i32 %bitcast_ln766" [src/conv1.cpp:62]   --->   Operation 324 'select' 'select_ln62_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 325 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:62]   --->   Operation 325 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 34 <SV = 22> <Delay = 7.01>
ST_34 : [1/1] (0.47ns)   --->   Input mux for Operation 326 '%mul = fmul i32 %select_ln62_3, i32 %input_fm_buffer_2_0_load'
ST_34 : Operation 326 [3/3] (6.54ns)   --->   "%mul = fmul i32 %select_ln62_3, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 326 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 7.01>
ST_35 : Operation 327 [2/3] (7.01ns)   --->   "%mul = fmul i32 %select_ln62_3, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 327 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 7.01>
ST_36 : Operation 328 [1/3] (7.01ns)   --->   "%mul = fmul i32 %select_ln62_3, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 328 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.43>
ST_37 : [1/1] (0.62ns)   --->   Input mux for Operation 329 '%add = fadd i32 %add51_lcssa23, i32 %mul'
ST_37 : Operation 329 [4/4] (5.81ns)   --->   "%add = fadd i32 %add51_lcssa23, i32 %mul" [src/conv1.cpp:62]   --->   Operation 329 'fadd' 'add' <Predicate = true> <Delay = 5.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 6.43>
ST_38 : Operation 330 [3/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa23, i32 %mul" [src/conv1.cpp:62]   --->   Operation 330 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 6.43>
ST_39 : Operation 331 [2/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa23, i32 %mul" [src/conv1.cpp:62]   --->   Operation 331 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 28> <Delay = 6.43>
ST_40 : Operation 332 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 332 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 333 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:53]   --->   Operation 333 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 334 [1/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa23, i32 %mul" [src/conv1.cpp:62]   --->   Operation 334 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 335 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 41 <SV = 6> <Delay = 7.30>
ST_41 : Operation 336 [8/8] (7.30ns)   --->   "%empty_116 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 336 'readreq' 'empty_116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 7> <Delay = 7.30>
ST_42 : Operation 337 [7/8] (7.30ns)   --->   "%empty_116 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 337 'readreq' 'empty_116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 8> <Delay = 7.30>
ST_43 : Operation 338 [6/8] (7.30ns)   --->   "%empty_116 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 338 'readreq' 'empty_116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 9> <Delay = 7.30>
ST_44 : Operation 339 [5/8] (7.30ns)   --->   "%empty_116 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 339 'readreq' 'empty_116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 10> <Delay = 7.30>
ST_45 : Operation 340 [4/8] (7.30ns)   --->   "%empty_116 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 340 'readreq' 'empty_116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 11> <Delay = 7.30>
ST_46 : Operation 341 [3/8] (7.30ns)   --->   "%empty_116 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 341 'readreq' 'empty_116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 12> <Delay = 7.30>
ST_47 : Operation 342 [2/8] (7.30ns)   --->   "%empty_116 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 342 'readreq' 'empty_116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 13> <Delay = 7.30>
ST_48 : Operation 343 [1/8] (7.30ns)   --->   "%empty_116 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 343 'readreq' 'empty_116' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 344 [1/1] (0.42ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 344 'br' 'br_ln115' <Predicate = true> <Delay = 0.42>

State 49 <SV = 14> <Delay = 0.77>
ST_49 : Operation 345 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln115, void %for.inc43.i, i7 0, void %for.inc67" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 345 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 346 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 346 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 347 [1/1] (0.77ns)   --->   "%add_ln115 = add i7 %nout_2, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 347 'add' 'add_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 15> <Delay = 7.30>
ST_50 : Operation 348 [1/1] (0.00ns)   --->   "%phi_mul52 = phi i24 %add_ln115_5, void %for.inc43.i, i24 0, void %for.inc67" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 348 'phi' 'phi_mul52' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 349 [1/1] (0.93ns)   --->   "%add_ln115_5 = add i24 %phi_mul52, i24 260100" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 349 'add' 'add_ln115_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i7 %nout_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 350 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 351 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i11 %tmp_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 352 'zext' 'zext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 353 [1/1] (0.79ns)   --->   "%add_ln119_5 = add i12 %zext_ln119_5, i12 %zext_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 353 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %OUT_BUFFER_TY.i.split, void %memset.loop.i33.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 354 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 355 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 355 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_50 : Operation 356 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 356 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_50 : Operation 357 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 357 'read' 'gmem_addr_read' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 358 [1/1] (0.00ns)   --->   "%empty_117 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 358 'bitcast' 'empty_117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_50 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i24 %phi_mul52" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 359 'zext' 'zext_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_50 : Operation 360 [1/1] (1.08ns)   --->   "%add_ln119_2 = add i64 %zext_ln116, i64 %output_ftmap_read" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 360 'add' 'add_ln119_2' <Predicate = (!icmp_ln115)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 361 [1/1] (0.42ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 361 'br' 'br_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_50 : Operation 362 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i33"   --->   Operation 362 'br' 'br_ln0' <Predicate = (icmp_ln115)> <Delay = 0.42>

State 51 <SV = 16> <Delay = 1.65>
ST_51 : Operation 363 [1/1] (0.00ns)   --->   "%ty_3 = phi i5 %add_ln116, void %for.inc40.i, i5 0, void %OUT_BUFFER_TY.i.split" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 363 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln119_6 = zext i5 %ty_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 364 'zext' 'zext_ln119_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 365 [1/1] (0.80ns)   --->   "%add_ln119_6 = add i12 %add_ln119_5, i12 %zext_ln119_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 365 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln119_7 = zext i12 %add_ln119_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 366 'zext' 'zext_ln119_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i12 %add_ln119_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 367 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 368 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln119, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 368 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 369 [1/1] (0.84ns)   --->   "%add_ln119_7 = add i15 %p_shl5, i15 %zext_ln119_7" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 369 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i5 %ty_3" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 370 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 371 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %ty_3, i5 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 371 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 372 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %ty_3, i5 1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 372 'add' 'add_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %OUT_BUFFER_TX.i.split, void %for.inc43.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 373 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 374 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 374 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_51 : Operation 375 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 375 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_51 : Operation 376 [1/1] (0.76ns)   --->   "%empty_118 = add i8 %zext_ln116_1, i8 %tmp_7" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 376 'add' 'empty_118' <Predicate = (!icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_118, i10 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 377 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_51 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i18 %shl_ln5" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 378 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_51 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln119_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_118, i2 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 379 'bitconcatenate' 'shl_ln119_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_51 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i10 %shl_ln119_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 380 'zext' 'zext_ln119_2' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_51 : Operation 381 [1/1] (0.87ns)   --->   "%sub_ln119 = sub i19 %zext_ln119_1, i19 %zext_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 381 'sub' 'sub_ln119' <Predicate = (!icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 382 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 382 'br' 'br_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.42>
ST_51 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 383 'br' 'br_ln115' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 52 <SV = 17> <Delay = 3.52>
ST_52 : Operation 384 [1/1] (0.00ns)   --->   "%tx_4 = phi i5 %add_ln117, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 384 'phi' 'tx_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln119_8 = zext i5 %tx_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 385 'zext' 'zext_ln119_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 386 [1/1] (0.84ns)   --->   "%add_ln119_8 = add i15 %add_ln119_7, i15 %zext_ln119_8" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 386 'add' 'add_ln119_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln119_9 = zext i15 %add_ln119_8" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 387 'zext' 'zext_ln119_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 388 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln119_9" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 388 'getelementptr' 'output_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 389 [1/1] (0.78ns)   --->   "%icmp_ln117 = icmp_eq  i5 %tx_4, i5 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 389 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 390 [1/1] (0.78ns)   --->   "%add_ln117 = add i5 %tx_4, i5 1" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 390 'add' 'add_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body8.i.split, void %for.inc40.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 391 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 392 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 392 'load' 'output_fm_buffer_1_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_52 : Operation 393 [1/1] (0.78ns)   --->   "%add_ln119 = add i5 %ti_cast22, i5 %tx_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 393 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i5 %add_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 394 'zext' 'zext_ln119_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_52 : Operation 395 [1/1] (0.76ns)   --->   "%add_ln119_1 = add i8 %zext_ln119_3, i8 %p_shl1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 395 'add' 'add_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln119_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln119_1, i2 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 396 'bitconcatenate' 'shl_ln119_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_52 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i10 %shl_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 397 'zext' 'zext_ln119_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_52 : Operation 398 [1/1] (0.88ns)   --->   "%add_ln119_4 = add i19 %sub_ln119, i19 %zext_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 398 'add' 'add_ln119_4' <Predicate = (!icmp_ln117)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i19 %add_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 399 'sext' 'sext_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_52 : Operation 400 [1/1] (1.08ns)   --->   "%add_ln119_3 = add i64 %sext_ln119_1, i64 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 400 'add' 'add_ln119_3' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln119_3, i32 2, i32 63" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 401 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_52 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 402 'sext' 'sext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_52 : Operation 403 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 403 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_52 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 404 'br' 'br_ln116' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 53 <SV = 18> <Delay = 7.30>
ST_53 : Operation 405 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 405 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_53 : Operation 406 [1/1] (7.30ns)   --->   "%gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 406 'writereq' 'gmem_addr_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 19> <Delay = 6.43>
ST_54 : [1/1] (0.62ns)   --->   Input mux for Operation 407 '%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117'
ST_54 : Operation 407 [4/4] (5.81ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 407 'fadd' 'add_i' <Predicate = true> <Delay = 5.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 20> <Delay = 6.43>
ST_55 : Operation 408 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 408 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 21> <Delay = 6.43>
ST_56 : Operation 409 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 409 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 22> <Delay = 6.43>
ST_57 : Operation 410 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_117" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 410 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 23> <Delay = 2.78>
ST_58 : [1/1] (0.47ns)   --->   Input mux for Operation 411 '%tmp_9 = fcmp_olt  i32 %add_i, i32 0'
ST_58 : Operation 411 [2/2] (2.30ns)   --->   "%tmp_9 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 411 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.30> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 24> <Delay = 3.23>
ST_59 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln119 = bitcast i32 %add_i" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 412 'bitcast' 'bitcast_ln119' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln119, i32 23, i32 30" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 413 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %bitcast_ln119" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 414 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 415 [1/1] (0.76ns)   --->   "%icmp_ln120 = icmp_ne  i8 %tmp_8, i8 255" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 415 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 416 [1/1] (0.92ns)   --->   "%icmp_ln120_1 = icmp_eq  i23 %trunc_ln120, i23 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 416 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120 = or i1 %icmp_ln120_1, i1 %icmp_ln120" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 417 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 418 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 418 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%and_ln120 = and i1 %or_ln120, i1 %tmp_9" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 419 'and' 'and_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 420 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln120 = select i1 %and_ln120, i32 0, i32 %bitcast_ln119" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 420 'select' 'select_ln120' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 60 <SV = 25> <Delay = 7.30>
ST_60 : Operation 421 [1/1] (7.30ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_11, i32 %select_ln120, i4 15" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 421 'write' 'write_ln119' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 26> <Delay = 7.30>
ST_61 : Operation 422 [5/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 422 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 27> <Delay = 7.30>
ST_62 : Operation 423 [4/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 423 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 28> <Delay = 7.30>
ST_63 : Operation 424 [3/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 424 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 29> <Delay = 7.30>
ST_64 : Operation 425 [2/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 425 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 30> <Delay = 7.30>
ST_65 : Operation 426 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 426 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 427 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 427 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 428 [1/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 428 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 429 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 66 <SV = 16> <Delay = 2.07>
ST_66 : Operation 430 [1/1] (0.00ns)   --->   "%empty_119 = phi i15 %empty_120, void %memset.loop.i33.split, i15 0, void %memset.loop.i33.preheader"   --->   Operation 430 'phi' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 431 [1/1] (0.84ns)   --->   "%exitcond6814 = icmp_eq  i15 %empty_119, i15 18496"   --->   Operation 431 'icmp' 'exitcond6814' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 432 [1/1] (0.84ns)   --->   "%empty_120 = add i15 %empty_119, i15 1"   --->   Operation 432 'add' 'empty_120' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6814, void %memset.loop.i33.split, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 433 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 434 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 434 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6814)> <Delay = 0.00>
ST_66 : Operation 435 [1/1] (0.00ns)   --->   "%p_cast63 = zext i15 %empty_119"   --->   Operation 435 'zext' 'p_cast63' <Predicate = (!exitcond6814)> <Delay = 0.00>
ST_66 : Operation 436 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast63"   --->   Operation 436 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!exitcond6814)> <Delay = 0.00>
ST_66 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i15 %output_fm_buffer_1_addr"   --->   Operation 437 'store' 'store_ln0' <Predicate = (!exitcond6814)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_66 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i33"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!exitcond6814)> <Delay = 0.00>
ST_66 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln32 = br void %NOUT" [src/conv1.cpp:32]   --->   Operation 439 'br' 'br_ln32' <Predicate = (exitcond6814)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'tj' [18]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv1.cpp:31) on local variable 'tj' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv1.cpp:31) [22]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv1.cpp:32) with incoming values : ('add_ln32', src/conv1.cpp:32) [32]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv1.cpp:32) [33]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.024ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_108') [41]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_2_0_addr') [48]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer_2_0' [49]  (1.237 ns)
	blocking operation 0.787 ns on control path)

 <State 5>: 3.638ns
The critical path consists of the following:
	'phi' operation ('by', src/conv1.cpp:94->src/conv1.cpp:42) with incoming values : ('add_ln94', src/conv1.cpp:94->src/conv1.cpp:42) [56]  (0.000 ns)
	'add' operation ('tmp2', src/conv1.cpp:94->src/conv1.cpp:42) [66]  (0.789 ns)
	'add' operation ('empty_109', src/conv1.cpp:94->src/conv1.cpp:42) [68]  (0.765 ns)
	'icmp' operation ('icmp_ln52', src/srcnn.cpp:52->src/conv1.cpp:99->src/conv1.cpp:42) [70]  (0.787 ns)
	'or' operation ('or_ln51', src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42) [73]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42) [74]  (0.403 ns)
	'sub' operation ('sub_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [78]  (0.894 ns)

 <State 6>: 3.563ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv1.cpp:98->src/conv1.cpp:42) with incoming values : ('add_ln95', src/conv1.cpp:95->src/conv1.cpp:42) [82]  (0.000 ns)
	'add' operation ('add_ln98_1', src/conv1.cpp:98->src/conv1.cpp:42) [96]  (0.789 ns)
	'add' operation ('add_ln98', src/conv1.cpp:98->src/conv1.cpp:42) [98]  (0.765 ns)
	'icmp' operation ('icmp_ln52_3', src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:42) [100]  (0.787 ns)
	'or' operation ('or_ln51_2', src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42) [102]  (0.000 ns)
	'select' operation ('select_ln51_6', src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42) [104]  (0.403 ns)
	'add' operation ('add_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [107]  (0.000 ns)
	'add' operation ('add_ln102_1', src/conv1.cpp:102->src/conv1.cpp:42) [108]  (0.819 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [113]  (7.300 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln102', src/conv1.cpp:102->src/conv1.cpp:42) of variable 'bitcast_ln102', src/conv1.cpp:102->src/conv1.cpp:42 on array 'input_fm_buffer_2_0' [115]  (1.237 ns)

 <State 17>: 1.085ns
The critical path consists of the following:
	'phi' operation ('phi_mul50', src/conv1.cpp:45) with incoming values : ('add_ln45_1', src/conv1.cpp:45) [123]  (0.000 ns)
	'add' operation ('add_ln48_1', src/conv1.cpp:48) [137]  (1.085 ns)

 <State 18>: 1.651ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:48) with incoming values : ('add_ln48', src/conv1.cpp:48) [141]  (0.000 ns)
	'add' operation ('empty_111', src/conv1.cpp:45) [143]  (0.809 ns)
	'add' operation ('empty_113', src/conv1.cpp:45) [147]  (0.842 ns)

 <State 19>: 2.079ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:49) with incoming values : ('add_ln49', src/conv1.cpp:49) [156]  (0.000 ns)
	'add' operation ('empty_114', src/conv1.cpp:45) [158]  (0.842 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr_1', src/conv1.cpp:45) [160]  (0.000 ns)
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:62) on array 'output_fm_buffer_1' [167]  (1.237 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:62) on array 'output_fm_buffer_1' [167]  (1.237 ns)

 <State 21>: 2.034ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:52) with incoming values : ('add_ln52', src/conv1.cpp:52) [170]  (0.000 ns)
	'add' operation ('empty_115', src/conv1.cpp:52) [180]  (0.789 ns)
	'mul' operation ('mul_ln62', src/conv1.cpp:62) [182]  (1.230 ns)
	blocking operation 0.015 ns on control path)

 <State 22>: 2.655ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:57) with incoming values : ('add_ln53', src/conv1.cpp:53) [185]  (0.000 ns)
	'add' operation ('add_ln62_12', src/conv1.cpp:62) [199]  (0.797 ns)
	'add' operation ('add_ln62_7', src/conv1.cpp:62) [201]  (0.773 ns)
	'add' operation ('add_ln62', src/conv1.cpp:62) [206]  (1.085 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [210]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [210]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [210]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [210]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [210]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [210]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [210]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [210]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [211]  (7.300 ns)

 <State 32>: 2.241ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln62', src/conv1.cpp:62) [215]  (1.388 ns)
	'sub' operation ('sub_ln62', src/conv1.cpp:62) [219]  (0.853 ns)

 <State 33>: 6.913ns
The critical path consists of the following:
	'select' operation ('select_ln62', src/conv1.cpp:62) [220]  (0.357 ns)
	'cttz' operation ('tmp_2', src/conv1.cpp:62) [224]  (0.000 ns)
	'sub' operation ('sub_ln62_1', src/conv1.cpp:62) [225]  (1.016 ns)
	'sub' operation ('sub_ln62_4', src/conv1.cpp:62) [231]  (0.797 ns)
	'lshr' operation ('lshr_ln62_3', src/conv1.cpp:62) [233]  (0.625 ns)
	'and' operation ('and_ln62_2', src/conv1.cpp:62) [234]  (0.000 ns)
	'icmp' operation ('icmp_ln62_2', src/conv1.cpp:62) [235]  (0.853 ns)
	'and' operation ('and_ln62', src/conv1.cpp:62) [236]  (0.000 ns)
	'or' operation ('or_ln62', src/conv1.cpp:62) [242]  (0.000 ns)
	'add' operation ('add_ln62_6', src/conv1.cpp:62) [254]  (1.085 ns)
	'select' operation ('select_ln62_2', src/conv1.cpp:62) [258]  (0.393 ns)
	'add' operation ('add_ln62_10', src/conv1.cpp:62) [261]  (1.051 ns)
	'select' operation ('select_ln62_3', src/conv1.cpp:62) [266]  (0.449 ns)
	blocking operation 0.287 ns on control path)

 <State 34>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv1.cpp:62) [268]  (6.540 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:62) [268]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:62) [268]  (7.016 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.623 ns)
'fadd' operation ('add', src/conv1.cpp:62) [269]  (5.814 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [269]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [269]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [269]  (6.437 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_116', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [281]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_116', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [281]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_116', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [281]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_116', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [281]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_116', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [281]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_116', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [281]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_116', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [281]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_116', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [281]  (7.300 ns)

 <State 49>: 0.773ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:115->src/conv1.cpp:71) with incoming values : ('add_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [284]  (0.000 ns)
	'icmp' operation ('icmp_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [291]  (0.773 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [297]  (7.300 ns)

 <State 51>: 1.651ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:116->src/conv1.cpp:71) with incoming values : ('add_ln116', src/conv1.cpp:116->src/conv1.cpp:71) [303]  (0.000 ns)
	'add' operation ('add_ln119_6', src/conv1.cpp:119->src/conv1.cpp:71) [305]  (0.809 ns)
	'add' operation ('add_ln119_7', src/conv1.cpp:119->src/conv1.cpp:71) [309]  (0.842 ns)

 <State 52>: 3.523ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:119->src/conv1.cpp:71) with incoming values : ('add_ln117', src/conv1.cpp:117->src/conv1.cpp:71) [325]  (0.000 ns)
	'add' operation ('add_ln119', src/conv1.cpp:119->src/conv1.cpp:71) [338]  (0.789 ns)
	'add' operation ('add_ln119_1', src/conv1.cpp:119->src/conv1.cpp:71) [340]  (0.765 ns)
	'add' operation ('add_ln119_4', src/conv1.cpp:119->src/conv1.cpp:71) [343]  (0.884 ns)
	'add' operation ('add_ln119_3', src/conv1.cpp:119->src/conv1.cpp:71) [345]  (1.085 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_11_req', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [358]  (7.300 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.623 ns)
'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [337]  (5.814 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [337]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [337]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [337]  (6.437 ns)

 <State 58>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.476 ns)
'fcmp' operation ('tmp_9', src/conv1.cpp:120->src/conv1.cpp:71) [355]  (2.306 ns)

 <State 59>: 3.231ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', src/conv1.cpp:120->src/conv1.cpp:71) [355]  (2.782 ns)
	'and' operation ('and_ln120', src/conv1.cpp:120->src/conv1.cpp:71) [356]  (0.000 ns)
	'select' operation ('select_ln120', src/conv1.cpp:120->src/conv1.cpp:71) [357]  (0.449 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln119', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [359]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_11_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [360]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_11_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [360]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_11_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [360]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_11_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [360]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_11_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [360]  (7.300 ns)

 <State 66>: 2.079ns
The critical path consists of the following:
	'phi' operation ('empty_119') with incoming values : ('empty_120') [369]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr') [376]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer_1' [377]  (1.237 ns)
	blocking operation 0.842 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
