{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 40px; margin: -10px -10px 20px -10px; border-radius: 0 0 15px 15px;\">\n",
    "<h1 style=\"margin: 0; font-size: 2.5em;\">Analog Basics</h1>\n",
    "<p style=\"margin: 10px 0 0 0; font-size: 1.2em; opacity: 0.9;\">Week 1, Session 2 — Fab Futures</p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": "## Contents\n\n1. [Wires & Interconnect](#1-wires--interconnect)\n2. [Passive Components](#2-passive-components)\n3. [The MOSFET Transistor](#3-the-mosfet-transistor)\n4. [Transistors as Switches](#4-transistors-as-switches)\n5. [Transistors as Amplifiers](#5-transistors-as-amplifiers)\n6. [Device Models](#6-device-models)\n7. [Power Distribution](#7-power-distribution)\n8. [Clock Distribution](#8-clock-distribution)"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-2",
   "metadata": {},
   "outputs": [],
   "source": "# Setup\nimport matplotlib.pyplot as plt\nimport matplotlib.patches as patches\nfrom matplotlib.patches import FancyBboxPatch, Circle, FancyArrowPatch, Arc\nimport numpy as np\n\n# For circuit-like drawings\nplt.rcParams['font.family'] = 'monospace'\n\nprint(\"Setup complete.\")"
  },
  {
   "cell_type": "markdown",
   "id": "cell-3",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"1-wires--interconnect\"></a>\n",
    "# 1. Wires & Interconnect\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "### Metal Layers\n",
    "\n",
    "Modern chips have **multiple metal layers** stacked on top of each other:\n",
    "\n",
    "| Layer | Typical Use | Characteristics |\n",
    "|-------|-------------|----------------|\n",
    "| **M1** (lowest) | Local connections | Thinnest, highest resistance |\n",
    "| **M2-M4** | Intermediate routing | Medium thickness |\n",
    "| **Top metals** | Power, clock, long routes | Thickest, lowest resistance |\n",
    "\n",
    "### Why Multiple Layers?\n",
    "\n",
    "- Wires can **cross over** each other on different layers\n",
    "- **Vias** connect between layers\n",
    "- More routing resources = denser designs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Visualize metal stackup\n",
    "fig = plt.figure(figsize=(12, 6))\n",
    "ax = fig.add_subplot(111, projection='3d')\n",
    "\n",
    "# Colors for each layer\n",
    "colors = ['#8B4513', '#808080', '#4CAF50', '#2196F3', '#FF9800', '#9C27B0', '#E91E63']\n",
    "labels = ['Substrate', 'Poly', 'M1', 'M2', 'M3', 'M4', 'M5']\n",
    "heights = [0, 0.5, 1.0, 1.8, 2.6, 3.4, 4.2]\n",
    "thicknesses = [0.4, 0.1, 0.3, 0.4, 0.4, 0.5, 0.6]\n",
    "\n",
    "for i, (color, label, z, thick) in enumerate(zip(colors, labels, heights, thicknesses)):\n",
    "    # Draw each layer as a semi-transparent box\n",
    "    if i == 0:  # Substrate - full\n",
    "        xx, yy = np.meshgrid([0, 10], [0, 10])\n",
    "        ax.plot_surface(xx, yy, np.ones_like(xx) * z, alpha=0.7, color=color)\n",
    "    else:  # Metal layers - partial for visibility\n",
    "        # Horizontal stripe\n",
    "        xx, yy = np.meshgrid([1, 9], [4 + i*0.3, 6 - i*0.3])\n",
    "        ax.plot_surface(xx, yy, np.ones_like(xx) * z, alpha=0.8, color=color)\n",
    "    \n",
    "    ax.text(11, 5, z + thick/2, label, fontsize=10)\n",
    "\n",
    "# Add via between M1 and M2\n",
    "ax.bar3d(5, 5, 1.0, 0.5, 0.5, 0.8, color='purple', alpha=0.9)\n",
    "ax.text(5.2, 4, 1.4, 'Via', fontsize=9)\n",
    "\n",
    "ax.set_xlabel('X')\n",
    "ax.set_ylabel('Y')\n",
    "ax.set_zlabel('Height')\n",
    "ax.set_title('Metal Layer Stackup (Simplified)', fontsize=12)\n",
    "ax.view_init(elev=20, azim=-60)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "### Wire Properties\n",
    "\n",
    "Every wire has:\n",
    "\n",
    "| Property | Symbol | Effect |\n",
    "|----------|--------|--------|\n",
    "| **Resistance** | R | Voltage drop, power loss, delay |\n",
    "| **Capacitance** | C | Delay, power consumption |\n",
    "| **Inductance** | L | Important at high frequencies |\n",
    "\n",
    "The **RC delay** of a wire determines how fast signals can travel:\n",
    "\n",
    "$$\\tau = R \\times C$$"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"2-passive-components\"></a>\n",
    "# 2. Passive Components\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "### Resistors\n",
    "\n",
    "On-chip resistors can be made from:\n",
    "- **Polysilicon** (poly resistors)\n",
    "- **Diffusion** (in the substrate)\n",
    "- **Metal** (usually for small values)\n",
    "\n",
    "**Sheet resistance** ($R_\\square$): resistance of a square of material\n",
    "\n",
    "$$R = R_\\square \\times \\frac{L}{W}$$\n",
    "\n",
    "### Capacitors\n",
    "\n",
    "Types available on-chip:\n",
    "- **MOM** (Metal-Oxide-Metal): interdigitated metal fingers\n",
    "- **MIM** (Metal-Insulator-Metal): parallel plates\n",
    "- **MOS** (gate capacitor): transistor used as capacitor\n",
    "\n",
    "### Inductors\n",
    "\n",
    "- Made from **spiral metal traces**\n",
    "- Large area, used mainly in RF designs\n",
    "- Quality factor (Q) limited by metal resistance"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Visualize on-chip passive components\n",
    "fig, axes = plt.subplots(1, 3, figsize=(15, 4))\n",
    "\n",
    "# Resistor (poly snake)\n",
    "ax = axes[0]\n",
    "for i in range(5):\n",
    "    y = i * 0.8\n",
    "    if i % 2 == 0:\n",
    "        ax.add_patch(patches.Rectangle((0.5, y), 4, 0.3, facecolor='#4CAF50', edgecolor='black'))\n",
    "    else:\n",
    "        ax.add_patch(patches.Rectangle((0.5, y), 4, 0.3, facecolor='#4CAF50', edgecolor='black'))\n",
    "    if i < 4:\n",
    "        x_conn = 4.5 if i % 2 == 0 else 0.5\n",
    "        ax.add_patch(patches.Rectangle((x_conn - 0.15, y + 0.3), 0.3, 0.5, facecolor='#4CAF50', edgecolor='black'))\n",
    "ax.set_xlim(0, 5.5)\n",
    "ax.set_ylim(-0.5, 4.5)\n",
    "ax.set_title('Poly Resistor\\n(snake pattern)', fontsize=11)\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "# Capacitor (MOM - interdigitated)\n",
    "ax = axes[1]\n",
    "for i in range(6):\n",
    "    x = i * 0.7 + 0.3\n",
    "    if i % 2 == 0:\n",
    "        ax.add_patch(patches.Rectangle((x, 0), 0.25, 3.5, facecolor='#2196F3', edgecolor='black'))\n",
    "    else:\n",
    "        ax.add_patch(patches.Rectangle((x, 0.5), 0.25, 3.5, facecolor='#FF9800', edgecolor='black'))\n",
    "# Bus bars\n",
    "ax.add_patch(patches.Rectangle((0.3, -0.3), 3.85, 0.25, facecolor='#2196F3', edgecolor='black'))\n",
    "ax.add_patch(patches.Rectangle((0.3, 4.0), 3.85, 0.25, facecolor='#FF9800', edgecolor='black'))\n",
    "ax.set_xlim(0, 5)\n",
    "ax.set_ylim(-0.8, 4.8)\n",
    "ax.set_title('MOM Capacitor\\n(interdigitated)', fontsize=11)\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "# Inductor (spiral)\n",
    "ax = axes[2]\n",
    "theta = np.linspace(0, 6*np.pi, 200)\n",
    "r = 0.3 + 0.15 * theta / np.pi\n",
    "x = 2.5 + r * np.cos(theta)\n",
    "y = 2.5 + r * np.sin(theta)\n",
    "ax.plot(x, y, 'b-', linewidth=3, color='#9C27B0')\n",
    "ax.set_xlim(0, 5)\n",
    "ax.set_ylim(0, 5)\n",
    "ax.set_title('Spiral Inductor\\n(top metal)', fontsize=11)\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-10",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"3-the-mosfet-transistor\"></a>\n",
    "# 3. The MOSFET Transistor\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "The **MOSFET** (Metal-Oxide-Semiconductor Field-Effect Transistor) is the building block of all digital circuits.\n",
    "\n",
    "### Structure\n",
    "\n",
    "```\n",
    "        Gate (G)\n",
    "           │\n",
    "      ─────┴─────   ← Gate oxide (very thin insulator)\n",
    "     │           │\n",
    "  Source (S)  Drain (D)\n",
    "     │    ───    │\n",
    "     └────┴──────┘  ← Channel region\n",
    "         Body\n",
    "```\n",
    "\n",
    "### Two Types\n",
    "\n",
    "| Type | Symbol | Turns ON when | Used for |\n",
    "|------|--------|---------------|----------|\n",
    "| **NMOS** | Gate = HIGH | Gate voltage > threshold | Pull-down (connect to GND) |\n",
    "| **PMOS** | Gate = LOW | Gate voltage < (VDD - threshold) | Pull-up (connect to VDD) |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-12",
   "metadata": {},
   "outputs": [],
   "source": [
    "# MOSFET cross-section\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(14, 5))\n",
    "\n",
    "def draw_mosfet(ax, nmos=True):\n",
    "    # Substrate\n",
    "    sub_color = '#FFE0B2' if nmos else '#E3F2FD'  # p-type or n-type\n",
    "    ax.add_patch(patches.Rectangle((0, 0), 10, 2, facecolor=sub_color, edgecolor='black'))\n",
    "    ax.text(5, 0.3, 'P-substrate' if nmos else 'N-well', ha='center', fontsize=10)\n",
    "    \n",
    "    # Source and Drain regions\n",
    "    sd_color = '#E3F2FD' if nmos else '#FFE0B2'  # n+ or p+\n",
    "    ax.add_patch(patches.Rectangle((1, 1.5), 2, 1, facecolor=sd_color, edgecolor='black'))\n",
    "    ax.add_patch(patches.Rectangle((7, 1.5), 2, 1, facecolor=sd_color, edgecolor='black'))\n",
    "    ax.text(2, 2, 'n+' if nmos else 'p+', ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "    ax.text(8, 2, 'n+' if nmos else 'p+', ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "    \n",
    "    # Gate oxide\n",
    "    ax.add_patch(patches.Rectangle((3.5, 2.5), 3, 0.2, facecolor='#90CAF9', edgecolor='black'))\n",
    "    ax.text(5, 2.6, 'oxide', ha='center', va='center', fontsize=8)\n",
    "    \n",
    "    # Gate\n",
    "    ax.add_patch(patches.Rectangle((3.5, 2.7), 3, 0.8, facecolor='#F44336', edgecolor='black'))\n",
    "    ax.text(5, 3.1, 'Gate', ha='center', va='center', fontsize=10, color='white', fontweight='bold')\n",
    "    \n",
    "    # Labels\n",
    "    ax.text(2, 3.5, 'Source', ha='center', fontsize=10)\n",
    "    ax.text(8, 3.5, 'Drain', ha='center', fontsize=10)\n",
    "    \n",
    "    # Metal contacts\n",
    "    ax.add_patch(patches.Rectangle((1.7, 2.5), 0.6, 1, facecolor='#9E9E9E', edgecolor='black'))\n",
    "    ax.add_patch(patches.Rectangle((7.7, 2.5), 0.6, 1, facecolor='#9E9E9E', edgecolor='black'))\n",
    "    \n",
    "    ax.set_xlim(-0.5, 10.5)\n",
    "    ax.set_ylim(-0.5, 4.5)\n",
    "    ax.set_aspect('equal')\n",
    "    ax.axis('off')\n",
    "    ax.set_title('NMOS Transistor' if nmos else 'PMOS Transistor', fontsize=12, fontweight='bold')\n",
    "\n",
    "draw_mosfet(ax1, nmos=True)\n",
    "draw_mosfet(ax2, nmos=False)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-13",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"4-transistors-as-switches\"></a>\n",
    "# 4. Transistors as Switches\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-14",
   "metadata": {},
   "source": [
    "In digital circuits, we use transistors as **switches**:\n",
    "\n",
    "### CMOS Inverter\n",
    "\n",
    "The simplest logic gate - combines PMOS and NMOS:\n",
    "\n",
    "```\n",
    "        VDD\n",
    "         │\n",
    "       ┌─┴─┐\n",
    "   ────┤ P ├──┬── Output\n",
    "       └───┘  │\n",
    "   Input      │\n",
    "       ┌───┐  │\n",
    "   ────┤ N ├──┘\n",
    "       └─┬─┘\n",
    "         │\n",
    "        GND\n",
    "```\n",
    "\n",
    "| Input | PMOS | NMOS | Output |\n",
    "|-------|------|------|--------|\n",
    "| 0 (LOW) | ON | OFF | 1 (HIGH) |\n",
    "| 1 (HIGH) | OFF | ON | 0 (LOW) |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-15",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Inverter truth table and transfer curve\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 4))\n",
    "\n",
    "# Transfer curve\n",
    "vin = np.linspace(0, 1.8, 100)\n",
    "# Simplified tanh model for inverter\n",
    "vout = 1.8 * (1 - np.tanh(8 * (vin - 0.9))) / 2\n",
    "\n",
    "ax1.plot(vin, vout, 'b-', linewidth=2)\n",
    "ax1.axhline(y=0.9, color='gray', linestyle='--', alpha=0.5)\n",
    "ax1.axvline(x=0.9, color='gray', linestyle='--', alpha=0.5)\n",
    "ax1.fill_between([0, 0.6], [1.8, 1.8], alpha=0.2, color='green', label='Input LOW')\n",
    "ax1.fill_between([1.2, 1.8], [0, 0], [1.8, 1.8], alpha=0.2, color='red', label='Input HIGH')\n",
    "ax1.set_xlabel('Vin (V)', fontsize=11)\n",
    "ax1.set_ylabel('Vout (V)', fontsize=11)\n",
    "ax1.set_title('Inverter Transfer Curve', fontsize=12)\n",
    "ax1.set_xlim(0, 1.8)\n",
    "ax1.set_ylim(0, 1.8)\n",
    "ax1.grid(True, alpha=0.3)\n",
    "ax1.legend()\n",
    "\n",
    "# Timing diagram\n",
    "t = np.linspace(0, 10, 1000)\n",
    "vin_signal = 0.9 + 0.9 * np.sign(np.sin(2 * np.pi * t / 5))\n",
    "# Simple RC delay model\n",
    "vout_signal = np.zeros_like(t)\n",
    "tau = 0.2\n",
    "for i in range(1, len(t)):\n",
    "    target = 1.8 if vin_signal[i] < 0.9 else 0\n",
    "    dt = t[i] - t[i-1]\n",
    "    vout_signal[i] = vout_signal[i-1] + (target - vout_signal[i-1]) * (1 - np.exp(-dt/tau))\n",
    "\n",
    "ax2.plot(t, vin_signal, 'b-', linewidth=2, label='Input')\n",
    "ax2.plot(t, vout_signal, 'r-', linewidth=2, label='Output')\n",
    "ax2.set_xlabel('Time', fontsize=11)\n",
    "ax2.set_ylabel('Voltage (V)', fontsize=11)\n",
    "ax2.set_title('Inverter Timing', fontsize=12)\n",
    "ax2.set_xlim(0, 10)\n",
    "ax2.set_ylim(-0.2, 2.0)\n",
    "ax2.legend()\n",
    "ax2.grid(True, alpha=0.3)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-16",
   "metadata": {},
   "source": [
    "### Building Other Gates\n",
    "\n",
    "All logic gates are built from NMOS/PMOS combinations:\n",
    "\n",
    "| Gate | NMOS | PMOS |\n",
    "|------|------|------|\n",
    "| **NAND** | Series (both must be ON to pull low) | Parallel (either pulls high) |\n",
    "| **NOR** | Parallel (either pulls low) | Series (both must be ON to pull high) |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-17",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"5-transistors-as-amplifiers\"></a>\n",
    "# 5. Transistors as Amplifiers\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-18",
   "metadata": {},
   "source": "In **analog circuits**, transistors operate in the *saturation region* to amplify signals.\n\n### Regions of Operation\n\n| Region | Condition | Behavior |\n|--------|-----------|----------|\n| **Cutoff** | Vgs < Vth | No current (OFF) |\n| **Linear/Triode** | Vgs > Vth, Vds < Vgs-Vth | Acts like a resistor |\n| **Saturation** | Vgs > Vth, Vds > Vgs-Vth | Current controlled by Vgs (amplifier) |\n\n### Key Parameter: Transconductance (gm)\n\n$$g_m = \\frac{\\partial I_D}{\\partial V_{GS}}$$\n\nThis tells us how much the output current changes for a small change in gate voltage - the \"gain\" of the transistor.\n\n**Note on threshold voltage**: The plots below use Vth = 0.4V for illustration. Actual Sky130 PDK transistors have different thresholds depending on flavor: standard (svt) ~0.5V, low-Vth (lvt) ~0.35V, high-Vth (hvt) ~0.65V. Real devices also exhibit short-channel effects (threshold roll-off, DIBL) not captured in this simple square-law model."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-19",
   "metadata": {},
   "outputs": [],
   "source": [
    "# MOSFET I-V characteristics\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 4))\n",
    "\n",
    "# Parameters\n",
    "Vth = 0.4  # Threshold voltage\n",
    "k = 0.5    # Transconductance parameter\n",
    "\n",
    "# Output characteristics (Id vs Vds for different Vgs)\n",
    "Vds = np.linspace(0, 1.8, 100)\n",
    "for Vgs in [0.6, 0.8, 1.0, 1.2, 1.4]:\n",
    "    Id = np.zeros_like(Vds)\n",
    "    for i, vds in enumerate(Vds):\n",
    "        if Vgs <= Vth:\n",
    "            Id[i] = 0  # Cutoff\n",
    "        elif vds < Vgs - Vth:\n",
    "            Id[i] = k * ((Vgs - Vth) * vds - 0.5 * vds**2)  # Linear\n",
    "        else:\n",
    "            Id[i] = 0.5 * k * (Vgs - Vth)**2  # Saturation\n",
    "    ax1.plot(Vds, Id * 1000, label=f'Vgs = {Vgs}V')\n",
    "\n",
    "ax1.set_xlabel('Vds (V)', fontsize=11)\n",
    "ax1.set_ylabel('Id (mA)', fontsize=11)\n",
    "ax1.set_title('Output Characteristics', fontsize=12)\n",
    "ax1.legend(loc='right')\n",
    "ax1.grid(True, alpha=0.3)\n",
    "ax1.set_xlim(0, 1.8)\n",
    "\n",
    "# Mark regions\n",
    "ax1.axvline(x=0.6, color='gray', linestyle=':', alpha=0.5)\n",
    "ax1.text(0.3, 0.5, 'Linear', fontsize=9, ha='center')\n",
    "ax1.text(1.2, 0.5, 'Saturation', fontsize=9, ha='center')\n",
    "\n",
    "# Transfer characteristic (Id vs Vgs)\n",
    "Vgs = np.linspace(0, 1.8, 100)\n",
    "Id = np.maximum(0, 0.5 * k * (Vgs - Vth)**2)\n",
    "Id[Vgs < Vth] = 0\n",
    "\n",
    "ax2.plot(Vgs, Id * 1000, 'b-', linewidth=2)\n",
    "ax2.axvline(x=Vth, color='red', linestyle='--', label=f'Vth = {Vth}V')\n",
    "ax2.set_xlabel('Vgs (V)', fontsize=11)\n",
    "ax2.set_ylabel('Id (mA)', fontsize=11)\n",
    "ax2.set_title('Transfer Characteristic', fontsize=12)\n",
    "ax2.legend()\n",
    "ax2.grid(True, alpha=0.3)\n",
    "ax2.set_xlim(0, 1.8)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-20",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"6-device-models\"></a>\n",
    "# 6. Device Models\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-21",
   "metadata": {},
   "source": [
    "### SPICE Models\n",
    "\n",
    "To simulate circuits, we need mathematical models of transistors. **SPICE** uses hierarchical model levels:\n",
    "\n",
    "| Level | Complexity | Use Case |\n",
    "|-------|------------|----------|\n",
    "| **Level 1** | Simple square-law | Quick estimates |\n",
    "| **Level 3** | Short-channel effects | Legacy |\n",
    "| **BSIM3/4** | Industry standard | Accurate analog |\n",
    "| **PSP** | Surface-potential based | Advanced modeling |\n",
    "\n",
    "### Model Parameters\n",
    "\n",
    "Key parameters you'll see:\n",
    "\n",
    "| Parameter | Meaning |\n",
    "|-----------|--------|\n",
    "| **VTH0** | Threshold voltage |\n",
    "| **TOX** | Gate oxide thickness |\n",
    "| **U0** | Mobility |\n",
    "| **VSAT** | Saturation velocity |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-22",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"7-power-distribution\"></a>\n",
    "# 7. Power Distribution\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-23",
   "metadata": {},
   "source": [
    "### Power Grid\n",
    "\n",
    "Getting power to all transistors requires a **power grid**:\n",
    "\n",
    "- **VDD** (positive supply) and **GND** rails\n",
    "- Uses wide metal traces on upper layers\n",
    "- Multiple vias to reduce resistance\n",
    "\n",
    "### IR Drop\n",
    "\n",
    "Current flowing through resistive wires causes **voltage drop**:\n",
    "\n",
    "$$\\Delta V = I \\times R$$\n",
    "\n",
    "This means transistors far from power pads see lower voltage → slower operation.\n",
    "\n",
    "### Decoupling Capacitors\n",
    "\n",
    "Placed near transistors to:\n",
    "- Supply instantaneous current during switching\n",
    "- Filter power supply noise"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-24",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"8-clock-distribution\"></a>\n",
    "# 8. Clock Distribution\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-25",
   "metadata": {},
   "source": [
    "### The Challenge\n",
    "\n",
    "All flip-flops need to receive the clock at (nearly) the same time.\n",
    "\n",
    "**Clock skew**: difference in clock arrival time between two flip-flops\n",
    "\n",
    "If skew is too large → timing failures!\n",
    "\n",
    "### Solutions\n",
    "\n",
    "| Approach | Description |\n",
    "|----------|-------------|\n",
    "| **H-tree** | Balanced binary tree structure |\n",
    "| **Clock mesh** | Grid of clock wires, shorted together |\n",
    "| **Clock buffers** | Amplify and balance clock signals |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-26",
   "metadata": {},
   "outputs": [],
   "source": [
    "# H-tree clock distribution\n",
    "fig, ax = plt.subplots(figsize=(8, 8))\n",
    "\n",
    "def draw_h_tree(ax, x, y, size, depth):\n",
    "    if depth == 0:\n",
    "        ax.plot(x, y, 'ro', markersize=8)  # Flip-flop\n",
    "        return\n",
    "    \n",
    "    # Horizontal line\n",
    "    ax.plot([x - size/2, x + size/2], [y, y], 'b-', linewidth=2)\n",
    "    \n",
    "    # Vertical lines at ends\n",
    "    ax.plot([x - size/2, x - size/2], [y - size/2, y + size/2], 'b-', linewidth=2)\n",
    "    ax.plot([x + size/2, x + size/2], [y - size/2, y + size/2], 'b-', linewidth=2)\n",
    "    \n",
    "    # Recurse\n",
    "    draw_h_tree(ax, x - size/2, y + size/2, size/2, depth - 1)\n",
    "    draw_h_tree(ax, x - size/2, y - size/2, size/2, depth - 1)\n",
    "    draw_h_tree(ax, x + size/2, y + size/2, size/2, depth - 1)\n",
    "    draw_h_tree(ax, x + size/2, y - size/2, size/2, depth - 1)\n",
    "\n",
    "# Draw from center\n",
    "ax.plot(0, 0, 'g^', markersize=15, label='Clock source')\n",
    "ax.plot([0, 0], [0, 2], 'b-', linewidth=3)\n",
    "draw_h_tree(ax, 0, 2, 2, 3)\n",
    "\n",
    "ax.set_xlim(-3, 3)\n",
    "ax.set_ylim(-1.5, 4)\n",
    "ax.set_aspect('equal')\n",
    "ax.set_title('H-Tree Clock Distribution', fontsize=12)\n",
    "ax.legend(loc='lower right')\n",
    "ax.grid(True, alpha=0.3)\n",
    "\n",
    "# Add explanation\n",
    "ax.text(2, -1, 'Red dots = flip-flops\\n(equal distance from source)', fontsize=9)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-27",
   "metadata": {},
   "source": [
    "---\n",
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 30px; margin: 20px -10px -10px -10px; border-radius: 15px 15px 0 0; text-align: center;\">\n",
    "\n",
    "## Summary\n",
    "\n",
    "- **Wires** have R, C, and L that affect signal propagation\n",
    "- **MOSFETs** are the fundamental building block\n",
    "- In **digital circuits**, transistors act as switches\n",
    "- In **analog circuits**, transistors act as amplifiers\n",
    "- **Power** and **clock distribution** are critical for large designs\n",
    "\n",
    "### Homework\n",
    "1. Simulate a PDK inverter in SPICE\n",
    "2. Measure delay from input to output\n",
    "3. Sweep input slew rate - how does it affect delay?\n",
    "\n",
    "</div>"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}