library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use ieee.std_logic_textio.all;
use std.textio.all;

entity argmax_tb is
end argmax_tb;

architecture tb of argmax_tb is
	 
	 signal input_data : std_logic_vector(31 downto 0);
	 signal classification : std_logic_vector(9 downto 0);

begin  -- TB

    clk <= not clk after 20 ns;

    U_ARGMAX : entity work.argmax 
	 generic map(
		  WIDTH => 40
	 )
	 port map (
		  input_data => input_data
		  classification => classification
	 );

    process begin
		
		inputs <= std_logic_vector(0x24512A9123);
		wait for 200 ns;
		inputs <= std_logic_vector(0x2B512A9123);
		wait for 200 ns;
		wait;
		
	end process;
        
end tb;
