
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46441
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_hls_clockTickGeneratorTop_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_hls_pricingEngineTop_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_hls_orderBookDataMoverTop_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_hls_orderBookTop_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_hls_loopback_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_udp_ip_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_tcp_ip_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_ethernet_krnl_axis_x4_1_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_hls_lineHandlerTop_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_hls_orderEntryTcpTop_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_hls_feedHandlerTop_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/Xilinx/Vitis/2021.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edci/Xilinx/Vitis/2021.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/edci/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'com.xilinx.dcg.fintech:hls:igmp:1.0'. The one found in IP location '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_tcp_ip_1_0/com_xilinx_dcg_fintech_hls_igmp_1_0' will take precedence over the same IP in location /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_udp_ip_1_0/com_xilinx_dcg_fintech_hls_igmp_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'com.xilinx.dcg.fintech:hls:icmp_server:1.0'. The one found in IP location '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_tcp_ip_1_0/com_xilinx_dcg_fintech_hls_icmp_server_1_0' will take precedence over the same IP in location /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_udp_ip_1_0/com_xilinx_dcg_fintech_hls_icmp_server_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'com.xilinx.dcg.fintech:hls:arp_server_subnet:1.0'. The one found in IP location '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_tcp_ip_1_0/com_xilinx_dcg_fintech_hls_arp_server_subnet_1_0' will take precedence over the same IP in location /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/xo/ip_repo/xilinx_com_kernel_udp_ip_1_0/com_xilinx_dcg_fintech_hls_arp_server_subnet_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0
Command: link_design -part xcu50-fsvh2104-2-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_clockTickGeneratorTop_0/ulp_clockTickGeneratorTop_0.dcp' for cell 'level0_i/ulp/clockTickGeneratorTop'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/ulp_eth0_0.dcp' for cell 'level0_i/ulp/eth0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_feedHandlerTop_0/ulp_feedHandlerTop_0.dcp' for cell 'level0_i/ulp/feedHandlerTop'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_lineHandlerTop_0/ulp_lineHandlerTop_0.dcp' for cell 'level0_i/ulp/lineHandlerTop'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_loopback0_0/ulp_loopback0_0.dcp' for cell 'level0_i/ulp/loopback0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderBookDataMoverTop_0/ulp_orderBookDataMoverTop_0.dcp' for cell 'level0_i/ulp/orderBookDataMoverTop'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderBookTop_0/ulp_orderBookTop_0.dcp' for cell 'level0_i/ulp/orderBookTop'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderEntryTcpTop_0/ulp_orderEntryTcpTop_0.dcp' for cell 'level0_i/ulp/orderEntryTcpTop'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_pricingEngineTop_0/ulp_pricingEngineTop_0.dcp' for cell 'level0_i/ulp/pricingEngineTop'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/ulp_tcp_ip0_0.dcp' for cell 'level0_i/ulp/tcp_ip0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/ulp_udp_ip0_0.dcp' for cell 'level0_i/ulp/udp_ip0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/ulp_udp_ip1_0.dcp' for cell 'level0_i/ulp/udp_ip1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m04_regslice_0/ulp_m04_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m05_regslice_0/ulp_m05_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m06_regslice_0/ulp_m06_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m07_regslice_0/ulp_m07_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_7/ulp_auto_cc_7.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m08_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m08_regslice_0/ulp_m08_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m08_couplers/m08_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_8/ulp_auto_cc_8.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m09_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m09_regslice_0/ulp_m09_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m09_couplers/m09_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_9/ulp_auto_cc_9.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m10_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m10_regslice_0/ulp_m10_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m10_couplers/m10_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_10/ulp_auto_cc_10.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m11_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m11_regslice_0/ulp_m11_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m11_couplers/m11_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_11/ulp_auto_cc_11.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m12_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m12_regslice_0/ulp_m12_regslice_0.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m12_couplers/m12_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_workaround_cr1039626_orgate_0/ulp_workaround_cr1039626_orgate_0.dcp' for cell 'level0_i/ulp/interrupt_concat/workaround_cr1039626_orgate'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_0349_lut_buffer_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_0349_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_interconnect0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_25/bd_22c0_adder_check_gpio_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/adder_check_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_5/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_18/bd_22c0_clk_kernel2_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel2_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_clk_kernel2_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel2_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_clk_kernel_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_15/bd_22c0_clk_kernel_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_7/bd_22c0_clock_throttling_avg_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_avg'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_40/bd_22c0_fanout_aresetn_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_44/bd_22c0_fanout_aresetn_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_39/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_43/bd_22c0_fanout_aresetn_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_42/bd_22c0_fanout_aresetn_kernel_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_fanout_aresetn_kernel_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_pcie_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_fanout_aresetn_pcie_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_31/bd_22c0_frequency_counter_aclk_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_frequency_counter_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_28/bd_22c0_frequency_counter_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_29/bd_22c0_frequency_counter_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_10/bd_22c0_gapping_demand_toggle_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand_toggle'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4364.770 ; gain = 3.000 ; free physical = 47883 ; free virtual = 57791
INFO: [Netlist 29-17] Analyzing 13252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/synth/xxv_ethernet_x4_0_board.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/synth/xxv_ethernet_x4_0_board.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/ip_0/synth/xxv_ethernet_x4_0_gt.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/ip_0/synth/xxv_ethernet_x4_0_gt.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/ip_1/synth/xxv_ethernet_x4_0_gt_1.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/ip_1/synth/xxv_ethernet_x4_0_gt_1.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/ip_2/synth/xxv_ethernet_x4_0_gt_2.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/ip_2/synth/xxv_ethernet_x4_0_gt_2.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/ip_3/synth/xxv_ethernet_x4_0_gt_3.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/ip_3/synth/xxv_ethernet_x4_0_gt_3.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/synth/xxv_ethernet_x4_0.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/xxv_ethernet_x4_0/synth/xxv_ethernet_x4_0.xdc] for cell 'level0_i/ulp/eth0/inst/i_ethernet_0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip0/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip0/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip1/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip1/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_clockTickGeneratorTop_0/constraints/clockTickGeneratorTop.xdc] for cell 'level0_i/ulp/clockTickGeneratorTop/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_clockTickGeneratorTop_0/constraints/clockTickGeneratorTop.xdc] for cell 'level0_i/ulp/clockTickGeneratorTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_pricingEngineTop_0/constraints/pricingEngineTop.xdc] for cell 'level0_i/ulp/pricingEngineTop/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_pricingEngineTop_0/constraints/pricingEngineTop.xdc] for cell 'level0_i/ulp/pricingEngineTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_feedHandlerTop_0/constraints/feedHandlerTop.xdc] for cell 'level0_i/ulp/feedHandlerTop/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_feedHandlerTop_0/constraints/feedHandlerTop.xdc] for cell 'level0_i/ulp/feedHandlerTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_lineHandlerTop_0/constraints/lineHandlerTop.xdc] for cell 'level0_i/ulp/lineHandlerTop/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_lineHandlerTop_0/constraints/lineHandlerTop.xdc] for cell 'level0_i/ulp/lineHandlerTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip0/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip0/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip1/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip1/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/ip_handler_tcp_ip/constraints/ip_handler_tcp.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/ip_handler_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/ip_handler_tcp_ip/constraints/ip_handler_tcp.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/ip_handler_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/hash_table_ip/constraints/hash_table.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/hash_table_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/hash_table_ip/constraints/hash_table.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/hash_table_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/toe_ip/constraints/toe.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/toe_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/toe_ip/constraints/toe.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/toe_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/ip_handler_udp_ip/constraints/ip_handler_udp.xdc] for cell 'level0_i/ulp/udp_ip0/inst/ip_handler_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/ip_handler_udp_ip/constraints/ip_handler_udp.xdc] for cell 'level0_i/ulp/udp_ip0/inst/ip_handler_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/ip_handler_udp_ip/constraints/ip_handler_udp.xdc] for cell 'level0_i/ulp/udp_ip1/inst/ip_handler_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/ip_handler_udp_ip/constraints/ip_handler_udp.xdc] for cell 'level0_i/ulp/udp_ip1/inst/ip_handler_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip0/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip0/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip1/inst/arp_server_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/arp_server_subnet_ip/constraints/arp_server_subnet.xdc] for cell 'level0_i/ulp/udp_ip1/inst/arp_server_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/mac_ip_chksum_fifo/mac_ip_chksum_fifo.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_chksum_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/ip_handler_udp_ip/constraints/ip_handler_udp.xdc] for cell 'level0_i/ulp/udp_ip0/inst/ip_handler_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/ip_handler_udp_ip/constraints/ip_handler_udp.xdc] for cell 'level0_i/ulp/udp_ip0/inst/ip_handler_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/ip_handler_udp_ip/constraints/ip_handler_udp.xdc] for cell 'level0_i/ulp/udp_ip1/inst/ip_handler_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/ip_handler_udp_ip/constraints/ip_handler_udp.xdc] for cell 'level0_i/ulp/udp_ip1/inst/ip_handler_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/eth_x4.xdc] for cell 'level0_i/ulp/eth0/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/eth_x4.xdc] for cell 'level0_i/ulp/eth0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/tx_sof_fifo/tx_sof_fifo.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[0].tx_traf_proc/tx_fifo_inst/tx_sof_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/tx_sof_fifo/tx_sof_fifo.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[0].tx_traf_proc/tx_fifo_inst/tx_sof_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/tx_sof_fifo/tx_sof_fifo.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[1].tx_traf_proc/tx_fifo_inst/tx_sof_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/tx_sof_fifo/tx_sof_fifo.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[1].tx_traf_proc/tx_fifo_inst/tx_sof_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/tx_sof_fifo/tx_sof_fifo.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[2].tx_traf_proc/tx_fifo_inst/tx_sof_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/tx_sof_fifo/tx_sof_fifo.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[2].tx_traf_proc/tx_fifo_inst/tx_sof_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/tx_sof_fifo/tx_sof_fifo.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[3].tx_traf_proc/tx_fifo_inst/tx_sof_fifo_i/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/tx_sof_fifo/tx_sof_fifo.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[3].tx_traf_proc/tx_fifo_inst/tx_sof_fifo_i/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/rx_fifo_generator_0/rx_fifo_generator_0.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[0].rx_traf_proc/cmd_fifo_inst/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/rx_fifo_generator_0/rx_fifo_generator_0.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[0].rx_traf_proc/cmd_fifo_inst/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/rx_fifo_generator_0/rx_fifo_generator_0.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[1].rx_traf_proc/cmd_fifo_inst/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/rx_fifo_generator_0/rx_fifo_generator_0.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[1].rx_traf_proc/cmd_fifo_inst/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/rx_fifo_generator_0/rx_fifo_generator_0.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[2].rx_traf_proc/cmd_fifo_inst/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/rx_fifo_generator_0/rx_fifo_generator_0.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[2].rx_traf_proc/cmd_fifo_inst/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/rx_fifo_generator_0/rx_fifo_generator_0.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[3].rx_traf_proc/cmd_fifo_inst/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/rx_fifo_generator_0/rx_fifo_generator_0.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[3].rx_traf_proc/cmd_fifo_inst/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:203]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:177]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:206]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:180]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:209]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:212]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:183]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:186]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:215]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:189]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:12]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01_bram'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03_bram'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:37]
get_pins: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7399.172 ; gain = 1179.039 ; free physical = 45083 ; free virtual = 54995
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_67'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_68'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_69'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_70'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [impl.clocks.xdc:35]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [impl.clocks.xdc:35]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [impl.clocks.xdc:35]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [impl.clocks.xdc:35]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [impl.clocks.xdc:35]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [impl.clocks.xdc:35]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [impl.clocks.xdc:35]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
INFO: [Timing 38-2] Deriving generated clocks [impl.clocks.xdc:35]
get_clocks: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 7459.062 ; gain = 0.000 ; free physical = 46132 ; free virtual = 56044
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:35]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:2]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:2]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:2]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:2]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:2]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:2]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:2]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:6]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:6]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:6]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:6]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:6]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:6]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:6]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [bs_mux.xdc:6]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 7459.062 ; gain = 0.000 ; free physical = 46128 ; free virtual = 56040
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 7459.062 ; gain = 0.000 ; free physical = 45914 ; free virtual = 55826
Restored from archive | CPU: 10.850000 secs | Memory: 197.886909 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7459.062 ; gain = 0.000 ; free physical = 45912 ; free virtual = 55824
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y27'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y34'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y12'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y24'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y70'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y69'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y88'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y22'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y0'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y39'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y40'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y42'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y43'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y53'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y59'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y84'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U' is LOCed to site 'BUFGCE_X0Y98'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
INFO: [Vivado 12-3520] Assignment of 'r.r_pipe, w.w_pipe, b.b_pipe, GND, aw.aw_pipe, and ar.ar_pipe' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m04_regslice_0/ulp_m04_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m04_couplers/m04_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m04_regslice_0/ulp_m04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m04_regslice_0/ulp_m04_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m04_couplers/m04_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m05_regslice_0/ulp_m05_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m05_couplers/m05_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m05_regslice_0/ulp_m05_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m05_regslice_0/ulp_m05_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m05_couplers/m05_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m05_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m06_regslice_0/ulp_m06_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m06_couplers/m06_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m06_regslice_0/ulp_m06_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m06_regslice_0/ulp_m06_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m06_couplers/m06_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m06_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m06_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m07_regslice_0/ulp_m07_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m07_regslice_0/ulp_m07_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m07_regslice_0/ulp_m07_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m08_regslice_0/ulp_m08_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m08_couplers/m08_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m08_regslice_0/ulp_m08_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m08_regslice_0/ulp_m08_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m08_couplers/m08_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_7/ulp_auto_cc_7_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m08_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_7/ulp_auto_cc_7_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_7/ulp_auto_cc_7_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_7/ulp_auto_cc_7_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_7/ulp_auto_cc_7_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_7/ulp_auto_cc_7_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m08_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m09_regslice_0/ulp_m09_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m09_couplers/m09_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m09_regslice_0/ulp_m09_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m09_regslice_0/ulp_m09_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m09_couplers/m09_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_8/ulp_auto_cc_8_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m09_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_8/ulp_auto_cc_8_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_8/ulp_auto_cc_8_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_8/ulp_auto_cc_8_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_8/ulp_auto_cc_8_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_8/ulp_auto_cc_8_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m09_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m10_regslice_0/ulp_m10_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m10_couplers/m10_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m10_regslice_0/ulp_m10_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m10_regslice_0/ulp_m10_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m10_couplers/m10_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_9/ulp_auto_cc_9_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m10_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_9/ulp_auto_cc_9_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_9/ulp_auto_cc_9_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_9/ulp_auto_cc_9_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_9/ulp_auto_cc_9_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_9/ulp_auto_cc_9_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m10_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m11_regslice_0/ulp_m11_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m11_couplers/m11_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m11_regslice_0/ulp_m11_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m11_regslice_0/ulp_m11_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m11_couplers/m11_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_10/ulp_auto_cc_10_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m11_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_10/ulp_auto_cc_10_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_10/ulp_auto_cc_10_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_10/ulp_auto_cc_10_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_10/ulp_auto_cc_10_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_10/ulp_auto_cc_10_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m11_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m12_regslice_0/ulp_m12_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m12_couplers/m12_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m12_regslice_0/ulp_m12_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m12_regslice_0/ulp_m12_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m12_couplers/m12_regslice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_11/ulp_auto_cc_11_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m12_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_11/ulp_auto_cc_11_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_11/ulp_auto_cc_11_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_11/ulp_auto_cc_11_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_11/ulp_auto_cc_11_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_11/ulp_auto_cc_11_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m12_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
INFO: [Vivado 12-3520] Assignment of 'r.r_pipe, w.w_pipe, b.b_pipe, GND, aw.aw_pipe, and ar.ar_pipe' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc:10]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect0_1' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_1' are in the pblock. Changing the pblock assignment to 'path_1'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:56]
WARNING: [Vivado 12-1034] No pblocks matched 'pblock_dynamic_SLR2'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:64]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/axis_register_slice_0/axis_register_slice_0_clocks.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[0].rx_traf_proc/rx0_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/axis_register_slice_0/axis_register_slice_0_clocks.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[0].rx_traf_proc/rx0_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/axis_register_slice_0/axis_register_slice_0_clocks.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[1].rx_traf_proc/rx0_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/axis_register_slice_0/axis_register_slice_0_clocks.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[1].rx_traf_proc/rx0_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/axis_register_slice_0/axis_register_slice_0_clocks.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[2].rx_traf_proc/rx0_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/axis_register_slice_0/axis_register_slice_0_clocks.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[2].rx_traf_proc/rx0_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/axis_register_slice_0/axis_register_slice_0_clocks.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[3].rx_traf_proc/rx0_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/src/axis_register_slice_0/axis_register_slice_0_clocks.xdc] for cell 'level0_i/ulp/eth0/inst/genblk1[3].rx_traf_proc/rx0_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/ulp_eth0_0_slr.xdc] for cell 'level0_i/ulp/eth0/inst'
INFO: [Vivado 12-3520] Assignment of 'genblk1[0].ap_gt_sync_i, genblk1[0].rx_cmdfifo_overflow_lh_reg[0], genblk1[0].gt_rx_block_lock_clr_pulse_i, genblk1[0].rx_datafifo_overflow_lh_reg[0], genblk1[0].gt_rxbufstatus_overflow_clr_pulse_i, genblk1[0].gt_rxbufstatus_underflow_clr_pulse_i, genblk1[0].xpm_cdc_eyescandataerror_sync, genblk1[0].xpm_cdc_rx_traf_proc_rst_sync, genblk1[0].xpm_cdc_tx_traf_proc_rst_sync, genblk1[1].ap_gt_eyescandataerror_lh_reg[1], genblk1[1].ap_gt_sync_i, genblk1[1].gt_rx_block_lock_clr_pulse_i, genblk1[1].gt_rxbufstatus_overflow_clr_pulse_i, genblk1[1].gt_rxbufstatus_underflow_clr_pulse_i, genblk1[1].gt_rxprbserr_clr_pulse_i, genblk1[1].rx_cmdfifo_overflow_lh_reg[1], genblk1[1].rx_datafifo_overflow_lh_reg[1], genblk1[3].tx_gt_sync_i, genblk1[3].xpm_cdc_eyescandataerror_sync, genblk1[3].tx_traf_proc, genblk1[3].stat_rx_block_lock_ll_reg[3], genblk1[3].tx_fifo_full_lh_reg[3], genblk1[3].xpm_cdc_rx_traf_proc_rst_sync, genblk1[3].rx_gt_rxbufstatus_underflow_reg[3], genblk1[3].rx_gt_sync_i, genblk1[3].stat_rx_block_lock_ll[3]_i_1, genblk1[3].rx_traf_proc, genblk1[3].rx_gt_rxprbserr_lh_reg[3], genblk1[3].rx_gt_rxbufstatus_underflow_lh[3]_i_1, genblk1[3].rx_gt_rxprbserr_lh[3]_i_1, genblk1[3].rx_gt_rxbufstatus_underflow_lh_reg[3], genblk1[3].rx_gt_rxbufstatus_underflow[3]_i_1, genblk1[3].rx_gt_rxbufstatus_overflow_reg[3], genblk1[3].rx_gt_rxbufstatus_overflow_lh_reg[3], genblk1[3].rx_gt_rxbufstatus_overflow_lh[3]_i_1, genblk1[3].rx_gt_rxbufstatus_overflow[3]_i_1, genblk1[3].rx_datafifo_overflow_lh_reg[3], genblk1[3].rx_cmdfifo_overflow_lh_reg[3], genblk1[3].gt_rxprbserr_clr_pulse_i, genblk1[3].gt_rxbufstatus_underflow_clr_pulse_i, genblk1[3].gt_rxbufstatus_overflow_clr_pulse_i, genblk1[3].gt_rx_block_lock_clr_pulse_i, genblk1[3].ap_gt_sync_i, genblk1[3].ap_gt_eyescandataerror_lh_reg[3], genblk1[2].xpm_cdc_tx_traf_proc_rst_sync, genblk1[2].xpm_cdc_rx_traf_proc_rst_sync, genblk1[2].xpm_cdc_eyescandataerror_sync, genblk1[2].tx_traf_proc, genblk1[2].tx_gt_sync_i, genblk1[2].tx_fifo_full_lh_reg[2], genblk1[2].stat_rx_block_lock_ll_reg[2], genblk1[2].stat_rx_block_lock_ll[2]_i_1, genblk1[2].rx_traf_proc, genblk1[2].rx_gt_sync_i, genblk1[2].rx_gt_rxbufstatus_underflow_reg[2], genblk1[2].rx_gt_rxprbserr_lh_reg[2], genblk1[2].rx_gt_rxbufstatus_underflow_lh[2]_i_1, genblk1[2].rx_gt_rxprbserr_lh[2]_i_1, genblk1[2].rx_gt_rxbufstatus_underflow_lh_reg[2], genblk1[2].rx_gt_rxbufstatus_underflow[2]_i_1, genblk1[2].rx_gt_rxbufstatus_overflow_reg[2], genblk1[2].rx_gt_rxbufstatus_overflow_lh_reg[2], genblk1[2].rx_gt_rxbufstatus_overflow_lh[2]_i_1, genblk1[2].rx_gt_rxbufstatus_overflow[2]_i_1, genblk1[2].rx_datafifo_overflow_lh_reg[2], genblk1[2].rx_cmdfifo_overflow_lh_reg[2], genblk1[2].gt_rxprbserr_clr_pulse_i, genblk1[2].gt_rxbufstatus_underflow_clr_pulse_i, genblk1[2].gt_rxbufstatus_overflow_clr_pulse_i, genblk1[2].gt_rx_block_lock_clr_pulse_i, genblk1[2].ap_gt_sync_i, genblk1[2].ap_gt_eyescandataerror_lh_reg[2], genblk1[1].xpm_cdc_tx_traf_proc_rst_sync, genblk1[1].xpm_cdc_rx_traf_proc_rst_sync, genblk1[1].xpm_cdc_eyescandataerror_sync, genblk1[1].tx_traf_proc, genblk1[1].tx_gt_sync_i, genblk1[1].tx_fifo_full_lh_reg[1], genblk1[1].stat_rx_block_lock_ll_reg[1], genblk1[1].stat_rx_block_lock_ll[1]_i_1, genblk1[0].ap_gt_eyescandataerror_lh_reg[0], areset_reg, VCC, GND, genblk1[1].rx_traf_proc, genblk1[1].rx_gt_sync_i, genblk1[1].rx_gt_rxbufstatus_underflow_reg[1], genblk1[1].rx_gt_rxprbserr_lh_reg[1], genblk1[1].rx_gt_rxbufstatus_underflow_lh[1]_i_1, genblk1[1].rx_gt_rxprbserr_lh[1]_i_1, genblk1[1].rx_gt_rxbufstatus_underflow_lh_reg[1], genblk1[1].rx_gt_rxbufstatus_underflow[1]_i_1, genblk1[1].rx_gt_rxbufstatus_overflow_reg[1], genblk1[1].rx_gt_rxbufstatus_overflow_lh_reg[1], genblk1[1].rx_gt_rxbufstatus_overflow_lh[1]_i_1, genblk1[1].rx_gt_rxbufstatus_overflow[1]_i_1, genblk1[0].gt_rxprbserr_clr_pulse_i, genblk1[0].rx_gt_rxbufstatus_overflow[0]_i_1, genblk1[0].rx_gt_rxbufstatus_overflow_lh[0]_i_1, genblk1[0].rx_gt_rxbufstatus_overflow_lh_reg[0], genblk1[0].rx_gt_rxbufstatus_overflow_reg[0], genblk1[0].rx_gt_rxbufstatus_underflow[0]_i_1, genblk1[0].rx_gt_rxbufstatus_underflow_lh_reg[0], genblk1[0].rx_gt_rxprbserr_lh[0]_i_1, genblk1[0].rx_gt_rxbufstatus_underflow_lh[0]_i_1, genblk1[0].rx_gt_rxprbserr_lh_reg[0], genblk1[0].rx_gt_rxbufstatus_underflow_reg[0], genblk1[0].rx_gt_sync_i, genblk1[0].rx_traf_proc, genblk1[0].stat_rx_block_lock_ll[0]_i_1, genblk1[0].stat_rx_block_lock_ll_reg[0], genblk1[0].tx_fifo_full_lh_reg[0], genblk1[0].tx_gt_sync_i, genblk1[0].tx_traf_proc, genblk1[3].xpm_cdc_tx_traf_proc_rst_sync, i_ethernet_0, and inst_control_s_axi' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/ulp_eth0_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_eth0_0/ulp_eth0_0_slr.xdc] for cell 'level0_i/ulp/eth0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_loopback0_0/ulp_loopback0_0_slr.xdc] for cell 'level0_i/ulp/loopback0/inst'
INFO: [Vivado 12-3520] Assignment of 'trunc_ln1527_reg_150_reg[0], trunc_ln1527_reg_150_pp0_iter1_reg_reg[0], tmp_reg_126_reg[0], tmp_reg_126_pp0_iter1_reg_reg[0], tmp_4_reg_145_reg[0], tmp_3_reg_140_reg[7], tmp_3_reg_140_reg[6], tmp_3_reg_140_reg[5], tmp_3_reg_140_reg[4], tmp_3_reg_140_reg[3], tmp_3_reg_140_reg[2], tmp_3_reg_140_reg[1], tmp_3_reg_140_reg[0], tmp_2_reg_135_reg[7], tmp_2_reg_135_reg[6], tmp_2_reg_135_reg[5], tmp_2_reg_135_reg[4], tmp_2_reg_135_reg[3], tmp_2_reg_135_reg[2], tmp_2_reg_135_reg[1], tmp_2_reg_135_reg[0], tmp_1_reg_130_reg[9], tmp_1_reg_130_reg[8], tmp_1_reg_130_reg[7], tmp_1_reg_130_reg[6], tmp_1_reg_130_reg[63], tmp_1_reg_130_reg[62], tmp_1_reg_130_reg[61], tmp_1_reg_130_reg[60], tmp_1_reg_130_reg[5], tmp_1_reg_130_reg[59], tmp_1_reg_130_reg[58], tmp_1_reg_130_reg[57], tmp_1_reg_130_reg[56], tmp_1_reg_130_reg[55], tmp_1_reg_130_reg[54], tmp_1_reg_130_reg[53], tmp_1_reg_130_reg[52], tmp_1_reg_130_reg[51], tmp_1_reg_130_reg[50], tmp_1_reg_130_reg[4], tmp_1_reg_130_reg[49], tmp_1_reg_130_reg[48], tmp_1_reg_130_reg[47], tmp_1_reg_130_reg[46], tmp_1_reg_130_reg[45], tmp_1_reg_130_reg[44], tmp_1_reg_130_reg[43], tmp_1_reg_130_reg[42], tmp_1_reg_130_reg[41], tmp_1_reg_130_reg[40], tmp_1_reg_130_reg[3], tmp_1_reg_130_reg[39], tmp_1_reg_130_reg[38], tmp_1_reg_130_reg[37], tmp_1_reg_130_reg[36], tmp_1_reg_130_reg[35], tmp_1_reg_130_reg[34], tmp_1_reg_130_reg[33], tmp_1_reg_130_reg[32], tmp_1_reg_130_reg[31], tmp_1_reg_130_reg[30], tmp_1_reg_130_reg[2], tmp_1_reg_130_reg[29], tmp_1_reg_130_reg[28], tmp_1_reg_130_reg[27], tmp_1_reg_130_reg[26], tmp_1_reg_130_reg[25], tmp_1_reg_130_reg[24], tmp_1_reg_130_reg[23], tmp_1_reg_130_reg[22], tmp_1_reg_130_reg[21], tmp_1_reg_130_reg[20], tmp_1_reg_130_reg[1], tmp_1_reg_130_reg[19], tmp_1_reg_130_reg[18], tmp_1_reg_130_reg[17], tmp_1_reg_130_reg[16], tmp_1_reg_130_reg[15], tmp_1_reg_130_reg[13], tmp_1_reg_130_reg[12], tmp_1_reg_130_reg[11], tmp_1_reg_130_reg[10], tmp_1_reg_130_reg[14], tmp_1_reg_130_reg[0], regslice_both_s_axis_rx_V_strb_V_U, regslice_both_s_axis_rx_V_last_V_U, regslice_both_s_axis_rx_V_keep_V_U, regslice_both_s_axis_rx_V_data_V_U, regslice_both_m_axis_tx_V_strb_V_U, regslice_both_m_axis_tx_V_last_V_U, regslice_both_m_axis_tx_V_keep_V_U, control_s_axi_U, ap_rst_reg_2_reg, regslice_both_m_axis_tx_V_data_V_U, ap_rst_reg_2_i_1, ap_rst_n_inv_reg, ap_CS_iter2_fsm_reg[1], ap_rst_reg_1_reg, ap_CS_iter1_fsm_reg[1], GND, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_loopback0_0/ulp_loopback0_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_loopback0_0/ulp_loopback0_0_slr.xdc] for cell 'level0_i/ulp/loopback0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_meta_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_meta_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_meta_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_meta_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/tx_ipv4_i/tx_ipv4_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/tx_ipv4_i/tx_ipv4_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/iph2udp_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/iph2udp_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_data_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_data_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/tx_ipv4_i/tx_ipv4_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/tx_ipv4_i/tx_ipv4_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/iph2udp_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/iph2udp_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_data_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_data_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_toe_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_toe_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/ulp_udp_ip0_0_slr.xdc] for cell 'level0_i/ulp/udp_ip0/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, VCC, arp_server_inst, axis_register_arp_in_slice, axis_register_icmp_in_slice, axis_register_igmp_in_slice, control_s_i, crossbar_i, icmp_server_inst, igmp_inst, ip_handler_inst, ip_merger, iph_ip_address_reg[0], iph_ip_address_reg[10], iph_ip_address_reg[11], iph_ip_address_reg[16], iph_ip_address_reg[12], iph_ip_address_reg[13], iph_ip_address_reg[14], iph_ip_address_reg[15], iph_ip_address_reg[17], iph_ip_address_reg[18], iph_ip_address_reg[19], iph_ip_address_reg[1], iph_ip_address_reg[20], iph_ip_address_reg[21], iph_ip_address_reg[22], iph_ip_address_reg[23], iph_ip_address_reg[24], iph_ip_address_reg[25], iph_ip_address_reg[26], iph_ip_address_reg[27], iph_ip_address_reg[28], iph_ip_address_reg[29], iph_ip_address_reg[2], iph_ip_address_reg[30], iph_ip_address_reg[31], iph_ip_address_reg[3], iph_ip_address_reg[4], iph_ip_address_reg[5], iph_ip_address_reg[6], iph_ip_address_reg[7], iph_ip_address_reg[8], iph_ip_address_reg[9], mac_ip_encode_inst, mac_merger, mie_ip_default_gateway_reg[0], mie_ip_default_gateway_reg[10], mie_ip_default_gateway_reg[11], mie_ip_default_gateway_reg[12], mie_ip_default_gateway_reg[13], mie_ip_default_gateway_reg[14], mie_ip_default_gateway_reg[15], mie_ip_default_gateway_reg[16], mie_ip_default_gateway_reg[17], mie_ip_default_gateway_reg[18], mie_ip_default_gateway_reg[19], mie_ip_default_gateway_reg[1], mie_ip_default_gateway_reg[20], mie_ip_default_gateway_reg[21], mie_ip_default_gateway_reg[22], mie_ip_default_gateway_reg[23], mie_ip_default_gateway_reg[24], mie_ip_default_gateway_reg[25], mie_ip_default_gateway_reg[26], mie_ip_default_gateway_reg[27], mie_ip_default_gateway_reg[28], mie_ip_default_gateway_reg[29], mie_ip_default_gateway_reg[2], mie_ip_default_gateway_reg[30], mie_ip_default_gateway_reg[31], mie_ip_default_gateway_reg[3], mie_ip_default_gateway_reg[4], mie_ip_default_gateway_reg[5], mie_ip_default_gateway_reg[6], mie_ip_default_gateway_reg[7], mie_ip_default_gateway_reg[8], mie_ip_default_gateway_reg[9], mie_ip_subnet_mask_reg[0], mie_ip_subnet_mask_reg[10], mie_ip_subnet_mask_reg[11], mie_ip_subnet_mask_reg[12], mie_ip_subnet_mask_reg[13], mie_ip_subnet_mask_reg[14], mie_ip_subnet_mask_reg[15], mie_ip_subnet_mask_reg[16], mie_ip_subnet_mask_reg[17], mie_ip_subnet_mask_reg[18], mie_ip_subnet_mask_reg[19], mie_ip_subnet_mask_reg[1], mie_ip_subnet_mask_reg[20], mie_ip_subnet_mask_reg[21], mie_ip_subnet_mask_reg[22], mie_ip_subnet_mask_reg[23], mie_ip_subnet_mask_reg[24], mie_ip_subnet_mask_reg[25], mie_ip_subnet_mask_reg[26], mie_ip_subnet_mask_reg[27], mie_ip_subnet_mask_reg[28], mie_ip_subnet_mask_reg[29], mie_ip_subnet_mask_reg[2], mie_ip_subnet_mask_reg[30], mie_ip_subnet_mask_reg[31], mie_ip_subnet_mask_reg[3], mie_ip_subnet_mask_reg[4], mie_ip_subnet_mask_reg[5], mie_ip_subnet_mask_reg[6], mie_ip_subnet_mask_reg[7], mie_ip_subnet_mask_reg[8], mie_ip_subnet_mask_reg[9], mie_mac_address_reg[0], mie_mac_address_reg[10], mie_mac_address_reg[11], mie_mac_address_reg[12], mie_mac_address_reg[13], mie_mac_address_reg[14], mie_mac_address_reg[15], mie_mac_address_reg[16], mie_mac_address_reg[17], mie_mac_address_reg[18], mie_mac_address_reg[19], mie_mac_address_reg[1], mie_mac_address_reg[20], mie_mac_address_reg[21], mie_mac_address_reg[22], mie_mac_address_reg[23], mie_mac_address_reg[24], mie_mac_address_reg[25], mie_mac_address_reg[26], mie_mac_address_reg[27], mie_mac_address_reg[28], mie_mac_address_reg[29], mie_mac_address_reg[2], mie_mac_address_reg[30], mie_mac_address_reg[31], mie_mac_address_reg[32], mie_mac_address_reg[33], mie_mac_address_reg[34], mie_mac_address_reg[35], mie_mac_address_reg[36], mie_mac_address_reg[37], mie_mac_address_reg[38], mie_mac_address_reg[39], mie_mac_address_reg[3], mie_mac_address_reg[40], mie_mac_address_reg[41], mie_mac_address_reg[42], mie_mac_address_reg[43], mie_mac_address_reg[44], mie_mac_address_reg[45], mie_mac_address_reg[46], mie_mac_address_reg[47], mie_mac_address_reg[4], mie_mac_address_reg[5], mie_mac_address_reg[6], mie_mac_address_reg[7], mie_mac_address_reg[8], mie_mac_address_reg[9], rdata_reg[0]_i_3, rdata_reg[10]_i_3, rdata_reg[11]_i_3, rdata_reg[12]_i_3, rdata_reg[13]_i_3, rdata_reg[14]_i_3, rdata_reg[15]_i_3, rdata_reg[16]_i_3, rdata_reg[17]_i_3, rdata_reg[18]_i_3, rdata_reg[19]_i_3, rdata_reg[1]_i_3, rdata_reg[20]_i_3, rdata_reg[21]_i_3, rdata_reg[22]_i_3, rdata_reg[23]_i_3, rdata_reg[24]_i_3, rdata_reg[25]_i_3, rdata_reg[26]_i_3, rdata_reg[27]_i_3, rdata_reg[28]_i_3, rdata_reg[29]_i_3, rdata_reg[2]_i_3, rdata_reg[30]_i_3, rdata_reg[31]_i_7, rdata_reg[31]_i_8, rdata_reg[3]_i_3, rdata_reg[4]_i_3, rdata_reg[5]_i_3, rdata_reg[6]_i_3, rdata_reg[7]_i_3, rdata_reg[8]_i_3, rdata_reg[9]_i_3, rx_reg_slice_i_23, rx_reg_slice_i_24, rx_reg_slice_i_26, rx_reg_slice_i_28, rx_reg_slice_i_30, rx_reg_slice_i_32, rx_reg_slice_i_34, rx_reg_slice_i_36, rx_reg_slice_i_38, rx_reg_slice_i_40, rx_reg_slice_i_42, rx_reg_slice_i_44, rx_reg_slice_i_46, rx_reg_slice_i_48, rx_reg_slice_i_50, rx_reg_slice_i_52, rx_reg_slice_i_54, rx_reg_slice_i_56, rx_reg_slice_i_57, rx_reg_slice_i_58, rx_reg_slice_i_59, rx_reg_slice_i_60, rx_reg_slice_i_61, rx_reg_slice_i_62, rx_reg_slice_i_63, rx_reg_slice_i_64, rx_reg_slice_i_65, rx_reg_slice_i_66, rx_reg_slice_i_67, rx_reg_slice_i_68, rx_reg_slice_i_69, rx_reg_slice_i_70, rx_reg_slice_i_71, udp_ll_broadcaster_i, and udp_stack_i' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/ulp_udp_ip0_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip0_0/ulp_udp_ip0_0_slr.xdc] for cell 'level0_i/ulp/udp_ip0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_meta_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_meta_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_meta_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_reg_slice_256/udp_ll_reg_slice_256_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_meta_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/tx_ipv4_i/tx_ipv4_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/tx_ipv4_i/tx_ipv4_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/iph2udp_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/iph2udp_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_data_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_data_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/tx_ipv4_i/tx_ipv4_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/tx_ipv4_i/tx_ipv4_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/iph2udp_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/iph2udp_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_data_reg_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/udp_ll_axis_reg_slice_64/udp_ll_axis_reg_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_tx_i/tx_data_reg_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_toe_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_toe_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/ulp_udp_ip1_0_slr.xdc] for cell 'level0_i/ulp/udp_ip1/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, VCC, arp_server_inst, axis_register_arp_in_slice, axis_register_icmp_in_slice, axis_register_igmp_in_slice, control_s_i, crossbar_i, icmp_server_inst, igmp_inst, ip_handler_inst, ip_merger, iph_ip_address_reg[0], iph_ip_address_reg[10], iph_ip_address_reg[11], iph_ip_address_reg[16], iph_ip_address_reg[12], iph_ip_address_reg[13], iph_ip_address_reg[14], iph_ip_address_reg[15], iph_ip_address_reg[17], iph_ip_address_reg[18], iph_ip_address_reg[19], iph_ip_address_reg[1], iph_ip_address_reg[20], iph_ip_address_reg[21], iph_ip_address_reg[22], iph_ip_address_reg[23], iph_ip_address_reg[24], iph_ip_address_reg[25], iph_ip_address_reg[26], iph_ip_address_reg[27], iph_ip_address_reg[28], iph_ip_address_reg[29], iph_ip_address_reg[2], iph_ip_address_reg[30], iph_ip_address_reg[31], iph_ip_address_reg[3], iph_ip_address_reg[4], iph_ip_address_reg[5], iph_ip_address_reg[6], iph_ip_address_reg[7], iph_ip_address_reg[8], iph_ip_address_reg[9], mac_ip_encode_inst, mac_merger, mie_ip_default_gateway_reg[0], mie_ip_default_gateway_reg[10], mie_ip_default_gateway_reg[11], mie_ip_default_gateway_reg[12], mie_ip_default_gateway_reg[13], mie_ip_default_gateway_reg[14], mie_ip_default_gateway_reg[15], mie_ip_default_gateway_reg[16], mie_ip_default_gateway_reg[17], mie_ip_default_gateway_reg[18], mie_ip_default_gateway_reg[19], mie_ip_default_gateway_reg[1], mie_ip_default_gateway_reg[20], mie_ip_default_gateway_reg[21], mie_ip_default_gateway_reg[22], mie_ip_default_gateway_reg[23], mie_ip_default_gateway_reg[24], mie_ip_default_gateway_reg[25], mie_ip_default_gateway_reg[26], mie_ip_default_gateway_reg[27], mie_ip_default_gateway_reg[28], mie_ip_default_gateway_reg[29], mie_ip_default_gateway_reg[2], mie_ip_default_gateway_reg[30], mie_ip_default_gateway_reg[31], mie_ip_default_gateway_reg[3], mie_ip_default_gateway_reg[4], mie_ip_default_gateway_reg[5], mie_ip_default_gateway_reg[6], mie_ip_default_gateway_reg[7], mie_ip_default_gateway_reg[8], mie_ip_default_gateway_reg[9], mie_ip_subnet_mask_reg[0], mie_ip_subnet_mask_reg[10], mie_ip_subnet_mask_reg[11], mie_ip_subnet_mask_reg[12], mie_ip_subnet_mask_reg[13], mie_ip_subnet_mask_reg[14], mie_ip_subnet_mask_reg[15], mie_ip_subnet_mask_reg[16], mie_ip_subnet_mask_reg[17], mie_ip_subnet_mask_reg[18], mie_ip_subnet_mask_reg[19], mie_ip_subnet_mask_reg[1], mie_ip_subnet_mask_reg[20], mie_ip_subnet_mask_reg[21], mie_ip_subnet_mask_reg[22], mie_ip_subnet_mask_reg[23], mie_ip_subnet_mask_reg[24], mie_ip_subnet_mask_reg[25], mie_ip_subnet_mask_reg[26], mie_ip_subnet_mask_reg[27], mie_ip_subnet_mask_reg[28], mie_ip_subnet_mask_reg[29], mie_ip_subnet_mask_reg[2], mie_ip_subnet_mask_reg[30], mie_ip_subnet_mask_reg[31], mie_ip_subnet_mask_reg[3], mie_ip_subnet_mask_reg[4], mie_ip_subnet_mask_reg[5], mie_ip_subnet_mask_reg[6], mie_ip_subnet_mask_reg[7], mie_ip_subnet_mask_reg[8], mie_ip_subnet_mask_reg[9], mie_mac_address_reg[0], mie_mac_address_reg[10], mie_mac_address_reg[11], mie_mac_address_reg[12], mie_mac_address_reg[13], mie_mac_address_reg[14], mie_mac_address_reg[15], mie_mac_address_reg[16], mie_mac_address_reg[17], mie_mac_address_reg[18], mie_mac_address_reg[19], mie_mac_address_reg[1], mie_mac_address_reg[20], mie_mac_address_reg[21], mie_mac_address_reg[22], mie_mac_address_reg[23], mie_mac_address_reg[24], mie_mac_address_reg[25], mie_mac_address_reg[26], mie_mac_address_reg[27], mie_mac_address_reg[28], mie_mac_address_reg[29], mie_mac_address_reg[2], mie_mac_address_reg[30], mie_mac_address_reg[31], mie_mac_address_reg[32], mie_mac_address_reg[33], mie_mac_address_reg[34], mie_mac_address_reg[35], mie_mac_address_reg[36], mie_mac_address_reg[37], mie_mac_address_reg[38], mie_mac_address_reg[39], mie_mac_address_reg[3], mie_mac_address_reg[40], mie_mac_address_reg[41], mie_mac_address_reg[42], mie_mac_address_reg[43], mie_mac_address_reg[44], mie_mac_address_reg[45], mie_mac_address_reg[46], mie_mac_address_reg[47], mie_mac_address_reg[4], mie_mac_address_reg[5], mie_mac_address_reg[6], mie_mac_address_reg[7], mie_mac_address_reg[8], mie_mac_address_reg[9], rdata_reg[0]_i_3, rdata_reg[10]_i_3, rdata_reg[11]_i_3, rdata_reg[12]_i_3, rdata_reg[13]_i_3, rdata_reg[14]_i_3, rdata_reg[15]_i_3, rdata_reg[16]_i_3, rdata_reg[17]_i_3, rdata_reg[18]_i_3, rdata_reg[19]_i_3, rdata_reg[1]_i_3, rdata_reg[20]_i_3, rdata_reg[21]_i_3, rdata_reg[22]_i_3, rdata_reg[23]_i_3, rdata_reg[24]_i_3, rdata_reg[25]_i_3, rdata_reg[26]_i_3, rdata_reg[27]_i_3, rdata_reg[28]_i_3, rdata_reg[29]_i_3, rdata_reg[2]_i_3, rdata_reg[30]_i_3, rdata_reg[31]_i_7, rdata_reg[31]_i_8, rdata_reg[3]_i_3, rdata_reg[4]_i_3, rdata_reg[5]_i_3, rdata_reg[6]_i_3, rdata_reg[7]_i_3, rdata_reg[8]_i_3, rdata_reg[9]_i_3, rx_reg_slice_i_23, rx_reg_slice_i_24, rx_reg_slice_i_26, rx_reg_slice_i_28, rx_reg_slice_i_30, rx_reg_slice_i_32, rx_reg_slice_i_34, rx_reg_slice_i_36, rx_reg_slice_i_38, rx_reg_slice_i_40, rx_reg_slice_i_42, rx_reg_slice_i_44, rx_reg_slice_i_46, rx_reg_slice_i_48, rx_reg_slice_i_50, rx_reg_slice_i_52, rx_reg_slice_i_54, rx_reg_slice_i_56, rx_reg_slice_i_57, rx_reg_slice_i_58, rx_reg_slice_i_59, rx_reg_slice_i_60, rx_reg_slice_i_61, rx_reg_slice_i_62, rx_reg_slice_i_63, rx_reg_slice_i_64, rx_reg_slice_i_65, rx_reg_slice_i_66, rx_reg_slice_i_67, rx_reg_slice_i_68, rx_reg_slice_i_69, rx_reg_slice_i_70, rx_reg_slice_i_71, udp_ll_broadcaster_i, and udp_stack_i' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/ulp_udp_ip1_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_udp_ip1_0/ulp_udp_ip1_0_slr.xdc] for cell 'level0_i/ulp/udp_ip1/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_32/axis_reg_slice_32_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_req/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_reg_slice_72/axis_reg_slice_72_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/mac_ip_slice_reply/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_toe_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/axis_register_toe_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_icmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_icmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_igmp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/axis_register_igmp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/src/axis_register_slice_64/axis_register_slice_64_clocks.xdc] for cell 'level0_i/ulp/udp_ip1/inst/mac_ip_encode_inst/mac_ip_encode_i/axis_register_arp_in_slice/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/ulp_tcp_ip0_0_slr.xdc] for cell 'level0_i/ulp/tcp_ip0/inst'
INFO: [Vivado 12-3520] Assignment of 'iph_ip_address_reg[7], iph_ip_address_reg[6], iph_ip_address_reg[5], iph_ip_address_reg[4], iph_ip_address_reg[30], iph_ip_address_reg[3], iph_ip_address_reg[31], iph_ip_address_reg[2], iph_ip_address_reg[29], iph_ip_address_reg[28], iph_ip_address_reg[27], iph_ip_address_reg[26], iph_ip_address_reg[25], iph_ip_address_reg[24], iph_ip_address_reg[23], iph_ip_address_reg[22], iph_ip_address_reg[21], iph_ip_address_reg[20], iph_ip_address_reg[1], iph_ip_address_reg[19], iph_ip_address_reg[18], iph_ip_address_reg[17], iph_ip_address_reg[15], iph_ip_address_reg[14], iph_ip_address_reg[13], iph_ip_address_reg[12], iph_ip_address_reg[16], iph_ip_address_reg[11], iph_ip_address_reg[10], iph_ip_address_reg[0], ip_merger, ip_handler_inst, igmp_inst, icmp_server_inst, control_s_i, crossbar_i, axis_register_toe_in_slice, hash_table_inst, axis_register_igmp_in_slice, axis_register_icmp_in_slice, axis_register_arp_in_slice, arp_server_inst, VCC, GND, iph_ip_address_reg[8], iph_ip_address_reg[9], mac_ip_encode_inst, mac_merger, mie_ip_default_gateway_reg[0], mie_ip_default_gateway_reg[10], mie_ip_default_gateway_reg[11], mie_ip_default_gateway_reg[12], mie_ip_default_gateway_reg[13], mie_ip_default_gateway_reg[14], mie_ip_default_gateway_reg[15], mie_ip_default_gateway_reg[16], mie_ip_default_gateway_reg[17], mie_ip_default_gateway_reg[18], mie_ip_default_gateway_reg[19], mie_ip_default_gateway_reg[1], mie_ip_default_gateway_reg[20], mie_ip_default_gateway_reg[21], mie_ip_default_gateway_reg[22], mie_ip_default_gateway_reg[23], mie_ip_default_gateway_reg[24], mie_ip_default_gateway_reg[25], mie_ip_default_gateway_reg[26], mie_ip_default_gateway_reg[27], mie_ip_default_gateway_reg[28], mie_ip_default_gateway_reg[29], mie_ip_default_gateway_reg[2], mie_ip_default_gateway_reg[30], mie_ip_default_gateway_reg[31], mie_ip_default_gateway_reg[3], mie_ip_default_gateway_reg[4], mie_ip_default_gateway_reg[5], mie_ip_default_gateway_reg[6], mie_ip_default_gateway_reg[7], mie_ip_default_gateway_reg[8], mie_ip_default_gateway_reg[9], mie_ip_subnet_mask_reg[0], mie_ip_subnet_mask_reg[10], mie_ip_subnet_mask_reg[11], mie_ip_subnet_mask_reg[12], mie_ip_subnet_mask_reg[13], mie_ip_subnet_mask_reg[14], mie_ip_subnet_mask_reg[15], mie_ip_subnet_mask_reg[16], mie_ip_subnet_mask_reg[17], mie_ip_subnet_mask_reg[18], mie_ip_subnet_mask_reg[19], mie_ip_subnet_mask_reg[1], mie_ip_subnet_mask_reg[20], mie_ip_subnet_mask_reg[21], mie_ip_subnet_mask_reg[22], mie_ip_subnet_mask_reg[23], mie_ip_subnet_mask_reg[24], mie_ip_subnet_mask_reg[25], mie_ip_subnet_mask_reg[26], mie_ip_subnet_mask_reg[27], mie_ip_subnet_mask_reg[28], mie_ip_subnet_mask_reg[29], mie_ip_subnet_mask_reg[2], mie_ip_subnet_mask_reg[30], mie_ip_subnet_mask_reg[31], mie_ip_subnet_mask_reg[3], mie_ip_subnet_mask_reg[4], mie_ip_subnet_mask_reg[5], mie_ip_subnet_mask_reg[6], mie_ip_subnet_mask_reg[7], mie_ip_subnet_mask_reg[8], mie_ip_subnet_mask_reg[9], mie_mac_address_reg[0], mie_mac_address_reg[10], mie_mac_address_reg[11], mie_mac_address_reg[12], mie_mac_address_reg[13], mie_mac_address_reg[14], mie_mac_address_reg[15], mie_mac_address_reg[16], mie_mac_address_reg[17], mie_mac_address_reg[18], mie_mac_address_reg[19], mie_mac_address_reg[1], mie_mac_address_reg[20], mie_mac_address_reg[21], mie_mac_address_reg[22], mie_mac_address_reg[23], mie_mac_address_reg[24], mie_mac_address_reg[25], mie_mac_address_reg[26], mie_mac_address_reg[27], mie_mac_address_reg[28], mie_mac_address_reg[29], mie_mac_address_reg[2], mie_mac_address_reg[30], mie_mac_address_reg[31], mie_mac_address_reg[32], mie_mac_address_reg[33], mie_mac_address_reg[34], mie_mac_address_reg[35], mie_mac_address_reg[36], mie_mac_address_reg[37], mie_mac_address_reg[38], mie_mac_address_reg[39], mie_mac_address_reg[3], mie_mac_address_reg[40], mie_mac_address_reg[41], mie_mac_address_reg[42], mie_mac_address_reg[43], mie_mac_address_reg[44], mie_mac_address_reg[45], mie_mac_address_reg[46], mie_mac_address_reg[47], mie_mac_address_reg[4], mie_mac_address_reg[5], mie_mac_address_reg[6], mie_mac_address_reg[7], mie_mac_address_reg[8], mie_mac_address_reg[9], rx_buffer_fifo, toe_inst, and tx_buffer_inst' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/ulp_tcp_ip0_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_tcp_ip0_0/ulp_tcp_ip0_0_slr.xdc] for cell 'level0_i/ulp/tcp_ip0/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_lineHandlerTop_0/ulp_lineHandlerTop_0_slr.xdc] for cell 'level0_i/ulp/lineHandlerTop/inst'
INFO: [Vivado 12-3520] Assignment of 'control_s_axi_U, port0Filtered_U, ap_rst_reg_1_reg, lineArbitrator_U0, VCC, GND, ap_rst_n_inv_reg, eventHandler_U0, ap_rst_reg_2_i_1, ap_rst_reg_2_reg, port0SplitId_U, port1Filtered_U, port1SplitId_U, portFilter5_U0, and portFilter6_U0' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_lineHandlerTop_0/ulp_lineHandlerTop_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_lineHandlerTop_0/ulp_lineHandlerTop_0_slr.xdc] for cell 'level0_i/ulp/lineHandlerTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_feedHandlerTop_0/ulp_feedHandlerTop_0_slr.xdc] for cell 'level0_i/ulp/feedHandlerTop/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_rst_reg_2_i_1, ap_rst_reg_2_reg, VCC, GND, ap_rst_n_inv_reg, ap_rst_reg_1_reg, binaryPacketHandler_U0, fixDecoderTop_U0, control_s_axi_U, eventHandler_U0, fixMsgFifo_U, mdpDataFifo_U, operationFifo_U, securityIdFifo_U, symbolLookup_U0, templateIdFifo_U, and udpPacketHandler_U0' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_feedHandlerTop_0/ulp_feedHandlerTop_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_feedHandlerTop_0/ulp_feedHandlerTop_0_slr.xdc] for cell 'level0_i/ulp/feedHandlerTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderBookTop_0/ulp_orderBookTop_0_slr.xdc] for cell 'level0_i/ulp/orderBookTop/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_rst_n_inv_reg, VCC, ap_rst_reg_2_reg, GND, control_s_axi_U, ap_rst_reg_1_reg, ap_rst_reg_2_i_1, operationPull_U0, eventHandler_U0, operationProcess_U0, operationStreamFIFO_U, responsePush_U0, and responseStreamFIFO_U' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderBookTop_0/ulp_orderBookTop_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderBookTop_0/ulp_orderBookTop_0_slr.xdc] for cell 'level0_i/ulp/orderBookTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderBookDataMoverTop_0/ulp_orderBookDataMoverTop_0_slr.xdc] for cell 'level0_i/ulp/orderBookDataMoverTop/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_CS_fsm_reg[14], ap_CS_fsm_reg[0], VCC, ap_CS_fsm_reg[11], ap_CS_fsm[1]_i_2, ap_CS_fsm[1]_i_3, GND, ap_CS_fsm_reg[10], ap_CS_fsm_reg[15], ap_CS_fsm_reg[12], ap_CS_fsm_reg[13], ap_CS_fsm_reg[16], ap_CS_fsm_reg[17], ap_CS_fsm_reg[18], ap_CS_fsm_reg[19], ap_CS_fsm_reg[1], ap_CS_fsm_reg[20], ap_CS_fsm_reg[21], ap_CS_fsm_reg[22], ap_CS_fsm_reg[23], ap_CS_fsm_reg[24], ap_CS_fsm_reg[25], ap_CS_fsm_reg[26], ap_CS_fsm_reg[27], ap_CS_fsm_reg[28], ap_CS_fsm_reg[29], ap_CS_fsm_reg[2], ap_CS_fsm_reg[30], ap_CS_fsm_reg[31], ap_CS_fsm_reg[32], ap_CS_fsm_reg[33], ap_CS_fsm_reg[34], ap_CS_fsm_reg[35], ap_CS_fsm_reg[36], ap_CS_fsm_reg[37], ap_CS_fsm_reg[38], ap_CS_fsm_reg[39], ap_CS_fsm_reg[3], ap_CS_fsm_reg[40], ap_CS_fsm_reg[41], ap_CS_fsm_reg[42], ap_CS_fsm_reg[43], ap_CS_fsm_reg[44], ap_CS_fsm_reg[45], ap_CS_fsm_reg[46], ap_CS_fsm_reg[47], ap_CS_fsm_reg[48], ap_CS_fsm_reg[49], ap_CS_fsm_reg[4], ap_CS_fsm_reg[50], ap_CS_fsm_reg[51], ap_CS_fsm_reg[52], ap_CS_fsm_reg[53], ap_CS_fsm_reg[54], ap_CS_fsm_reg[55], ap_CS_fsm_reg[56], ap_CS_fsm_reg[57], ap_CS_fsm_reg[58], ap_CS_fsm_reg[59], ap_CS_fsm_reg[5], ap_CS_fsm_reg[60], ap_CS_fsm_reg[61], ap_CS_fsm_reg[62], ap_CS_fsm_reg[63], ap_CS_fsm_reg[64], ap_CS_fsm_reg[65], ap_CS_fsm_reg[66], ap_CS_fsm_reg[67], ap_CS_fsm_reg[68], ap_CS_fsm_reg[69], ap_CS_fsm_reg[6], ap_CS_fsm_reg[70], ap_CS_fsm_reg[71], ap_CS_fsm_reg[72], ap_CS_fsm_reg[73], ap_CS_fsm_reg[74], ap_CS_fsm_reg[7], ap_CS_fsm_reg[8], ap_CS_fsm_reg[9], ap_done_reg_reg, ap_rst_n_inv_reg, ap_rst_reg_1_reg, ap_rst_reg_2_i_1, ap_rst_reg_2_reg, control_s_axi_U, gmem_m_axi_U, grp_operationMove_fu_310, grp_responseMove_fu_349, grp_responseMove_fu_349_ap_start_reg_reg, regStatus_cyclesPost_preg_reg[0], regStatus_cyclesPost_preg_reg[10], regStatus_cyclesPost_preg_reg[11], regStatus_cyclesPost_preg_reg[12], regStatus_cyclesPost_preg_reg[13], regStatus_cyclesPost_preg_reg[14], regStatus_cyclesPost_preg_reg[15], regStatus_cyclesPost_preg_reg[16], regStatus_cyclesPost_preg_reg[17], regStatus_cyclesPost_preg_reg[18], regStatus_cyclesPost_preg_reg[19], regStatus_cyclesPost_preg_reg[1], regStatus_cyclesPost_preg_reg[20], regStatus_cyclesPost_preg_reg[21], regStatus_cyclesPost_preg_reg[22], regStatus_cyclesPost_preg_reg[23], regStatus_cyclesPost_preg_reg[24], regStatus_cyclesPost_preg_reg[25], regStatus_cyclesPost_preg_reg[26], regStatus_cyclesPost_preg_reg[27], regStatus_cyclesPost_preg_reg[28], regStatus_cyclesPost_preg_reg[29], regStatus_cyclesPost_preg_reg[2], regStatus_cyclesPost_preg_reg[30], regStatus_cyclesPost_preg_reg[31], regStatus_cyclesPost_preg_reg[3], regStatus_cyclesPost_preg_reg[4], regStatus_cyclesPost_preg_reg[5], regStatus_cyclesPost_preg_reg[6], regStatus_cyclesPost_preg_reg[7], regStatus_cyclesPost_preg_reg[8], regStatus_cyclesPost_preg_reg[9], regStatus_cyclesPost_ret_reg_468_reg[0], regStatus_cyclesPost_ret_reg_468_reg[10], regStatus_cyclesPost_ret_reg_468_reg[11], regStatus_cyclesPost_ret_reg_468_reg[12], regStatus_cyclesPost_ret_reg_468_reg[13], regStatus_cyclesPost_ret_reg_468_reg[14], regStatus_cyclesPost_ret_reg_468_reg[15], regStatus_cyclesPost_ret_reg_468_reg[16], regStatus_cyclesPost_ret_reg_468_reg[17], regStatus_cyclesPost_ret_reg_468_reg[18], regStatus_cyclesPost_ret_reg_468_reg[19], regStatus_cyclesPost_ret_reg_468_reg[1], regStatus_cyclesPost_ret_reg_468_reg[20], regStatus_cyclesPost_ret_reg_468_reg[21], regStatus_cyclesPost_ret_reg_468_reg[22], regStatus_cyclesPost_ret_reg_468_reg[23], regStatus_cyclesPost_ret_reg_468_reg[24], regStatus_cyclesPost_ret_reg_468_reg[25], regStatus_cyclesPost_ret_reg_468_reg[26], regStatus_cyclesPost_ret_reg_468_reg[27], regStatus_cyclesPost_ret_reg_468_reg[28], regStatus_cyclesPost_ret_reg_468_reg[29], regStatus_cyclesPost_ret_reg_468_reg[2], regStatus_cyclesPost_ret_reg_468_reg[30], regStatus_cyclesPost_ret_reg_468_reg[31], regStatus_cyclesPost_ret_reg_468_reg[3], regStatus_cyclesPost_ret_reg_468_reg[4], regStatus_cyclesPost_ret_reg_468_reg[5], regStatus_cyclesPost_ret_reg_468_reg[6], regStatus_cyclesPost_ret_reg_468_reg[7], regStatus_cyclesPost_ret_reg_468_reg[8], regStatus_cyclesPost_ret_reg_468_reg[9], regStatus_cyclesPre_preg_reg[0], regStatus_cyclesPre_preg_reg[10], regStatus_cyclesPre_preg_reg[11], regStatus_cyclesPre_preg_reg[12], regStatus_cyclesPre_preg_reg[13], regStatus_cyclesPre_preg_reg[14], regStatus_cyclesPre_preg_reg[15], regStatus_cyclesPre_preg_reg[16], regStatus_cyclesPre_preg_reg[17], regStatus_cyclesPre_preg_reg[18], regStatus_cyclesPre_preg_reg[19], regStatus_cyclesPre_preg_reg[1], regStatus_cyclesPre_preg_reg[20], regStatus_cyclesPre_preg_reg[21], regStatus_cyclesPre_preg_reg[22], regStatus_cyclesPre_preg_reg[23], regStatus_cyclesPre_preg_reg[24], regStatus_cyclesPre_preg_reg[25], regStatus_cyclesPre_preg_reg[26], regStatus_cyclesPre_preg_reg[27], regStatus_cyclesPre_preg_reg[28], regStatus_cyclesPre_preg_reg[29], regStatus_cyclesPre_preg_reg[2], regStatus_cyclesPre_preg_reg[30], regStatus_cyclesPre_preg_reg[31], regStatus_cyclesPre_preg_reg[3], regStatus_cyclesPre_preg_reg[4], regStatus_cyclesPre_preg_reg[5], regStatus_cyclesPre_preg_reg[6], regStatus_cyclesPre_preg_reg[7], regStatus_cyclesPre_preg_reg[8], regStatus_cyclesPre_preg_reg[9], regStatus_indexRxHead_preg_reg[0], regStatus_indexRxHead_preg_reg[10], regStatus_indexRxHead_preg_reg[11], regStatus_indexRxHead_preg_reg[12], regStatus_indexRxHead_preg_reg[13], regStatus_indexRxHead_preg_reg[14], regStatus_indexRxHead_preg_reg[15], regStatus_indexRxHead_preg_reg[1], regStatus_indexRxHead_preg_reg[2], regStatus_indexRxHead_preg_reg[3], regStatus_indexRxHead_preg_reg[4], regStatus_indexRxHead_preg_reg[5], regStatus_indexRxHead_preg_reg[6], regStatus_indexRxHead_preg_reg[7], regStatus_indexRxHead_preg_reg[8], regStatus_indexRxHead_preg_reg[9], regStatus_indexRxHead_ret_reg_438_reg[0], regStatus_indexRxHead_ret_reg_438_reg[10], regStatus_indexRxHead_ret_reg_438_reg[11], regStatus_indexRxHead_ret_reg_438_reg[12], regStatus_indexRxHead_ret_reg_438_reg[13], regStatus_indexRxHead_ret_reg_438_reg[14], regStatus_indexRxHead_ret_reg_438_reg[15], regStatus_indexRxHead_ret_reg_438_reg[1], regStatus_indexRxHead_ret_reg_438_reg[2], regStatus_indexRxHead_ret_reg_438_reg[3], regStatus_indexRxHead_ret_reg_438_reg[4], regStatus_indexRxHead_ret_reg_438_reg[5], regStatus_indexRxHead_ret_reg_438_reg[6], regStatus_indexRxHead_ret_reg_438_reg[7], regStatus_indexRxHead_ret_reg_438_reg[8], regStatus_indexRxHead_ret_reg_438_reg[9], regStatus_indexTxTail_preg_reg[0], regStatus_indexTxTail_preg_reg[10], regStatus_indexTxTail_preg_reg[11], regStatus_indexTxTail_preg_reg[12], regStatus_indexTxTail_preg_reg[13], regStatus_indexTxTail_preg_reg[14], regStatus_indexTxTail_preg_reg[15], regStatus_indexTxTail_preg_reg[1], regStatus_indexTxTail_preg_reg[2], regStatus_indexTxTail_preg_reg[3], regStatus_indexTxTail_preg_reg[4], regStatus_indexTxTail_preg_reg[5], regStatus_indexTxTail_preg_reg[6], regStatus_indexTxTail_preg_reg[7], regStatus_indexTxTail_preg_reg[8], regStatus_indexTxTail_preg_reg[9], regStatus_latencyCount_preg_reg[0], regStatus_latencyCount_preg_reg[10], regStatus_latencyCount_preg_reg[11], regStatus_latencyCount_preg_reg[12], regStatus_latencyCount_preg_reg[13], regStatus_latencyCount_preg_reg[14], regStatus_latencyCount_preg_reg[15], regStatus_latencyCount_preg_reg[16], regStatus_latencyCount_preg_reg[17], regStatus_latencyCount_preg_reg[18], regStatus_latencyCount_preg_reg[19], regStatus_latencyCount_preg_reg[1], regStatus_latencyCount_preg_reg[20], regStatus_latencyCount_preg_reg[21], regStatus_latencyCount_preg_reg[22], regStatus_latencyCount_preg_reg[23], regStatus_latencyCount_preg_reg[24], regStatus_latencyCount_preg_reg[25], regStatus_latencyCount_preg_reg[26], regStatus_latencyCount_preg_reg[27], regStatus_latencyCount_preg_reg[28], regStatus_latencyCount_preg_reg[29], regStatus_latencyCount_preg_reg[2], regStatus_latencyCount_preg_reg[30], regStatus_latencyCount_preg_reg[31], regStatus_latencyCount_preg_reg[3], regStatus_latencyCount_preg_reg[4], regStatus_latencyCount_preg_reg[5], regStatus_latencyCount_preg_reg[6], regStatus_latencyCount_preg_reg[7], regStatus_latencyCount_preg_reg[8], regStatus_latencyCount_preg_reg[9], regStatus_latencyCount_ret_reg_463_reg[0], regStatus_latencyCount_ret_reg_463_reg[10], regStatus_latencyCount_ret_reg_463_reg[11], regStatus_latencyCount_ret_reg_463_reg[12], regStatus_latencyCount_ret_reg_463_reg[13], regStatus_latencyCount_ret_reg_463_reg[14], regStatus_latencyCount_ret_reg_463_reg[15], regStatus_latencyCount_ret_reg_463_reg[16], regStatus_latencyCount_ret_reg_463_reg[17], regStatus_latencyCount_ret_reg_463_reg[18], regStatus_latencyCount_ret_reg_463_reg[19], regStatus_latencyCount_ret_reg_463_reg[1], regStatus_latencyCount_ret_reg_463_reg[20], regStatus_latencyCount_ret_reg_463_reg[21], regStatus_latencyCount_ret_reg_463_reg[22], regStatus_latencyCount_ret_reg_463_reg[23], regStatus_latencyCount_ret_reg_463_reg[24], regStatus_latencyCount_ret_reg_463_reg[25], regStatus_latencyCount_ret_reg_463_reg[26], regStatus_latencyCount_ret_reg_463_reg[27], regStatus_latencyCount_ret_reg_463_reg[28], regStatus_latencyCount_ret_reg_463_reg[29], regStatus_latencyCount_ret_reg_463_reg[2], regStatus_latencyCount_ret_reg_463_reg[30], regStatus_latencyCount_ret_reg_463_reg[31], regStatus_latencyCount_ret_reg_463_reg[3], regStatus_latencyCount_ret_reg_463_reg[4], regStatus_latencyCount_ret_reg_463_reg[5], regStatus_latencyCount_ret_reg_463_reg[6], regStatus_latencyCount_ret_reg_463_reg[7], regStatus_latencyCount_ret_reg_463_reg[8], regStatus_latencyCount_ret_reg_463_reg[9], regStatus_latencyMax_preg_reg[0], regStatus_latencyMax_preg_reg[10], regStatus_latencyMax_preg_reg[11], regStatus_latencyMax_preg_reg[12], regStatus_latencyMax_preg_reg[13], regStatus_latencyMax_preg_reg[14], regStatus_latencyMax_preg_reg[15], regStatus_latencyMax_preg_reg[16], regStatus_latencyMax_preg_reg[17], regStatus_latencyMax_preg_reg[18], regStatus_latencyMax_preg_reg[19], regStatus_latencyMax_preg_reg[1], regStatus_latencyMax_preg_reg[20], regStatus_latencyMax_preg_reg[21], regStatus_latencyMax_preg_reg[22], regStatus_latencyMax_preg_reg[23], regStatus_latencyMax_preg_reg[24], regStatus_latencyMax_preg_reg[25], regStatus_latencyMax_preg_reg[26], regStatus_latencyMax_preg_reg[27], regStatus_latencyMax_preg_reg[28], regStatus_latencyMax_preg_reg[29], regStatus_latencyMax_preg_reg[2], regStatus_latencyMax_preg_reg[30], regStatus_latencyMax_preg_reg[31], regStatus_latencyMax_preg_reg[3], regStatus_latencyMax_preg_reg[4], regStatus_latencyMax_preg_reg[5], regStatus_latencyMax_preg_reg[6], regStatus_latencyMax_preg_reg[7], regStatus_latencyMax_preg_reg[8], regStatus_latencyMax_preg_reg[9], regStatus_latencyMax_ret_reg_453_reg[0], regStatus_latencyMax_ret_reg_453_reg[10], regStatus_latencyMax_ret_reg_453_reg[11], regStatus_latencyMax_ret_reg_453_reg[12], regStatus_latencyMax_ret_reg_453_reg[13], regStatus_latencyMax_ret_reg_453_reg[14], regStatus_latencyMax_ret_reg_453_reg[15], regStatus_latencyMax_ret_reg_453_reg[16], regStatus_latencyMax_ret_reg_453_reg[17], regStatus_latencyMax_ret_reg_453_reg[18], regStatus_latencyMax_ret_reg_453_reg[19], regStatus_latencyMax_ret_reg_453_reg[1], regStatus_latencyMax_ret_reg_453_reg[20], regStatus_latencyMax_ret_reg_453_reg[21], regStatus_latencyMax_ret_reg_453_reg[22], regStatus_latencyMax_ret_reg_453_reg[23], regStatus_latencyMax_ret_reg_453_reg[24], regStatus_latencyMax_ret_reg_453_reg[25], regStatus_latencyMax_ret_reg_453_reg[26], regStatus_latencyMax_ret_reg_453_reg[27], regStatus_latencyMax_ret_reg_453_reg[28], regStatus_latencyMax_ret_reg_453_reg[29], regStatus_latencyMax_ret_reg_453_reg[2], regStatus_latencyMax_ret_reg_453_reg[30], regStatus_latencyMax_ret_reg_453_reg[31], regStatus_latencyMax_ret_reg_453_reg[3], regStatus_latencyMax_ret_reg_453_reg[4], regStatus_latencyMax_ret_reg_453_reg[5], regStatus_latencyMax_ret_reg_453_reg[6], regStatus_latencyMax_ret_reg_453_reg[7], regStatus_latencyMax_ret_reg_453_reg[8], regStatus_latencyMax_ret_reg_453_reg[9], regStatus_latencyMin_preg_reg[0], regStatus_latencyMin_preg_reg[10], regStatus_latencyMin_preg_reg[11], regStatus_latencyMin_preg_reg[12], regStatus_latencyMin_preg_reg[13], regStatus_latencyMin_preg_reg[14], regStatus_latencyMin_preg_reg[15], regStatus_latencyMin_preg_reg[16], regStatus_latencyMin_preg_reg[17], regStatus_latencyMin_preg_reg[18], regStatus_latencyMin_preg_reg[19], regStatus_latencyMin_preg_reg[1], regStatus_latencyMin_preg_reg[20], regStatus_latencyMin_preg_reg[21], regStatus_latencyMin_preg_reg[22], regStatus_latencyMin_preg_reg[23], regStatus_latencyMin_preg_reg[24], regStatus_latencyMin_preg_reg[25], regStatus_latencyMin_preg_reg[26], regStatus_latencyMin_preg_reg[27], regStatus_latencyMin_preg_reg[28], regStatus_latencyMin_preg_reg[29], regStatus_latencyMin_preg_reg[2], regStatus_latencyMin_preg_reg[30], regStatus_latencyMin_preg_reg[31], regStatus_latencyMin_preg_reg[3], regStatus_latencyMin_preg_reg[4], regStatus_latencyMin_preg_reg[5], regStatus_latencyMin_preg_reg[6], regStatus_latencyMin_preg_reg[7], regStatus_latencyMin_preg_reg[8], regStatus_latencyMin_preg_reg[9], regStatus_latencyMin_ret_reg_448_reg[0], regStatus_latencyMin_ret_reg_448_reg[10], regStatus_latencyMin_ret_reg_448_reg[11], regStatus_latencyMin_ret_reg_448_reg[12], regStatus_latencyMin_ret_reg_448_reg[13], regStatus_latencyMin_ret_reg_448_reg[14], regStatus_latencyMin_ret_reg_448_reg[15], regStatus_latencyMin_ret_reg_448_reg[16], regStatus_latencyMin_ret_reg_448_reg[17], regStatus_latencyMin_ret_reg_448_reg[18], regStatus_latencyMin_ret_reg_448_reg[19], regStatus_latencyMin_ret_reg_448_reg[1], regStatus_latencyMin_ret_reg_448_reg[20], regStatus_latencyMin_ret_reg_448_reg[21], regStatus_latencyMin_ret_reg_448_reg[22], regStatus_latencyMin_ret_reg_448_reg[23], regStatus_latencyMin_ret_reg_448_reg[24], regStatus_latencyMin_ret_reg_448_reg[25], regStatus_latencyMin_ret_reg_448_reg[26], regStatus_latencyMin_ret_reg_448_reg[27], regStatus_latencyMin_ret_reg_448_reg[28], regStatus_latencyMin_ret_reg_448_reg[29], regStatus_latencyMin_ret_reg_448_reg[2], regStatus_latencyMin_ret_reg_448_reg[30], regStatus_latencyMin_ret_reg_448_reg[31], regStatus_latencyMin_ret_reg_448_reg[3], regStatus_latencyMin_ret_reg_448_reg[4], regStatus_latencyMin_ret_reg_448_reg[5], regStatus_latencyMin_ret_reg_448_reg[6], regStatus_latencyMin_ret_reg_448_reg[7], regStatus_latencyMin_ret_reg_448_reg[8], regStatus_latencyMin_ret_reg_448_reg[9], regStatus_latencySum_preg_reg[0], regStatus_latencySum_preg_reg[10], regStatus_latencySum_preg_reg[11], regStatus_latencySum_preg_reg[12], regStatus_latencySum_preg_reg[13], regStatus_latencySum_preg_reg[14], regStatus_latencySum_preg_reg[15], regStatus_latencySum_preg_reg[16], regStatus_latencySum_preg_reg[17], regStatus_latencySum_preg_reg[18], regStatus_latencySum_preg_reg[19], regStatus_latencySum_preg_reg[1], regStatus_latencySum_preg_reg[20], regStatus_latencySum_preg_reg[21], regStatus_latencySum_preg_reg[22], regStatus_latencySum_preg_reg[23], regStatus_latencySum_preg_reg[24], regStatus_latencySum_preg_reg[25], regStatus_latencySum_preg_reg[26], regStatus_latencySum_preg_reg[27], regStatus_latencySum_preg_reg[28], regStatus_latencySum_preg_reg[29], regStatus_latencySum_preg_reg[2], regStatus_latencySum_preg_reg[30], regStatus_latencySum_preg_reg[31], regStatus_latencySum_preg_reg[3], regStatus_latencySum_preg_reg[4], regStatus_latencySum_preg_reg[5], regStatus_latencySum_preg_reg[6], regStatus_latencySum_preg_reg[7], regStatus_latencySum_preg_reg[8], regStatus_latencySum_preg_reg[9], regStatus_latencySum_ret_reg_458_reg[0], regStatus_latencySum_ret_reg_458_reg[10], regStatus_latencySum_ret_reg_458_reg[11], regStatus_latencySum_ret_reg_458_reg[12], regStatus_latencySum_ret_reg_458_reg[13], regStatus_latencySum_ret_reg_458_reg[14], regStatus_latencySum_ret_reg_458_reg[15], regStatus_latencySum_ret_reg_458_reg[16], regStatus_latencySum_ret_reg_458_reg[17], regStatus_latencySum_ret_reg_458_reg[18], regStatus_latencySum_ret_reg_458_reg[19], regStatus_latencySum_ret_reg_458_reg[1], regStatus_latencySum_ret_reg_458_reg[20], regStatus_latencySum_ret_reg_458_reg[21], regStatus_latencySum_ret_reg_458_reg[22], regStatus_latencySum_ret_reg_458_reg[23], regStatus_latencySum_ret_reg_458_reg[24], regStatus_latencySum_ret_reg_458_reg[25], regStatus_latencySum_ret_reg_458_reg[26], regStatus_latencySum_ret_reg_458_reg[27], regStatus_latencySum_ret_reg_458_reg[28], regStatus_latencySum_ret_reg_458_reg[29], regStatus_latencySum_ret_reg_458_reg[2], regStatus_latencySum_ret_reg_458_reg[30], regStatus_latencySum_ret_reg_458_reg[31], regStatus_latencySum_ret_reg_458_reg[3], regStatus_latencySum_ret_reg_458_reg[4], regStatus_latencySum_ret_reg_458_reg[5], regStatus_latencySum_ret_reg_458_reg[6], regStatus_latencySum_ret_reg_458_reg[7], regStatus_latencySum_ret_reg_458_reg[8], regStatus_latencySum_ret_reg_458_reg[9], regStatus_rxOperation_preg_reg[0], regStatus_rxOperation_preg_reg[10], regStatus_rxOperation_preg_reg[11], regStatus_rxOperation_preg_reg[12], regStatus_rxOperation_preg_reg[13], regStatus_rxOperation_preg_reg[14], regStatus_rxOperation_preg_reg[15], regStatus_rxOperation_preg_reg[16], regStatus_rxOperation_preg_reg[17], regStatus_rxOperation_preg_reg[18], regStatus_rxOperation_preg_reg[19], regStatus_rxOperation_preg_reg[1], regStatus_rxOperation_preg_reg[20], regStatus_rxOperation_preg_reg[21], regStatus_rxOperation_preg_reg[22], regStatus_rxOperation_preg_reg[23], regStatus_rxOperation_preg_reg[24], regStatus_rxOperation_preg_reg[25], regStatus_rxOperation_preg_reg[26], regStatus_rxOperation_preg_reg[27], regStatus_rxOperation_preg_reg[28], regStatus_rxOperation_preg_reg[29], regStatus_rxOperation_preg_reg[2], regStatus_rxOperation_preg_reg[30], regStatus_rxOperation_preg_reg[31], regStatus_rxOperation_preg_reg[3], regStatus_rxOperation_preg_reg[4], regStatus_rxOperation_preg_reg[5], regStatus_rxOperation_preg_reg[6], regStatus_rxOperation_preg_reg[7], regStatus_rxOperation_preg_reg[8], regStatus_rxOperation_preg_reg[9], regStatus_rxOperation_ret_reg_443_reg[0], regStatus_rxOperation_ret_reg_443_reg[10], regStatus_rxOperation_ret_reg_443_reg[11], regStatus_rxOperation_ret_reg_443_reg[12], regStatus_rxOperation_ret_reg_443_reg[13], regStatus_rxOperation_ret_reg_443_reg[14], regStatus_rxOperation_ret_reg_443_reg[15], regStatus_rxOperation_ret_reg_443_reg[16], regStatus_rxOperation_ret_reg_443_reg[17], regStatus_rxOperation_ret_reg_443_reg[18], regStatus_rxOperation_ret_reg_443_reg[19], regStatus_rxOperation_ret_reg_443_reg[1], regStatus_rxOperation_ret_reg_443_reg[20], regStatus_rxOperation_ret_reg_443_reg[21], regStatus_rxOperation_ret_reg_443_reg[22], regStatus_rxOperation_ret_reg_443_reg[23], regStatus_rxOperation_ret_reg_443_reg[24], regStatus_rxOperation_ret_reg_443_reg[25], regStatus_rxOperation_ret_reg_443_reg[26], regStatus_rxOperation_ret_reg_443_reg[27], regStatus_rxOperation_ret_reg_443_reg[28], regStatus_rxOperation_ret_reg_443_reg[29], regStatus_rxOperation_ret_reg_443_reg[2], regStatus_rxOperation_ret_reg_443_reg[30], regStatus_rxOperation_ret_reg_443_reg[31], regStatus_rxOperation_ret_reg_443_reg[3], regStatus_rxOperation_ret_reg_443_reg[4], regStatus_rxOperation_ret_reg_443_reg[5], regStatus_rxOperation_ret_reg_443_reg[6], regStatus_rxOperation_ret_reg_443_reg[7], regStatus_rxOperation_ret_reg_443_reg[8], regStatus_rxOperation_ret_reg_443_reg[9], regStatus_rxThrottleCount_preg_reg[0], regStatus_rxThrottleCount_preg_reg[10], regStatus_rxThrottleCount_preg_reg[11], regStatus_rxThrottleCount_preg_reg[12], regStatus_rxThrottleCount_preg_reg[13], regStatus_rxThrottleCount_preg_reg[14], regStatus_rxThrottleCount_preg_reg[15], regStatus_rxThrottleCount_preg_reg[16], regStatus_rxThrottleCount_preg_reg[17], regStatus_rxThrottleCount_preg_reg[18], regStatus_rxThrottleCount_preg_reg[19], regStatus_rxThrottleCount_preg_reg[1], regStatus_rxThrottleCount_preg_reg[20], regStatus_rxThrottleCount_preg_reg[21], regStatus_rxThrottleCount_preg_reg[22], regStatus_rxThrottleCount_preg_reg[23], regStatus_rxThrottleCount_preg_reg[24], regStatus_rxThrottleCount_preg_reg[25], regStatus_rxThrottleCount_preg_reg[26], regStatus_rxThrottleCount_preg_reg[27], regStatus_rxThrottleCount_preg_reg[28], regStatus_rxThrottleCount_preg_reg[29], regStatus_rxThrottleCount_preg_reg[2], regStatus_rxThrottleCount_preg_reg[30], regStatus_rxThrottleCount_preg_reg[31], regStatus_rxThrottleCount_preg_reg[3], regStatus_rxThrottleCount_preg_reg[4], regStatus_rxThrottleCount_preg_reg[5], regStatus_rxThrottleCount_preg_reg[6], regStatus_rxThrottleCount_preg_reg[7], regStatus_rxThrottleCount_preg_reg[8], regStatus_rxThrottleCount_preg_reg[9], regStatus_rxThrottleCount_ret_reg_473_reg[0], regStatus_rxThrottleCount_ret_reg_473_reg[10], regStatus_rxThrottleCount_ret_reg_473_reg[11], regStatus_rxThrottleCount_ret_reg_473_reg[12], regStatus_rxThrottleCount_ret_reg_473_reg[13], regStatus_rxThrottleCount_ret_reg_473_reg[14], regStatus_rxThrottleCount_ret_reg_473_reg[15], regStatus_rxThrottleCount_ret_reg_473_reg[16], regStatus_rxThrottleCount_ret_reg_473_reg[17], regStatus_rxThrottleCount_ret_reg_473_reg[18], regStatus_rxThrottleCount_ret_reg_473_reg[19], regStatus_rxThrottleCount_ret_reg_473_reg[1], regStatus_rxThrottleCount_ret_reg_473_reg[20], regStatus_rxThrottleCount_ret_reg_473_reg[21], regStatus_rxThrottleCount_ret_reg_473_reg[22], regStatus_rxThrottleCount_ret_reg_473_reg[23], regStatus_rxThrottleCount_ret_reg_473_reg[24], regStatus_rxThrottleCount_ret_reg_473_reg[25], regStatus_rxThrottleCount_ret_reg_473_reg[26], regStatus_rxThrottleCount_ret_reg_473_reg[27], regStatus_rxThrottleCount_ret_reg_473_reg[28], regStatus_rxThrottleCount_ret_reg_473_reg[29], regStatus_rxThrottleCount_ret_reg_473_reg[2], regStatus_rxThrottleCount_ret_reg_473_reg[30], regStatus_rxThrottleCount_ret_reg_473_reg[31], regStatus_rxThrottleCount_ret_reg_473_reg[3], regStatus_rxThrottleCount_ret_reg_473_reg[4], regStatus_rxThrottleCount_ret_reg_473_reg[5], regStatus_rxThrottleCount_ret_reg_473_reg[6], regStatus_rxThrottleCount_ret_reg_473_reg[7], regStatus_rxThrottleCount_ret_reg_473_reg[8], regStatus_rxThrottleCount_ret_reg_473_reg[9], regStatus_rxThrottleEvent_preg_reg[0], regStatus_rxThrottleEvent_preg_reg[10], regStatus_rxThrottleEvent_preg_reg[11], regStatus_rxThrottleEvent_preg_reg[12], regStatus_rxThrottleEvent_preg_reg[13], regStatus_rxThrottleEvent_preg_reg[14], regStatus_rxThrottleEvent_preg_reg[15], regStatus_rxThrottleEvent_preg_reg[16], regStatus_rxThrottleEvent_preg_reg[17], regStatus_rxThrottleEvent_preg_reg[18], regStatus_rxThrottleEvent_preg_reg[19], regStatus_rxThrottleEvent_preg_reg[1], regStatus_rxThrottleEvent_preg_reg[20], regStatus_rxThrottleEvent_preg_reg[21], regStatus_rxThrottleEvent_preg_reg[22], regStatus_rxThrottleEvent_preg_reg[23], regStatus_rxThrottleEvent_preg_reg[24], regStatus_rxThrottleEvent_preg_reg[25], regStatus_rxThrottleEvent_preg_reg[26], regStatus_rxThrottleEvent_preg_reg[27], regStatus_rxThrottleEvent_preg_reg[28], regStatus_rxThrottleEvent_preg_reg[29], regStatus_rxThrottleEvent_preg_reg[2], regStatus_rxThrottleEvent_preg_reg[30], regStatus_rxThrottleEvent_preg_reg[31], regStatus_rxThrottleEvent_preg_reg[3], regStatus_rxThrottleEvent_preg_reg[4], regStatus_rxThrottleEvent_preg_reg[5], regStatus_rxThrottleEvent_preg_reg[6], regStatus_rxThrottleEvent_preg_reg[7], regStatus_rxThrottleEvent_preg_reg[8], regStatus_rxThrottleEvent_preg_reg[9], regStatus_rxThrottleEvent_ret_reg_478_reg[0], regStatus_rxThrottleEvent_ret_reg_478_reg[10], regStatus_rxThrottleEvent_ret_reg_478_reg[11], regStatus_rxThrottleEvent_ret_reg_478_reg[12], regStatus_rxThrottleEvent_ret_reg_478_reg[13], regStatus_rxThrottleEvent_ret_reg_478_reg[14], regStatus_rxThrottleEvent_ret_reg_478_reg[15], regStatus_rxThrottleEvent_ret_reg_478_reg[16], regStatus_rxThrottleEvent_ret_reg_478_reg[17], regStatus_rxThrottleEvent_ret_reg_478_reg[18], regStatus_rxThrottleEvent_ret_reg_478_reg[19], regStatus_rxThrottleEvent_ret_reg_478_reg[1], regStatus_rxThrottleEvent_ret_reg_478_reg[20], regStatus_rxThrottleEvent_ret_reg_478_reg[21], regStatus_rxThrottleEvent_ret_reg_478_reg[22], regStatus_rxThrottleEvent_ret_reg_478_reg[23], regStatus_rxThrottleEvent_ret_reg_478_reg[24], regStatus_rxThrottleEvent_ret_reg_478_reg[25], regStatus_rxThrottleEvent_ret_reg_478_reg[26], regStatus_rxThrottleEvent_ret_reg_478_reg[27], regStatus_rxThrottleEvent_ret_reg_478_reg[28], regStatus_rxThrottleEvent_ret_reg_478_reg[29], regStatus_rxThrottleEvent_ret_reg_478_reg[2], regStatus_rxThrottleEvent_ret_reg_478_reg[30], regStatus_rxThrottleEvent_ret_reg_478_reg[31], regStatus_rxThrottleEvent_ret_reg_478_reg[3], regStatus_rxThrottleEvent_ret_reg_478_reg[4], regStatus_rxThrottleEvent_ret_reg_478_reg[5], regStatus_rxThrottleEvent_ret_reg_478_reg[6], regStatus_rxThrottleEvent_ret_reg_478_reg[7], regStatus_rxThrottleEvent_ret_reg_478_reg[8], regStatus_rxThrottleEvent_ret_reg_478_reg[9], regStatus_txResponse_preg_reg[0], regStatus_txResponse_preg_reg[10], regStatus_txResponse_preg_reg[11], regStatus_txResponse_preg_reg[12], regStatus_txResponse_preg_reg[13], regStatus_txResponse_preg_reg[14], regStatus_txResponse_preg_reg[15], regStatus_txResponse_preg_reg[16], regStatus_txResponse_preg_reg[17], regStatus_txResponse_preg_reg[18], regStatus_txResponse_preg_reg[19], regStatus_txResponse_preg_reg[1], regStatus_txResponse_preg_reg[20], regStatus_txResponse_preg_reg[21], regStatus_txResponse_preg_reg[22], regStatus_txResponse_preg_reg[23], regStatus_txResponse_preg_reg[24], regStatus_txResponse_preg_reg[25], regStatus_txResponse_preg_reg[26], regStatus_txResponse_preg_reg[27], regStatus_txResponse_preg_reg[28], regStatus_txResponse_preg_reg[29], regStatus_txResponse_preg_reg[2], regStatus_txResponse_preg_reg[30], regStatus_txResponse_preg_reg[31], regStatus_txResponse_preg_reg[3], regStatus_txResponse_preg_reg[4], regStatus_txResponse_preg_reg[5], regStatus_txResponse_preg_reg[6], regStatus_txResponse_preg_reg[7], regStatus_txResponse_preg_reg[8], regStatus_txResponse_preg_reg[9], regslice_both_operationStreamPack_V_data_V_U, regslice_both_responseStreamPack_V_data_V_U, ringBufferTx_read_reg_427_reg[10], ringBufferTx_read_reg_427_reg[11], ringBufferTx_read_reg_427_reg[12], ringBufferTx_read_reg_427_reg[13], ringBufferTx_read_reg_427_reg[14], ringBufferTx_read_reg_427_reg[15], ringBufferTx_read_reg_427_reg[16], ringBufferTx_read_reg_427_reg[17], ringBufferTx_read_reg_427_reg[18], ringBufferTx_read_reg_427_reg[19], ringBufferTx_read_reg_427_reg[20], ringBufferTx_read_reg_427_reg[21], ringBufferTx_read_reg_427_reg[22], ringBufferTx_read_reg_427_reg[23], ringBufferTx_read_reg_427_reg[24], ringBufferTx_read_reg_427_reg[25], ringBufferTx_read_reg_427_reg[26], ringBufferTx_read_reg_427_reg[27], ringBufferTx_read_reg_427_reg[28], ringBufferTx_read_reg_427_reg[29], ringBufferTx_read_reg_427_reg[30], ringBufferTx_read_reg_427_reg[31], ringBufferTx_read_reg_427_reg[32], ringBufferTx_read_reg_427_reg[33], ringBufferTx_read_reg_427_reg[34], ringBufferTx_read_reg_427_reg[35], ringBufferTx_read_reg_427_reg[36], ringBufferTx_read_reg_427_reg[37], ringBufferTx_read_reg_427_reg[38], ringBufferTx_read_reg_427_reg[39], ringBufferTx_read_reg_427_reg[40], ringBufferTx_read_reg_427_reg[41], ringBufferTx_read_reg_427_reg[42], ringBufferTx_read_reg_427_reg[43], ringBufferTx_read_reg_427_reg[44], ringBufferTx_read_reg_427_reg[45], ringBufferTx_read_reg_427_reg[46], ringBufferTx_read_reg_427_reg[47], ringBufferTx_read_reg_427_reg[48], ringBufferTx_read_reg_427_reg[49], ringBufferTx_read_reg_427_reg[50], ringBufferTx_read_reg_427_reg[51], ringBufferTx_read_reg_427_reg[52], ringBufferTx_read_reg_427_reg[53], ringBufferTx_read_reg_427_reg[54], ringBufferTx_read_reg_427_reg[55], ringBufferTx_read_reg_427_reg[56], ringBufferTx_read_reg_427_reg[57], ringBufferTx_read_reg_427_reg[58], ringBufferTx_read_reg_427_reg[59], ringBufferTx_read_reg_427_reg[60], ringBufferTx_read_reg_427_reg[61], ringBufferTx_read_reg_427_reg[62], ringBufferTx_read_reg_427_reg[63], ringBufferTx_read_reg_427_reg[6], ringBufferTx_read_reg_427_reg[7], ringBufferTx_read_reg_427_reg[8], ringBufferTx_read_reg_427_reg[9], trunc_ln46_reg_432_reg[1], and trunc_ln46_reg_432_reg[2]' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderBookDataMoverTop_0/ulp_orderBookDataMoverTop_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderBookDataMoverTop_0/ulp_orderBookDataMoverTop_0_slr.xdc] for cell 'level0_i/ulp/orderBookDataMoverTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_pricingEngineTop_0/ulp_pricingEngineTop_0_slr.xdc] for cell 'level0_i/ulp/pricingEngineTop/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_rst_reg_2_i_1, VCC, ap_rst_reg_2_reg, GND, ap_rst_n_inv_reg, ap_rst_reg_1_reg, control_s_axi_U, operationPush_U0, entry_proc_U0, eventHandler_U0, operationStreamFIFO_U, pricingProcess_U0, regControl_strategy_c_channel_U, responsePull_U0, and responseStreamFIFO_U' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_pricingEngineTop_0/ulp_pricingEngineTop_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_pricingEngineTop_0/ulp_pricingEngineTop_0_slr.xdc] for cell 'level0_i/ulp/pricingEngineTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderEntryTcpTop_0/ulp_orderEntryTcpTop_0_slr.xdc] for cell 'level0_i/ulp/orderEntryTcpTop/inst'
INFO: [Vivado 12-3520] Assignment of 'operationPull_U0, operationEncode_U0, openListenPortTcp_U0, openActivePortTcp_U0, operationProcessTcp_U0, operationEncodeStreamFIFO_U, serverProcessTcp_U0, operationStreamFIFO_U, kernel_mConnectionStatus_error_V_c_channel_U, ap_rst_reg_2_reg, ap_sync_reg_channel_write_kernel_mConnectionStatus_error_V_c_channel_reg, eventHandler_U0, kernel_mConnectionStatus_space_V_c_channel_U, control_s_axi_U, ap_sync_reg_channel_write_kernel_mConnectionStatus_connected_V_c_channel_reg, ap_sync_reg_channel_write_kernel_mConnectionStatus_space_V_c_channel_reg, ap_rst_reg_1_reg, ap_rst_reg_2_i_1, ap_rst_n_inv_reg, VCC, notificationHandlerTcp_U0, GND, ap_sync_reg_channel_write_kernel_mConnectionStatus_sessionID_V_c_channel_reg, kernel_mConnectionStatus_sessionID_V_c_channel_U, and kernel_mConnectionStatus_connected_V_c_channel_U' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderEntryTcpTop_0/ulp_orderEntryTcpTop_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_orderEntryTcpTop_0/ulp_orderEntryTcpTop_0_slr.xdc] for cell 'level0_i/ulp/orderEntryTcpTop/inst'
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_clockTickGeneratorTop_0/ulp_clockTickGeneratorTop_0_slr.xdc] for cell 'level0_i/ulp/clockTickGeneratorTop/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_rst_n_inv_reg, ap_rst_reg_1_reg, GND, tickProcess_U0, ap_rst_reg_2_i_1, control_s_axi_U, ap_rst_reg_2_reg, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_clockTickGeneratorTop_0/ulp_clockTickGeneratorTop_0_slr.xdc:55]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_clockTickGeneratorTop_0/ulp_clockTickGeneratorTop_0_slr.xdc] for cell 'level0_i/ulp/clockTickGeneratorTop/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/edci/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 721 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 190 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7459.062 ; gain = 0.000 ; free physical = 46027 ; free virtual = 55941
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1959 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 354 instances
  RAM16X1S => RAM32X1S (RAMS32): 173 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 828 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 69 instances
  RAM32X1S => RAM32X1S (RAMS32): 34 instances
  RAM64M => RAM64M (RAMD64E(x4)): 15 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 249 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

WARNING: [Constraints 18-5685] Child pblock pblock_dynamic_SLR1 is specified before parent pblock pblock_level0_ulp, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
WARNING: [Constraints 18-5685] Child pblock pblock_dynamic_SLR0 is specified before parent pblock pblock_level0_ulp, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
149 Infos, 461 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:06:50 ; elapsed = 00:05:20 . Memory (MB): peak = 7459.062 ; gain = 4881.348 ; free physical = 46027 ; free virtual = 55942
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_init_post.tcl
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
get_clocks: Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 7459.062 ; gain = 0.000 ; free physical = 45537 ; free virtual = 55451
Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_unbuffered' already exists, overwriting the previous clock with the same name. [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
get_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7484.125 ; gain = 0.000 ; free physical = 45532 ; free virtual = 55446
required resources:
   luts      : 123824
   registers : 200784
   brams     : 165.5
   dsps      : 8
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
report_accelerator_utilization: Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 7484.125 ; gain = 0.000 ; free physical = 45521 ; free virtual = 55436
report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7484.125 ; gain = 0.000 ; free physical = 45496 ; free virtual = 55410
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Common 17-14] Message 'Timing 38-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 7548.156 ; gain = 64.031 ; free physical = 45359 ; free virtual = 55274

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1552f44ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.54 . Memory (MB): peak = 7548.156 ; gain = 0.000 ; free physical = 45354 ; free virtual = 55269

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 201 inverter(s) to 15650 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cbca4ead

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 7744.109 ; gain = 195.953 ; free physical = 45600 ; free virtual = 55515
INFO: [Opt 31-389] Phase Retarget created 221 cells and removed 707 cells
INFO: [Opt 31-1021] In phase Retarget, 8549 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 2456fc916

Time (s): cpu = 00:01:41 ; elapsed = 00:01:10 . Memory (MB): peak = 7744.109 ; gain = 195.953 ; free physical = 45600 ; free virtual = 55515
INFO: [Opt 31-389] Phase Constant propagation created 369 cells and removed 1943 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1505 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17f59463d

Time (s): cpu = 00:02:19 ; elapsed = 00:01:48 . Memory (MB): peak = 7744.109 ; gain = 195.953 ; free physical = 45324 ; free virtual = 55240
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9884 cells
INFO: [Opt 31-1021] In phase Sweep, 1210798 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 17f59463d

Time (s): cpu = 00:02:32 ; elapsed = 00:02:01 . Memory (MB): peak = 7744.109 ; gain = 195.953 ; free physical = 45583 ; free virtual = 55498
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17f59463d

Time (s): cpu = 00:02:37 ; elapsed = 00:02:06 . Memory (MB): peak = 7744.109 ; gain = 195.953 ; free physical = 45584 ; free virtual = 55499
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17f59463d

Time (s): cpu = 00:02:45 ; elapsed = 00:02:14 . Memory (MB): peak = 7744.109 ; gain = 195.953 ; free physical = 45575 ; free virtual = 55497
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1408 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             221  |             707  |                                           8549  |
|  Constant propagation         |             369  |            1943  |                                           1505  |
|  Sweep                        |               0  |            9884  |                                        1210798  |
|  BUFG optimization            |               0  |               0  |                                             65  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1408  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7744.109 ; gain = 0.000 ; free physical = 45586 ; free virtual = 55502
Ending Logic Optimization Task | Checksum: 27ba560bb

Time (s): cpu = 00:02:57 ; elapsed = 00:02:26 . Memory (MB): peak = 7744.109 ; gain = 195.953 ; free physical = 45585 ; free virtual = 55500

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 381 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 27ba560bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8244.203 ; gain = 500.094 ; free physical = 45571 ; free virtual = 55489

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 27ba560bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8244.203 ; gain = 0.000 ; free physical = 45571 ; free virtual = 55490

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8244.203 ; gain = 0.000 ; free physical = 45572 ; free virtual = 55490
Ending Netlist Obfuscation Task | Checksum: 27ba560bb

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8244.203 ; gain = 0.000 ; free physical = 45571 ; free virtual = 55489
INFO: [Common 17-83] Releasing license: Implementation
177 Infos, 499 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:01 ; elapsed = 00:03:14 . Memory (MB): peak = 8244.203 ; gain = 760.078 ; free physical = 45571 ; free virtual = 55490
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_opt_post.tcl
WARNING: [Power 33-711] The follwoing XDC constraint overrides the xilinx.com:au50:1.0 design_power_budget default value of 60.0 : set_operating_conditions -design_power_budget 63 
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9116.617 ; gain = 0.000 ; free physical = 43629 ; free virtual = 53683
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c5726700

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9116.617 ; gain = 0.000 ; free physical = 43625 ; free virtual = 53680
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9116.617 ; gain = 0.000 ; free physical = 43622 ; free virtual = 53676

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 133f53fc2

Time (s): cpu = 00:03:39 ; elapsed = 00:03:05 . Memory (MB): peak = 9334.965 ; gain = 218.348 ; free physical = 43682 ; free virtual = 53742

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_1be0_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_1be0_clkwiz_level0_periph_0_1
Phase 1.3 Build Placer Netlist Model | Checksum: 134c2fbf3

Time (s): cpu = 00:07:24 ; elapsed = 00:04:50 . Memory (MB): peak = 10563.004 ; gain = 1446.387 ; free physical = 42826 ; free virtual = 52887

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 134c2fbf3

Time (s): cpu = 00:07:34 ; elapsed = 00:05:00 . Memory (MB): peak = 10563.004 ; gain = 1446.387 ; free physical = 42824 ; free virtual = 52886
Phase 1 Placer Initialization | Checksum: 134c2fbf3

Time (s): cpu = 00:07:37 ; elapsed = 00:05:03 . Memory (MB): peak = 10563.004 ; gain = 1446.387 ; free physical = 42778 ; free virtual = 52840

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 16696fe7b

Time (s): cpu = 00:12:40 ; elapsed = 00:07:17 . Memory (MB): peak = 10643.043 ; gain = 1526.426 ; free physical = 42440 ; free virtual = 52505

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-822] Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out has a user defined clock root in clock region X3Y3. Therefore, clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out_Cont will use a clock root in the same clock region, as these nets should have matching clock routes.
INFO: [Place 30-822] Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out has a user defined clock root in clock region X3Y3. Therefore, clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out_Cont will use a clock root in the same clock region, as these nets should have matching clock routes.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2399ad7a2

Time (s): cpu = 00:13:39 ; elapsed = 00:08:16 . Memory (MB): peak = 10643.043 ; gain = 1526.426 ; free physical = 42355 ; free virtual = 52420

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2399ad7a2

Time (s): cpu = 00:13:44 ; elapsed = 00:08:21 . Memory (MB): peak = 10643.043 ; gain = 1526.426 ; free physical = 42294 ; free virtual = 52358

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1f057cc65

Time (s): cpu = 00:14:49 ; elapsed = 00:08:37 . Memory (MB): peak = 10643.043 ; gain = 1526.426 ; free physical = 42250 ; free virtual = 52314

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1f057cc65

Time (s): cpu = 00:14:51 ; elapsed = 00:08:38 . Memory (MB): peak = 10643.043 ; gain = 1526.426 ; free physical = 42253 ; free virtual = 52317
Phase 2.1.1 Partition Driven Placement | Checksum: 1f057cc65

Time (s): cpu = 00:14:52 ; elapsed = 00:08:40 . Memory (MB): peak = 10643.043 ; gain = 1526.426 ; free physical = 42430 ; free virtual = 52494
Phase 2.1 Floorplanning | Checksum: 1f057cc65

Time (s): cpu = 00:14:53 ; elapsed = 00:08:41 . Memory (MB): peak = 10643.043 ; gain = 1526.426 ; free physical = 42428 ; free virtual = 52493

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_cnt_r[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/curr_state_reg[2]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 10675.043 ; gain = 0.000 ; free physical = 42446 ; free virtual = 52512
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10675.043 ; gain = 0.000 ; free physical = 42447 ; free virtual = 52513

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |           15  |              0  |                     8  |           0  |           1  |  00:00:13  |
|  Total                                |           15  |              0  |                     8  |           0  |           1  |  00:00:13  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1c14a7185

Time (s): cpu = 00:16:21 ; elapsed = 00:09:17 . Memory (MB): peak = 10675.043 ; gain = 1558.426 ; free physical = 42460 ; free virtual = 52526

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1ff34035f

Time (s): cpu = 00:16:26 ; elapsed = 00:09:20 . Memory (MB): peak = 10675.043 ; gain = 1558.426 ; free physical = 42474 ; free virtual = 52540

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 26f9ba5b1

Time (s): cpu = 00:16:28 ; elapsed = 00:09:23 . Memory (MB): peak = 10675.043 ; gain = 1558.426 ; free physical = 42474 ; free virtual = 52540

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 605 LUTNM shape to break, 6067 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 375, two critical 230, total 605, new lutff created 19
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2631 nets or LUTs. Breaked 605 LUTs, combined 2026 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 122 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 52 nets.  Re-placed 305 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 52 nets or cells. Created 2 new cells, deleted 69 existing cells and moved 305 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11264.719 ; gain = 0.000 ; free physical = 42308 ; free virtual = 52375
INFO: [Physopt 32-1132] Very high fanout net 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-76] Pass 1. Identified 24 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/proc_sys_reset_kernel_slr0/U0/peripheral_aresetn[0]. Replicated 88 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst/ar.ar_pipe/Q[6]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst/ar.ar_pipe/Q[4]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst/ar.ar_pipe/Q[7]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/loopback0/inst/ap_rst_n_inv. Replicated 44 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/lineHandlerTop/inst/ap_rst_n_inv. Replicated 27 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderEntryTcpTop/inst/ap_rst_n_inv. Replicated 26 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/feedHandlerTop/inst/ap_rst_n_inv. Replicated 24 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderBookDataMoverTop/inst/ap_rst_n_inv. Replicated 18 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/clockTickGeneratorTop/inst/ap_rst_n_inv. Replicated 15 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderBookTop/inst/ap_rst_n_inv. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst/w.w_pipe/Q[32]. Replicated 12 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst/w.w_pipe/Q[33]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst/w.w_pipe/Q[34]. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/SLR1/interconnect_axilite_user/m07_couplers/m07_regslice/inst/w.w_pipe/Q[35]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/pricingEngineTop/inst/ap_rst_n_inv. Replicated 11 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r. Replicated 5 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderBookDataMoverTop/inst/gmem_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r. Replicated 5 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderBookTop/inst/responsePush_U0/tmp_i_reg_310_pp0_iter1_reg. Replicated 5 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderBookTop/inst/responseStreamFIFO_U/mOutPtr_reg_n_0_[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderBookTop/inst/responsePush_U0/regslice_both_dataMoveStreamPack_V_data_V_U/B_V_data_1_sel. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderBookTop/inst/responsePush_U0/tmp_3_reg_358_pp0_iter1_reg. Replicated 6 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/orderBookDataMoverTop/inst/gmem_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 24 nets. Created 510 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 510 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11264.719 ; gain = 0.000 ; free physical = 42302 ; free virtual = 52370
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 11264.719 ; gain = 0.000 ; free physical = 42329 ; free virtual = 52396

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          605  |           2026  |                  2631  |           0  |           1  |  00:00:05  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            2  |             69  |                    52  |           0  |           1  |  00:00:14  |
|  Very High Fanout                                 |          510  |              0  |                    24  |          10  |           1  |  00:00:18  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           4  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         181  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1117  |           2095  |                  2707  |         195  |          12  |  00:00:40  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 1796bbf49

Time (s): cpu = 00:33:05 ; elapsed = 00:18:48 . Memory (MB): peak = 11264.719 ; gain = 2148.102 ; free physical = 42312 ; free virtual = 52380
Phase 2.5 Global Placement Core | Checksum: 1a7ba0533

Time (s): cpu = 00:35:41 ; elapsed = 00:20:58 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42138 ; free virtual = 52206
Phase 2 Global Placement | Checksum: 1a7ba0533

Time (s): cpu = 00:35:42 ; elapsed = 00:20:59 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42409 ; free virtual = 52476

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0d4f61c

Time (s): cpu = 00:36:10 ; elapsed = 00:21:12 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42435 ; free virtual = 52502

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13ca91544

Time (s): cpu = 00:36:52 ; elapsed = 00:21:34 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42385 ; free virtual = 52452

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1ae7a1824

Time (s): cpu = 00:39:54 ; elapsed = 00:23:22 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42095 ; free virtual = 52163

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 15a53173f

Time (s): cpu = 00:40:05 ; elapsed = 00:23:30 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42093 ; free virtual = 52168

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 139aff11d

Time (s): cpu = 00:41:59 ; elapsed = 00:24:50 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 41961 ; free virtual = 52029
Phase 3.3 Small Shape DP | Checksum: 192cf11a1

Time (s): cpu = 00:43:29 ; elapsed = 00:25:23 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42076 ; free virtual = 52144

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 192cf11a1

Time (s): cpu = 00:43:33 ; elapsed = 00:25:27 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42056 ; free virtual = 52124

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1de4bec7e

Time (s): cpu = 00:43:53 ; elapsed = 00:25:46 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42093 ; free virtual = 52162

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1de4bec7e

Time (s): cpu = 00:44:34 ; elapsed = 00:26:27 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42119 ; free virtual = 52187

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: dcd9eea4

Time (s): cpu = 00:47:42 ; elapsed = 00:27:16 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42064 ; free virtual = 52133
Phase 3 Detail Placement | Checksum: dcd9eea4

Time (s): cpu = 00:47:45 ; elapsed = 00:27:19 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42067 ; free virtual = 52136

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d1974969

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.414 | TNS=-45.771 |
Phase 1 Physical Synthesis Initialization | Checksum: 210ff0de5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 11304.738 ; gain = 0.000 ; free physical = 42028 ; free virtual = 52096
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookDataMoverTop/inst/gmem_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookDataMoverTop/inst/gmem_m_axi_U/bus_write/buff_wdata/p_31_in, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookTop/inst/operationProcess_U0/shiftReg_ce, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-32] Processed net level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookDataMoverTop/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookDataMoverTop/inst/regslice_both_responseStreamPack_V_data_V_U/B_V_data_1_payload_A[1023]_i_1_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookDataMoverTop/inst/regslice_both_responseStreamPack_V_data_V_U/B_V_data_1_load_B, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookTop/inst/responsePush_U0/regslice_both_dataMoveStreamPack_V_data_V_U/B_V_data_1_payload_A[1023]_i_1__0_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookTop/inst/responsePush_U0/regslice_both_dataMoveStreamPack_V_data_V_U/B_V_data_1_load_B, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookDataMoverTop/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/orderBookDataMoverTop/inst/grp_operationMove_fu_310/grp_operationMove_fu_310_m_axi_gmem_RREADY, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 14 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 10, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 16a640c2d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 11304.738 ; gain = 0.000 ; free physical = 42010 ; free virtual = 52079
Phase 4.1.1.1 BUFG Insertion | Checksum: 2385f34e0

Time (s): cpu = 00:52:41 ; elapsed = 00:29:14 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42037 ; free virtual = 52106

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 2385f34e0

Time (s): cpu = 00:52:44 ; elapsed = 00:29:17 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42038 ; free virtual = 52107

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.187. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 29b7a5cce

Time (s): cpu = 00:56:12 ; elapsed = 00:32:34 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42034 ; free virtual = 52103

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.187. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 29b7a5cce

Time (s): cpu = 00:56:18 ; elapsed = 00:32:40 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42014 ; free virtual = 52090

Time (s): cpu = 00:56:18 ; elapsed = 00:32:40 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42021 ; free virtual = 52097
Phase 4.1 Post Commit Optimization | Checksum: 29b7a5cce

Time (s): cpu = 00:56:21 ; elapsed = 00:32:43 . Memory (MB): peak = 11304.738 ; gain = 2188.121 ; free physical = 42022 ; free virtual = 52098
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41963 ; free virtual = 52032

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 329acfad5

Time (s): cpu = 00:57:53 ; elapsed = 00:33:38 . Memory (MB): peak = 11437.223 ; gain = 2320.605 ; free physical = 42044 ; free virtual = 52113

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|                8x8|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 329acfad5

Time (s): cpu = 00:58:00 ; elapsed = 00:33:45 . Memory (MB): peak = 11437.223 ; gain = 2320.605 ; free physical = 42048 ; free virtual = 52117
Phase 4.3 Placer Reporting | Checksum: 329acfad5

Time (s): cpu = 00:58:06 ; elapsed = 00:33:51 . Memory (MB): peak = 11437.223 ; gain = 2320.605 ; free physical = 42047 ; free virtual = 52116

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42052 ; free virtual = 52121

Time (s): cpu = 00:58:06 ; elapsed = 00:33:52 . Memory (MB): peak = 11437.223 ; gain = 2320.605 ; free physical = 42052 ; free virtual = 52121
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 313c6b167

Time (s): cpu = 00:58:13 ; elapsed = 00:33:58 . Memory (MB): peak = 11437.223 ; gain = 2320.605 ; free physical = 42053 ; free virtual = 52122
Ending Placer Task | Checksum: 221a92091

Time (s): cpu = 00:58:13 ; elapsed = 00:33:58 . Memory (MB): peak = 11437.223 ; gain = 2320.605 ; free physical = 42126 ; free virtual = 52195
INFO: [Common 17-83] Releasing license: Implementation
281 Infos, 553 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:02:49 ; elapsed = 00:35:54 . Memory (MB): peak = 11437.223 ; gain = 3193.020 ; free physical = 43096 ; free virtual = 53165
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:02:35 ; elapsed = 00:02:35 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 43111 ; free virtual = 53180
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 43115 ; free virtual = 53184
report_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 43113 ; free virtual = 53182
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 229.67s |  WALL: 54.72s
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42950 ; free virtual = 53020

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-1.683 |
Phase 1 Physical Synthesis Initialization | Checksum: 14a21df02

Time (s): cpu = 00:04:28 ; elapsed = 00:03:53 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42527 ; free virtual = 52597
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 1 high priority path group.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-1.683 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14a21df02

Time (s): cpu = 00:04:54 ; elapsed = 00:04:03 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42501 ; free virtual = 52571

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-1.683 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_6_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/jj_fu_452_reg[0].  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/jj_fu_452_reg[0]
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/jj_fu_452_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_91
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/icmp_ln276_reg_2619[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/regcea.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_1__35
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/regcea. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_6_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/jj_fu_452_reg[0].  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/jj_fu_452_reg[0]
INFO: [Physopt 32-572] Net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/jj_fu_452_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/jj_fu_452_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001. Replicated 1 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.154 | TNS=-1.213 |
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001_repN.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_91_replica
INFO: [Physopt 32-81] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-1.016 |
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001_repN_1.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_91_replica_1
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/icmp_ln276_reg_2619[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/regcea. Replicated 3 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/regcea. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.055 | TNS=-0.645 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_1_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_3__17_n_0.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_3__17
INFO: [Physopt 32-710] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/ap_enable_reg_pp0_iter4_reg_6[0]. Critical path length was reduced through logic transformation on cell level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_1__0_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_3__17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.042 | TNS=-0.163 |
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_94_n_0.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_94
INFO: [Physopt 32-710] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/ap_CS_fsm_reg[9]_7[0]. Critical path length was reduced through logic transformation on cell level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_2__2_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.027 | TNS=-0.065 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001_repN.  Re-placed instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_91_replica
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.018 | TNS=-0.037 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_13_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_2__1_n_0.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_2__1
INFO: [Physopt 32-710] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/p_lshr_f19_cast_reg_2675_pp0_iter3_reg_reg[0]_2[0]. Critical path length was reduced through logic transformation on cell level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_1__47_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_2__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.021 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_15_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_75_n_0.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_75
INFO: [Physopt 32-710] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/ap_CS_fsm_reg[9]_10[0]. Critical path length was reduced through logic transformation on cell level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_1__7_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_75_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.014 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/feedHandlerTop/inst/symbolLookup_U0/or_ln268_255_reg_10531.  Re-placed instance level0_i/ulp/feedHandlerTop/inst/symbolLookup_U0/or_ln268_255_reg_10531_reg[0]
INFO: [Physopt 32-735] Processed net level0_i/ulp/feedHandlerTop/inst/symbolLookup_U0/or_ln268_255_reg_10531. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.004 | TNS=-0.007 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_44_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_2_n_0.  Did not re-place instance level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_2
INFO: [Physopt 32-710] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/ap_enable_reg_pp0_iter4_reg_3[0]. Critical path length was reduced through logic transformation on cell level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_1__51_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/grp_uram_datamover_body_64_Pipeline_write_loop_fu_2752/xpm_memory_tdpram_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.002 | TNS=-0.002 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/udp_ip0/inst/igmp_inst/inst/igmp_process_timer_U0/igmpTimerTable_fActive_U/DOUTADOUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/udp_ip0/inst/igmp_inst/inst/igmp_process_timer_U0/igmpTimerTable_groupAddr_U/igmp_process_timer_U0_timer2reportgen_din[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/udp_ip0/inst/igmp_inst/inst/igmp_process_timer_U0/igmpTimerTable_groupAddr_U/ap_sig_allocacmp_igmpTimerState_load[0].  Re-placed instance level0_i/ulp/udp_ip0/inst/igmp_inst/inst/igmp_process_timer_U0/igmpTimerTable_groupAddr_U/igmpTimerState_load_reg_585[0]_i_1
INFO: [Physopt 32-735] Processed net level0_i/ulp/udp_ip0/inst/igmp_inst/inst/igmp_process_timer_U0/igmpTimerTable_groupAddr_U/ap_sig_allocacmp_igmpTimerState_load[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 14a21df02

Time (s): cpu = 00:05:59 ; elapsed = 00:04:32 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42480 ; free virtual = 52550

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 14a21df02

Time (s): cpu = 00:05:59 ; elapsed = 00:04:32 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42480 ; free virtual = 52550
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.31 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42501 ; free virtual = 52571
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42499 ; free virtual = 52569
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.004 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           4  |           1  |  00:00:02  |
|  Critical Path  |          0.191  |          1.683  |            5  |              0  |                    11  |           0  |           2  |  00:00:29  |
|  Total          |          0.191  |          1.683  |            5  |              0  |                    11  |           4  |           3  |  00:00:31  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42521 ; free virtual = 52591
Ending Physical Synthesis Task | Checksum: 257b5cbd7

Time (s): cpu = 00:06:15 ; elapsed = 00:04:48 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42525 ; free virtual = 52595
INFO: [Common 17-83] Releasing license: Implementation
363 Infos, 553 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:10:06 ; elapsed = 00:05:50 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 43025 ; free virtual = 53095
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a4999f8b ConstDB: 0 ShapeSum: c8350321 RouteDB: 16838d97

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42540 ; free virtual = 52619
Phase 1 Build RT Design | Checksum: 13e86ff83

Time (s): cpu = 00:04:43 ; elapsed = 00:01:30 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42556 ; free virtual = 52635
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out does not have complete placer guidance tree.
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out does not have complete placer guidance tree.
Post Restoration Checksum: NetGraph: 9b1e2e9d NumContArr: 59a8ebd4 Constraints: ed99ce79 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41611 ; free virtual = 51691
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out does not have complete placer guidance tree.
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out does not have complete placer guidance tree.
Phase 2.1 Fix Topology Constraints | Checksum: 21d618449

Time (s): cpu = 00:06:13 ; elapsed = 00:03:00 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42187 ; free virtual = 52267

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21d618449

Time (s): cpu = 00:06:22 ; elapsed = 00:03:09 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42187 ; free virtual = 52267

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 13760d33f

Time (s): cpu = 00:07:00 ; elapsed = 00:03:37 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 42174 ; free virtual = 52254

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1739586db

Time (s): cpu = 00:09:33 ; elapsed = 00:04:37 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41823 ; free virtual = 51903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.158 | THS=-94.608|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1ec0a9430

Time (s): cpu = 00:15:20 ; elapsed = 00:06:17 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41791 ; free virtual = 51879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 153a62856

Time (s): cpu = 00:15:46 ; elapsed = 00:06:33 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41792 ; free virtual = 51873
Phase 2 Router Initialization | Checksum: 2064e8421

Time (s): cpu = 00:15:55 ; elapsed = 00:06:42 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41793 ; free virtual = 51874

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348784 %
  Global Horizontal Routing Utilization  = 0.00044835 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 283212
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 249351
  Number of Partially Routed Nets     = 33861
  Number of Node Overlaps             = 5


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2064e8421

Time (s): cpu = 00:16:17 ; elapsed = 00:06:55 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41795 ; free virtual = 51876
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 22d910ec6

Time (s): cpu = 00:18:48 ; elapsed = 00:07:59 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41622 ; free virtual = 51703
CRITICAL WARNING: [Route 35-586] BUFG route-thru used for routing clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out. This indicates a missing BUFG on the net and should be fixed in the pre-route netlist to avoid possible clock routing contention later in the the flow.
Resolution: Run report_route_status -of_objects [ get_nets <net_name> ] on the post-route clock net and search the output for "RouteThru" to identify the BUFG route-thru site to identify the net that requires a BUFG
CRITICAL WARNING: [Route 35-586] BUFG route-thru used for routing clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out. This indicates a missing BUFG on the net and should be fixed in the pre-route netlist to avoid possible clock routing contention later in the the flow.
Resolution: Run report_route_status -of_objects [ get_nets <net_name> ] on the post-route clock net and search the output for "RouteThru" to identify the BUFG route-thru site to identify the net that requires a BUFG

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.40|     8x8|      1.41|     8x8|      0.58|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.30|     4x4|      0.77|     8x8|      0.47|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.63|   16x16|      1.18|   16x16|      0.97|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.53|     8x8|      1.07|     8x8|      0.78|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X33Y247->INT_X40Y262 (CLEM_X33Y247->CLEL_R_X40Y262)
	INT_X32Y248->INT_X39Y255 (LAG_LAG_X31Y248->DSP_X39Y255)
	INT_X32Y255->INT_X39Y262 (LAG_LAG_X31Y255->DSP_X39Y260)
	INT_X32Y254->INT_X39Y261 (LAG_LAG_X31Y254->DSP_X39Y260)
	INT_X32Y253->INT_X39Y260 (LAG_LAG_X31Y253->DSP_X39Y260)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X48Y358->INT_X55Y389 (CLEM_X48Y358->CLEL_R_X55Y389)
	INT_X40Y392->INT_X47Y399 (CLEM_X40Y392->CLEL_R_X47Y399)
	INT_X48Y368->INT_X55Y375 (CLEM_X48Y368->CLEL_R_X55Y375)
	INT_X40Y352->INT_X47Y359 (CLEM_X40Y352->CLEL_R_X47Y359)
	INT_X40Y391->INT_X47Y398 (CLEM_X40Y391->CLEL_R_X47Y398)
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX10DATA[16]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX11DATA[25]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX09DATA[16]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX11DATA[13]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 63233
 Number of Nodes with overlaps = 8240
 Number of Nodes with overlaps = 1906
 Number of Nodes with overlaps = 690
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.745 | TNS=-455.583| WHS=-0.153 | THS=-2.483 |

Phase 4.1 Global Iteration 0 | Checksum: 2be071a68

Time (s): cpu = 00:42:03 ; elapsed = 00:17:36 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41554 ; free virtual = 51636

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.499 | TNS=-278.192| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e5faa7d1

Time (s): cpu = 00:45:38 ; elapsed = 00:19:54 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41463 ; free virtual = 51545

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.406 | TNS=-194.697| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1eb1c7c33

Time (s): cpu = 00:49:41 ; elapsed = 00:22:57 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41550 ; free virtual = 51633

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.389 | TNS=-140.269| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2575fee4c

Time (s): cpu = 00:51:47 ; elapsed = 00:24:25 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41552 ; free virtual = 51634
Phase 4 Rip-up And Reroute | Checksum: 2575fee4c

Time (s): cpu = 00:51:56 ; elapsed = 00:24:33 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41554 ; free virtual = 51636

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2abe1740c

Time (s): cpu = 00:54:17 ; elapsed = 00:25:22 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41487 ; free virtual = 51569
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.389 | TNS=-140.269| WHS=0.009  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1da3d21a7

Time (s): cpu = 00:56:12 ; elapsed = 00:25:57 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41465 ; free virtual = 51547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.341 | TNS=-121.451| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19e2a3368

Time (s): cpu = 00:56:45 ; elapsed = 00:26:11 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41510 ; free virtual = 51592

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19e2a3368

Time (s): cpu = 00:56:54 ; elapsed = 00:26:20 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41510 ; free virtual = 51592
Phase 5 Delay and Skew Optimization | Checksum: 19e2a3368

Time (s): cpu = 00:57:03 ; elapsed = 00:26:29 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41509 ; free virtual = 51591

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12aa956b2

Time (s): cpu = 00:58:43 ; elapsed = 00:27:07 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41503 ; free virtual = 51586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.301 | TNS=-114.464| WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14efdeff3

Time (s): cpu = 00:59:03 ; elapsed = 00:27:19 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41503 ; free virtual = 51585
Phase 6 Post Hold Fix | Checksum: 14efdeff3

Time (s): cpu = 00:59:12 ; elapsed = 00:27:27 . Memory (MB): peak = 11437.223 ; gain = 0.000 ; free physical = 41503 ; free virtual = 51585

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 283dd43d6

Time (s): cpu = 01:06:52 ; elapsed = 00:30:16 . Memory (MB): peak = 13070.512 ; gain = 1633.289 ; free physical = 39983 ; free virtual = 50066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.195 | TNS=-110.209| WHS=-0.015 | THS=-0.041 |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 19ba6d9b5

Time (s): cpu = 01:08:46 ; elapsed = 00:30:51 . Memory (MB): peak = 13070.512 ; gain = 1633.289 ; free physical = 39967 ; free virtual = 50050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.195 | TNS=-105.011| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 1abace13b

Time (s): cpu = 01:09:18 ; elapsed = 00:31:05 . Memory (MB): peak = 13070.512 ; gain = 1633.289 ; free physical = 40028 ; free virtual = 50111

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 25a1a446e

Time (s): cpu = 01:10:57 ; elapsed = 00:31:43 . Memory (MB): peak = 13070.512 ; gain = 1633.289 ; free physical = 40032 ; free virtual = 50115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.195 | TNS=-101.809| WHS=-0.015 | THS=-0.041 |

Phase 7.2 Hold Fix Iter | Checksum: 226c713d0

Time (s): cpu = 01:11:40 ; elapsed = 00:32:16 . Memory (MB): peak = 13070.512 ; gain = 1633.289 ; free physical = 40029 ; free virtual = 50112
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2333961ec

Time (s): cpu = 01:15:24 ; elapsed = 00:33:29 . Memory (MB): peak = 13070.512 ; gain = 1633.289 ; free physical = 41255 ; free virtual = 51338

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.27896 %
  Global Horizontal Routing Utilization  = 7.03853 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 89.6714%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X50Y389 -> INT_X50Y389
   INT_X55Y382 -> INT_X55Y382
South Dir 1x1 Area, Max Cong = 84.3602%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.3462%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X40Y353 -> INT_X40Y353
   INT_X37Y261 -> INT_X37Y261
   INT_X35Y257 -> INT_X35Y257
   INT_X38Y257 -> INT_X38Y257
   INT_X33Y256 -> INT_X33Y256
West Dir 1x1 Area, Max Cong = 85.5769%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X58Y377 -> INT_X58Y377

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.5625
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 2cb0bb6d3

Time (s): cpu = 01:15:47 ; elapsed = 00:33:42 . Memory (MB): peak = 13070.512 ; gain = 1633.289 ; free physical = 41242 ; free virtual = 51325

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2cb0bb6d3

Time (s): cpu = 01:15:56 ; elapsed = 00:33:50 . Memory (MB): peak = 13070.512 ; gain = 1633.289 ; free physical = 41237 ; free virtual = 51320

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2cb0bb6d3

Time (s): cpu = 01:16:45 ; elapsed = 00:34:27 . Memory (MB): peak = 13078.512 ; gain = 1641.289 ; free physical = 41235 ; free virtual = 51318
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.11|     8x8|      1.37|     4x4|      0.03|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.03|     4x4|      0.50|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.23|     4x4|      0.84|     2x2|      0.06|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.23|     8x8|      1.03|     8x8|      0.10|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.69|     8x8|      1.49|     8x8|      1.12|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.58|     4x4|      1.04|     8x8|      0.94|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      1.03|   16x16|      1.51|   16x16|      1.88|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.84|     4x4|      1.11|     8x8|      1.46|
|___________|________|__________|________|__________|________|__________|



Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.195 | TNS=-101.809| WHS=0.006  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 2cb0bb6d3

Time (s): cpu = 01:17:47 ; elapsed = 00:34:45 . Memory (MB): peak = 13078.512 ; gain = 1641.289 ; free physical = 41364 ; free virtual = 51447
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 5.79981e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.181 | TNS=-90.217 | WHS=0.006 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 2cb0bb6d3

Time (s): cpu = 01:23:05 ; elapsed = 00:36:24 . Memory (MB): peak = 13078.512 ; gain = 1641.289 ; free physical = 41042 ; free virtual = 51125
INFO: [Physopt 32-801] Found 1 high priority path group.

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.181 | TNS=-90.217 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.180. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/rxEng2timer_clearRetransmitTimer_U/U_toe_fifo_w32_d2_S_ram/SRL_SIG_reg[1]_1[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.176. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/raddr[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.171. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/txEng2timer_setRetransmitTimer_U/txEng2timer_setRetransmitTimer_empty_n.
INFO: [Physopt 32-952] Improved path group WNS = -0.168. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[93].
INFO: [Physopt 32-952] Improved path group WNS = -0.167. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/txEng2timer_setRetransmitTimer_U/U_toe_fifo_w64_d2_S_ram/SRL_SIG_reg[0]_0[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.166. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/rxEng2rxApp_notification_U/mOutPtr[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.165. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/txSar2rxEng_upd_rsp_U/mOutPtr_reg[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.164. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/conEstablishedFifo_U/U_toe_fifo_w24_d4_S_ram/out[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.164. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/rxEng_fsmDropFifo_U/mOutPtr[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.161. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/mac_ip_encode_inst/mac_ip_encode_i/hdr_sum_low_reg_reg_n_0_[17].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.161 | TNS=-87.858 | WHS=0.006 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 1a2fa5e92

Time (s): cpu = 01:24:33 ; elapsed = 00:37:00 . Memory (MB): peak = 13078.512 ; gain = 1641.289 ; free physical = 41036 ; free virtual = 51120
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 13078.512 ; gain = 0.000 ; free physical = 41031 ; free virtual = 51115
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.161 | TNS=-87.858 | WHS=0.006 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 29470d6ea

Time (s): cpu = 01:24:52 ; elapsed = 00:37:17 . Memory (MB): peak = 13078.512 ; gain = 1641.289 ; free physical = 41097 ; free virtual = 51181
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:26:21 ; elapsed = 00:38:17 . Memory (MB): peak = 13078.512 ; gain = 1641.289 ; free physical = 41698 ; free virtual = 51782
INFO: [Common 17-83] Releasing license: Implementation
403 Infos, 555 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:30:04 ; elapsed = 00:39:56 . Memory (MB): peak = 13078.512 ; gain = 1641.289 ; free physical = 41699 ; free virtual = 51783
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:03:45 ; elapsed = 00:03:46 . Memory (MB): peak = 13078.512 ; gain = 0.000 ; free physical = 41706 ; free virtual = 51790
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 13078.512 ; gain = 0.000 ; free physical = 41700 ; free virtual = 51784
report_utilization: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 13078.512 ; gain = 0.000 ; free physical = 41698 ; free virtual = 51782
get_cells: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 13078.512 ; gain = 0.000 ; free physical = 41680 ; free virtual = 51764
WARNING: Unable to find metadata file: /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/int/debug_ip_layout.rtd
Command: report_power
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Thu Jul 29 19:31:35 2021
| Host             : edci-pmem-worker-2 running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu50-fsvh2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 20.443       |
|   FPGA Power (W)         | 19.446       |
|   HBM Power (W)          | 0.996        |
| Design Power Budget (W)  | 63.000       |
| Power Budget Margin (W)  | 42.557 (MET) |
| Dynamic (W)              | 15.083       |
| Device Static (W)        | 5.360        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 84.7         |
| Junction Temperature (C) | 70.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     2.314 |       70 |       --- |             --- |
| CLB Logic                |     1.892 |   584857 |       --- |             --- |
|   LUT as Logic           |     1.144 |   189692 |    870016 |           21.80 |
|   LUT as Distributed RAM |     0.457 |     9315 |    402016 |            2.32 |
|   Register               |     0.153 |   300042 |   1743360 |           17.21 |
|   LUT as Shift Register  |     0.116 |     6810 |    402016 |            1.69 |
|   CARRY8                 |     0.022 |     4505 |    108752 |            4.14 |
|   Others                 |    <0.001 |    10365 |       --- |             --- |
|   BUFG                   |    <0.001 |        3 |        64 |            4.69 |
|   F7/F8 Muxes            |     0.000 |     6809 |    870016 |            0.78 |
| Signals                  |     2.826 |   459242 |       --- |             --- |
| Block RAM                |     1.745 |    341.5 |      1344 |           25.41 |
| URAM                     |     0.524 |       65 |       640 |           10.16 |
| HBM                      |     1.183 |        1 |         2 |           50.00 |
| MMCM                     |    <0.001 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     0.008 |       12 |      5940 |            0.20 |
| I/O                      |     0.012 |       10 |       416 |            2.40 |
| GTY                      |     3.981 |       20 |        20 |          100.00 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |     5.360 |          |           |                 |
|   HBM Static             |     0.413 |          |           |                 |
|   Device Static          |     4.947 |          |           |                 |
| Total                    |    20.438 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Vccint     |       0.850 |    16.136 |      12.302 |      3.833 |       NA    |      42.000 | 25.864 (MET) |
| Vccint_io  |       0.850 |     0.998 |       0.427 |      0.571 |       NA    |       7.380 | 6.382 (MET)  |
| Vccbram    |       0.850 |     0.312 |       0.204 |      0.108 |       NA    |       1.620 | 1.308 (MET)  |
| Vccaux     |       1.800 |     0.560 |       0.077 |      0.483 |       NA    |       1.190 | 0.630 (MET)  |
| Vccaux_io  |       1.800 |     0.030 |       0.006 |      0.024 |       NA    |       0.056 | 0.026 (MET)  |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.014 | 0.014 (MET)  |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    |       0.020 | 0.004 (MET)  |
| VCC_IO_HBM |       1.200 |     0.412 |       0.277 |      0.135 |       NA    |       3.840 | 3.428 (MET)  |
| VCC_HBM    |       1.200 |     0.456 |       0.297 |      0.159 |       NA    |       4.160 | 3.704 (MET)  |
| VCCAUX_HBM |       2.500 |     0.030 |       0.006 |      0.024 |       NA    |       0.200 | 0.170 (MET)  |
| MGTYAVcc   |       0.900 |     0.652 |       0.523 |      0.130 |       NA    |       1.400 | 0.748 (MET)  |
| MGTYAVtt   |       1.200 |     2.170 |       2.130 |      0.039 |       NA    |       3.600 | 1.430 (MET)  |
| MGTYVccaux |       1.800 |     0.120 |       0.117 |      0.004 |       NA    |       0.144 | 0.024 (MET)  |
+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                             |             3.1 |
| clk_out1_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                         |            10.0 |
| clk_out2_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                         |            20.0 |
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |             4.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                           |             2.2 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                        | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                          |            10.0 |
| io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                      | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| io_clk_qsfp_refclka_00_clk_p                                                                                                                                                                                                                                                                                                                                                                             | io_clk_qsfp_refclka_00_clk_p                                                                                                                                                                                                                                                                                                                                                              |             6.2 |
| level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                                                                     |            50.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                |           160.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                               |           100.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                     |           160.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |          1000.0 |
| level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                         |           160.0 |
| level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                 | level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                        |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |             8.0 |
| qpll0clk_in[0]                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_common_wrapper/xxv_ethernet_x4_0_gt_gtye4_common_wrapper_i/common_inst/qpll0clk_in[0]                                                                                                                                                                                                                                        |             0.2 |
| qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0refclk_in[0]                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_common_wrapper/xxv_ethernet_x4_0_gt_gtye4_common_wrapper_i/common_inst/qpll0refclk_in[0]                                                                                                                                                                                                                                     |             6.2 |
| qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| rxoutclk_out[0]_4                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                                                              |             3.1 |
| rxoutclk_out[0]_5                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                                                          |             3.1 |
| rxoutclk_out[0]_6                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                                                          |             3.1 |
| rxoutclk_out[0]_7                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                                                          |             3.1 |
| txoutclk_out[0]_4                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                                                              |             3.1 |
| txoutclk_out[0]_5                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                                                          |             3.1 |
| txoutclk_out[0]_6                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                                                          |             3.1 |
| txoutclk_out[0]_7                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                                                          |             3.1 |
| txoutclkpcs_out[0]_4                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                                                                                                                           |             3.1 |
| txoutclkpcs_out[0]_5                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_1/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                                                                                                                       |             3.1 |
| txoutclkpcs_out[0]_6                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_2/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                                                                                                                       |             3.1 |
| txoutclkpcs_out[0]_7                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_gt_3/inst/gen_gtwizard_gtye4_top.xxv_ethernet_x4_0_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                                                                                                                       |             3.1 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| level0_wrapper              |    15.078 |
|   level0_i                  |    15.077 |
|     blp                     |     6.482 |
|       blp_i                 |     6.482 |
|     ii_level0_pipe          |     0.067 |
|       inst                  |     0.067 |
|     ulp                     |     8.527 |
|       SLR0                  |     0.001 |
|       SLR1                  |     0.056 |
|       clockTickGeneratorTop |     0.012 |
|       eth0                  |     1.844 |
|       feedHandlerTop        |     0.214 |
|       hmss_0                |     2.164 |
|       lineHandlerTop        |     0.079 |
|       loopback0             |     0.004 |
|       orderBookDataMoverTop |     0.842 |
|       orderBookTop          |     0.126 |
|       orderEntryTcpTop      |     0.178 |
|       pricingEngineTop      |     0.055 |
|       tcp_ip0               |     2.237 |
|       udp_ip0               |     0.297 |
|       udp_ip1               |     0.294 |
|       ulp_ucs               |     0.119 |
|       user_debug_bridge     |     0.001 |
+-----------------------------+-----------+


404 Infos, 557 Warnings, 20 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:20 ; elapsed = 00:01:07 . Memory (MB): peak = 13102.523 ; gain = 24.012 ; free physical = 41402 ; free virtual = 51487
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 13102.523 ; gain = 0.000 ; free physical = 40106 ; free virtual = 51062
INFO: [Common 17-1381] The checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:04 ; elapsed = 00:01:55 . Memory (MB): peak = 13102.523 ; gain = 0.000 ; free physical = 41013 ; free virtual = 51340
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 13102.523 ; gain = 0.000 ; free physical = 40819 ; free virtual = 51177
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.07s |  WALL: 2.07s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 13102.523 ; gain = 0.000 ; free physical = 40834 ; free virtual = 51193

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.161 | TNS=-87.858 | WHS=0.006 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2d27f6b7f

Time (s): cpu = 00:03:42 ; elapsed = 00:02:36 . Memory (MB): peak = 13102.523 ; gain = 0.000 ; free physical = 40206 ; free virtual = 50565
INFO: [Physopt 32-801] Found 1 high priority path group.

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.161 | TNS=-87.858 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip1/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst/axisc_register_slice_0/Q[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[36].
INFO: [Physopt 32-952] Improved path group WNS = -0.157. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/rxEng2stateTable_upd_req_U/mOutPtr_reg_n_0_[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/hdr_sum_low_reg_reg_n_0_[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/eth_type[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/hdr_sum_low_reg[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/rx_ip_handler_reg_slice_i/hdr_sum_low_reg_reg[6][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/rx_ip_handler_reg_slice_i/hdr_sum_low_reg1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/rx_ip_handler_reg_slice_i/dst_addr_vld_1_i_4_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.157. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/rx_ip_handler_reg_slice_i/dst_addr_vld_1_i_10_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.157. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/rxEng2timer_setCloseTimer_U/U_toe_fifo_w16_d2_S_x_ram/SRL_SIG_reg[1]_1[11].
INFO: [Physopt 32-952] Improved path group WNS = -0.156. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/arp_server_inst/inst/arp_pkg_receiver_U0/requestCounter_1_reg[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/rxEng2stateTable_upd_req_U/U_toe_fifo_w96_d2_S_x_ram/SRL_SIG_reg[0]_0[59].
INFO: [Physopt 32-952] Improved path group WNS = -0.155. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/rxTcpFSM_U0/p_b535_i_reg_448_pp0_iter1_reg_reg_n_0_[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.153. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_23_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.148. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/lineHandlerTop/inst/portFilter5_U0/trunc_ln217_3_reg_1463[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.147. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/arp_server_inst/inst/arp_pkg_receiver_U0/requestCounter_1_reg[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.147. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_25_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/douta[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.146. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_25_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/douta[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.145. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_26_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.145. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_48_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.145. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_22_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.144. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_30_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.144. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_9_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[93].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/ml_curEvent_type_load_reg_2065_pp0_iter1_reg[21].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/ml_FsmState_V_reg[0]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/ap_block_pp0_stage0_subdone.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/tcpOutSegs_preg[31]_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/and_ln343_reg_2240_reg[0]_0[39].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/mem_reg_0_31_112_125_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/mem_reg_0_31_112_125_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/pop.
INFO: [Physopt 32-663] Processed net level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[93].  Re-placed instance level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/dout_reg[106]
INFO: [Physopt 32-952] Improved path group WNS = -0.144. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[93].
INFO: [Physopt 32-663] Processed net level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[95].  Re-placed instance level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/dout_reg[108]
INFO: [Physopt 32-952] Improved path group WNS = -0.144. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[95].
INFO: [Physopt 32-663] Processed net level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[97].  Re-placed instance level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/dout_reg[110]
INFO: [Physopt 32-952] Improved path group WNS = -0.144. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/U_toe_fifo_w224_d16_A_ram/Q[97].
INFO: [Physopt 32-952] Improved path group WNS = -0.144. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_24_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.143. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/lineHandlerTop/inst/portFilter6_U0/trunc_ln217_1_reg_1475[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.143. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip1/inst/igmp_inst/inst/igmp_process_timer_U0/igmpTimerTable_fActive_U/DOUTADOUT[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/binaryPacketHandler_U0/inputStreamAlign_fifo_U/U_feedHandlerTop_fifo_w128_d1024_A_ram/dout[68].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/binaryPacketHandler_U0/receivedBytes_V_reg[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/binaryPacketHandler_U0/inputStreamAlign_fifo_U/U_feedHandlerTop_fifo_w128_d1024_A_ram/mem_reg_bram_1_i_48_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/binaryPacketHandler_U0/inputStreamAlign_fifo_U/U_feedHandlerTop_fifo_w128_d1024_A_ram/mem_reg_bram_1_i_130_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.139. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/binaryPacketHandler_U0/inputStreamAlign_fifo_U/U_feedHandlerTop_fifo_w128_d1024_A_ram/msgSize_V_reg[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.139. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_61_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.138. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/udp_top_i/udp_rx_i/rx_meta_reg_slice/inst/axisc_register_slice_0/Q[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/hdr_sum_low_reg_reg_n_0_[9].
INFO: [Physopt 32-663] Processed net level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/eth_type[1].  Re-placed instance level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/eth_type_reg[1]
INFO: [Physopt 32-952] Improved path group WNS = -0.137. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/udp_ip0/inst/udp_stack_i/rx_ip_handler_i/eth_type[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.136. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_1_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-952] Improved path group WNS = -0.135. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/lineHandlerTop/inst/portFilter6_U0/trunc_ln217_1_reg_1475[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.134. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_25_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/douta[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.134. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/raddr[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.133. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/symbolLookup_U0/select_ln268_54_reg_10584[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.133. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ackDelay2txEng_event_U/raddr[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.132. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/ack_delay_U0/ack_table_V_U/ack_table_V_q0[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.129. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/lineHandlerTop/inst/lineArbitrator_U0/resetTimerCounter_V_reg_n_0_[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.128. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_25_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/doutb[65].
INFO: [Physopt 32-952] Improved path group WNS = -0.128. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/tx_buffer_inst/inst/grp_uram_datamover_body_64_s_fu_216/mem_buf_blocks_V_47_0_U/uram_datamover_uram_datamover_body_64_s_mem_buf_blocks_V_0_0_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg[64].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/binaryPacketHandler_U0/inputStreamAlign_fifo_U/U_feedHandlerTop_fifo_w128_d1024_A_ram/mem_reg_bram_1_i_78_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/binaryPacketHandler_U0/inputStreamAlign_fifo_U/U_feedHandlerTop_fifo_w128_d1024_A_ram/mem_reg_bram_1_i_52_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.127. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/feedHandlerTop/inst/binaryPacketHandler_U0/inputStreamAlign_fifo_U/U_feedHandlerTop_fifo_w128_d1024_A_ram/mem_reg_bram_1_i_42_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/txEng2timer_setRetransmitTimer_U/txEng2timer_setRetransmitTimer_empty_n.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/ml_curEvent_type_load_reg_2065_pp0_iter1_reg[21].
INFO: [Physopt 32-710] Processed net level0_i/ulp/tcp_ip0/inst/toe_inst/inst/txEng2timer_setRetransmitTimer_U/internal_empty_n_i_1__23_n_0. Critical path length was reduced through logic transformation on cell level0_i/ulp/tcp_ip0/inst/toe_inst/inst/txEng2timer_setRetransmitTimer_U/internal_empty_n_i_1__23_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.127. Path group: clk_kernel_unbuffered. Processed net: level0_i/ulp/tcp_ip0/inst/toe_inst/inst/tx_engine_64_U0/metaLoader_U0/internal_full_n_reg_1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.127 | TNS=-63.397 | WHS=0.003 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 2d27f6b7f

Time (s): cpu = 00:18:38 ; elapsed = 00:15:06 . Memory (MB): peak = 14360.512 ; gain = 1257.988 ; free physical = 40157 ; free virtual = 50517
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 14360.512 ; gain = 0.000 ; free physical = 40149 ; free virtual = 50508
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.127 | TNS=-63.397 | WHS=0.003 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.034  |         24.460  |            0  |              0  |                    39  |           0  |           1  |  00:12:28  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 14360.512 ; gain = 0.000 ; free physical = 40148 ; free virtual = 50507
Ending Physical Synthesis Task | Checksum: 2ecbe1470

Time (s): cpu = 00:19:00 ; elapsed = 00:15:25 . Memory (MB): peak = 14360.512 ; gain = 1257.988 ; free physical = 40140 ; free virtual = 50499
INFO: [Common 17-83] Releasing license: Implementation
492 Infos, 559 Warnings, 20 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:19:33 ; elapsed = 00:15:57 . Memory (MB): peak = 14360.512 ; gain = 1257.988 ; free physical = 41420 ; free virtual = 51780
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_post_route_phys_opt_post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 14360.512 ; gain = 0.000 ; free physical = 40316 ; free virtual = 51544
report_design_analysis: Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 14360.512 ; gain = 0.000 ; free physical = 40288 ; free virtual = 51584
INFO: [Common 17-1381] The checkpoint '/home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:03 ; elapsed = 00:02:23 . Memory (MB): peak = 14360.512 ; gain = 0.000 ; free physical = 41117 ; free virtual = 51716
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_postroute_physopted.rpt -pb hw_bb_locked_timing_summary_postroute_physopted.pb -rpx hw_bb_locked_timing_summary_postroute_physopted.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:48 ; elapsed = 00:00:30 . Memory (MB): peak = 14360.512 ; gain = 0.000 ; free physical = 41294 ; free virtual = 51925
Finished optional post-route physical design optimization.
source /home/edci/AAT_21_1_2021Q2/Accelerated_Algorithmic_Trading/build/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'clk_kernel2_in':
   clock pin path     : level0_i/ulp/clk_kernel2_in
   original frequency : 500.0 MHz
kernel clock 'clk_kernel_in':
   clock pin path     : level0_i/ulp/clk_kernel_in
   original frequency : 320.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

INFO: [OCL_UTIL] clock is 'clk_kernel2_unbuffered' for pin 'level0_i/ulp/clk_kernel2_in'
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
INFO: [OCL_UTIL] clock is 'clk_kernel_unbuffered' for pin 'level0_i/ulp/clk_kernel_in'
Auto-frequency scaling completed
kernel clock 'clk_kernel2_in':
   original frequency : 500.0 MHz
   scaled frequency   : 794.2 MHz
INFO: The maximum frequency supported by the runtime is 650 MHz, which this design achieved. The compiler will not select a frequency value higher than the runtime maximum.
WARNING: The auto scaled frequency '650 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 14360.512 ; gain = 0.000 ; free physical = 41299 ; free virtual = 51930
kernel clock 'clk_kernel_in':
   original frequency : 320.0 MHz
   scaled frequency   : 307.5 MHz
WARNING: One or more timing paths failed timing targeting 320 MHz for kernel clock 'clk_kernel_in'. The frequency is being automatically changed to 307.5 MHz to enable proper functionality
WARNING: [Vivado 12-508] No pins matched 'clk_kernel_in'.
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 458.2 MHz
WARNING: The auto scaled frequency '458.2 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-83] Releasing license: Implementation
499 Infos, 564 Warnings, 21 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: This design contains one or more cells for which bitstream generation is not permitted:
level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_top_3/i_HSEC_CORES (<encrypted cellview>)
level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_top_2/i_HSEC_CORES (<encrypted cellview>)
level0_i/ulp/eth0/inst/i_ethernet_0/inst/i_xxv_ethernet_x4_0_top_1/i_HSEC_CORES (<encrypted cellview>)
If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 29 19:53:12 2021...
