
Project3_dacing_pupprt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a14  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002b9c  08002b9c  00012b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bdc  08002bdc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002bdc  08002bdc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bdc  08002bdc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bdc  08002bdc  00012bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002be0  08002be0  00012be0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002be4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  08002bf0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08002bf0  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b14f  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000177a  00000000  00000000  0002b18b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b10  00000000  00000000  0002c908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a58  00000000  00000000  0002d418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000254a5  00000000  00000000  0002de70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b57a  00000000  00000000  00053315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea3f5  00000000  00000000  0005e88f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00148c84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dd0  00000000  00000000  00148cd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002b84 	.word	0x08002b84

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002b84 	.word	0x08002b84

080001c8 <TIM3_IRQHandler>:
				End
} state_type;

state_type state;

void TIM3_IRQHandler(void) {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0

	TIM4->SR &= ~(TIM_SR_CC1IF);
 80001cc:	4b4c      	ldr	r3, [pc, #304]	; (8000300 <TIM3_IRQHandler+0x138>)
 80001ce:	691b      	ldr	r3, [r3, #16]
 80001d0:	4a4b      	ldr	r2, [pc, #300]	; (8000300 <TIM3_IRQHandler+0x138>)
 80001d2:	f023 0302 	bic.w	r3, r3, #2
 80001d6:	6113      	str	r3, [r2, #16]




   switch(step){
 80001d8:	4b4a      	ldr	r3, [pc, #296]	; (8000304 <TIM3_IRQHandler+0x13c>)
 80001da:	881b      	ldrh	r3, [r3, #0]
 80001dc:	2b09      	cmp	r3, #9
 80001de:	f200 8083 	bhi.w	80002e8 <TIM3_IRQHandler+0x120>
 80001e2:	a201      	add	r2, pc, #4	; (adr r2, 80001e8 <TIM3_IRQHandler+0x20>)
 80001e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001e8:	08000211 	.word	0x08000211
 80001ec:	080002e9 	.word	0x080002e9
 80001f0:	08000229 	.word	0x08000229
 80001f4:	08000241 	.word	0x08000241
 80001f8:	08000259 	.word	0x08000259
 80001fc:	08000271 	.word	0x08000271
 8000200:	08000289 	.word	0x08000289
 8000204:	080002a1 	.word	0x080002a1
 8000208:	080002b9 	.word	0x080002b9
 800020c:	080002d1 	.word	0x080002d1
     	case(0):
		        state = Wave;
 8000210:	4b3d      	ldr	r3, [pc, #244]	; (8000308 <TIM3_IRQHandler+0x140>)
 8000212:	2200      	movs	r2, #0
 8000214:	701a      	strb	r2, [r3, #0]
     	        TIM4->CCR2 +=  (freq);              //set channel one compare value
 8000216:	4b3a      	ldr	r3, [pc, #232]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800021a:	4a3c      	ldr	r2, [pc, #240]	; (800030c <TIM3_IRQHandler+0x144>)
 800021c:	8812      	ldrh	r2, [r2, #0]
 800021e:	4611      	mov	r1, r2
 8000220:	4a37      	ldr	r2, [pc, #220]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000222:	440b      	add	r3, r1
 8000224:	6393      	str	r3, [r2, #56]	; 0x38
     	 	 	break;
 8000226:	e05f      	b.n	80002e8 <TIM3_IRQHandler+0x120>
     	case(2):
     			state = Right_Robot;
 8000228:	4b37      	ldr	r3, [pc, #220]	; (8000308 <TIM3_IRQHandler+0x140>)
 800022a:	2201      	movs	r2, #1
 800022c:	701a      	strb	r2, [r3, #0]
     	     	TIM4->CCR2 +=  (freq);              //set channel one compare value
 800022e:	4b34      	ldr	r3, [pc, #208]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000232:	4a36      	ldr	r2, [pc, #216]	; (800030c <TIM3_IRQHandler+0x144>)
 8000234:	8812      	ldrh	r2, [r2, #0]
 8000236:	4611      	mov	r1, r2
 8000238:	4a31      	ldr	r2, [pc, #196]	; (8000300 <TIM3_IRQHandler+0x138>)
 800023a:	440b      	add	r3, r1
 800023c:	6393      	str	r3, [r2, #56]	; 0x38
     	     	break;
 800023e:	e053      	b.n	80002e8 <TIM3_IRQHandler+0x120>
     	case(3):
     			  state = Left_Robot;
 8000240:	4b31      	ldr	r3, [pc, #196]	; (8000308 <TIM3_IRQHandler+0x140>)
 8000242:	2202      	movs	r2, #2
 8000244:	701a      	strb	r2, [r3, #0]
     	     	  TIM4->CCR2 +=  (freq);              //set channel one compare value
 8000246:	4b2e      	ldr	r3, [pc, #184]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800024a:	4a30      	ldr	r2, [pc, #192]	; (800030c <TIM3_IRQHandler+0x144>)
 800024c:	8812      	ldrh	r2, [r2, #0]
 800024e:	4611      	mov	r1, r2
 8000250:	4a2b      	ldr	r2, [pc, #172]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000252:	440b      	add	r3, r1
 8000254:	6393      	str	r3, [r2, #56]	; 0x38
     	     	  break;
 8000256:	e047      	b.n	80002e8 <TIM3_IRQHandler+0x120>
     	case(4):
     	          state = Right_Robot;
 8000258:	4b2b      	ldr	r3, [pc, #172]	; (8000308 <TIM3_IRQHandler+0x140>)
 800025a:	2201      	movs	r2, #1
 800025c:	701a      	strb	r2, [r3, #0]
     	          TIM4->CCR2 +=  (freq);              //set channel one compare value
 800025e:	4b28      	ldr	r3, [pc, #160]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000262:	4a2a      	ldr	r2, [pc, #168]	; (800030c <TIM3_IRQHandler+0x144>)
 8000264:	8812      	ldrh	r2, [r2, #0]
 8000266:	4611      	mov	r1, r2
 8000268:	4a25      	ldr	r2, [pc, #148]	; (8000300 <TIM3_IRQHandler+0x138>)
 800026a:	440b      	add	r3, r1
 800026c:	6393      	str	r3, [r2, #56]	; 0x38
     	     	   break;
 800026e:	e03b      	b.n	80002e8 <TIM3_IRQHandler+0x120>
     	case(5):
     			  state = Left_Robot;
 8000270:	4b25      	ldr	r3, [pc, #148]	; (8000308 <TIM3_IRQHandler+0x140>)
 8000272:	2202      	movs	r2, #2
 8000274:	701a      	strb	r2, [r3, #0]
     	     	  TIM4->CCR2 +=  (freq);              //set channel one compare value
 8000276:	4b22      	ldr	r3, [pc, #136]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800027a:	4a24      	ldr	r2, [pc, #144]	; (800030c <TIM3_IRQHandler+0x144>)
 800027c:	8812      	ldrh	r2, [r2, #0]
 800027e:	4611      	mov	r1, r2
 8000280:	4a1f      	ldr	r2, [pc, #124]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000282:	440b      	add	r3, r1
 8000284:	6393      	str	r3, [r2, #56]	; 0x38
     	     	  break;
 8000286:	e02f      	b.n	80002e8 <TIM3_IRQHandler+0x120>
     	case(6):
     			  state = Monkey;
 8000288:	4b1f      	ldr	r3, [pc, #124]	; (8000308 <TIM3_IRQHandler+0x140>)
 800028a:	2203      	movs	r2, #3
 800028c:	701a      	strb	r2, [r3, #0]
     	     	  TIM4->CCR2 +=  (freq);              //set channel one compare value
 800028e:	4b1c      	ldr	r3, [pc, #112]	; (8000300 <TIM3_IRQHandler+0x138>)
 8000290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000292:	4a1e      	ldr	r2, [pc, #120]	; (800030c <TIM3_IRQHandler+0x144>)
 8000294:	8812      	ldrh	r2, [r2, #0]
 8000296:	4611      	mov	r1, r2
 8000298:	4a19      	ldr	r2, [pc, #100]	; (8000300 <TIM3_IRQHandler+0x138>)
 800029a:	440b      	add	r3, r1
 800029c:	6393      	str	r3, [r2, #56]	; 0x38
     	     	  break;
 800029e:	e023      	b.n	80002e8 <TIM3_IRQHandler+0x120>
     	case(7):
     			  state = Shimmy;
 80002a0:	4b19      	ldr	r3, [pc, #100]	; (8000308 <TIM3_IRQHandler+0x140>)
 80002a2:	2204      	movs	r2, #4
 80002a4:	701a      	strb	r2, [r3, #0]
     	     	  TIM4->CCR2 +=  (freq);              //set channel one compare value
 80002a6:	4b16      	ldr	r3, [pc, #88]	; (8000300 <TIM3_IRQHandler+0x138>)
 80002a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80002aa:	4a18      	ldr	r2, [pc, #96]	; (800030c <TIM3_IRQHandler+0x144>)
 80002ac:	8812      	ldrh	r2, [r2, #0]
 80002ae:	4611      	mov	r1, r2
 80002b0:	4a13      	ldr	r2, [pc, #76]	; (8000300 <TIM3_IRQHandler+0x138>)
 80002b2:	440b      	add	r3, r1
 80002b4:	6393      	str	r3, [r2, #56]	; 0x38
     	     	  break;
 80002b6:	e017      	b.n	80002e8 <TIM3_IRQHandler+0x120>
     	case(8):
     	          state = Eyes_Flash;
 80002b8:	4b13      	ldr	r3, [pc, #76]	; (8000308 <TIM3_IRQHandler+0x140>)
 80002ba:	2205      	movs	r2, #5
 80002bc:	701a      	strb	r2, [r3, #0]
     	     	  TIM4->CCR2 +=  (freq);              //set channel one compare value
 80002be:	4b10      	ldr	r3, [pc, #64]	; (8000300 <TIM3_IRQHandler+0x138>)
 80002c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80002c2:	4a12      	ldr	r2, [pc, #72]	; (800030c <TIM3_IRQHandler+0x144>)
 80002c4:	8812      	ldrh	r2, [r2, #0]
 80002c6:	4611      	mov	r1, r2
 80002c8:	4a0d      	ldr	r2, [pc, #52]	; (8000300 <TIM3_IRQHandler+0x138>)
 80002ca:	440b      	add	r3, r1
 80002cc:	6393      	str	r3, [r2, #56]	; 0x38
     	     	  break;
 80002ce:	e00b      	b.n	80002e8 <TIM3_IRQHandler+0x120>
     	case(9):
     	          state = End;
 80002d0:	4b0d      	ldr	r3, [pc, #52]	; (8000308 <TIM3_IRQHandler+0x140>)
 80002d2:	2206      	movs	r2, #6
 80002d4:	701a      	strb	r2, [r3, #0]
     	     	  TIM4->CCR2 +=  (freq);              //set channel one compare value
 80002d6:	4b0a      	ldr	r3, [pc, #40]	; (8000300 <TIM3_IRQHandler+0x138>)
 80002d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80002da:	4a0c      	ldr	r2, [pc, #48]	; (800030c <TIM3_IRQHandler+0x144>)
 80002dc:	8812      	ldrh	r2, [r2, #0]
 80002de:	4611      	mov	r1, r2
 80002e0:	4a07      	ldr	r2, [pc, #28]	; (8000300 <TIM3_IRQHandler+0x138>)
 80002e2:	440b      	add	r3, r1
 80002e4:	6393      	str	r3, [r2, #56]	; 0x38
     	     	  break;
 80002e6:	bf00      	nop
   }




    step++;
 80002e8:	4b06      	ldr	r3, [pc, #24]	; (8000304 <TIM3_IRQHandler+0x13c>)
 80002ea:	881b      	ldrh	r3, [r3, #0]
 80002ec:	3301      	adds	r3, #1
 80002ee:	b29a      	uxth	r2, r3
 80002f0:	4b04      	ldr	r3, [pc, #16]	; (8000304 <TIM3_IRQHandler+0x13c>)
 80002f2:	801a      	strh	r2, [r3, #0]

}
 80002f4:	bf00      	nop
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	40000800 	.word	0x40000800
 8000304:	2000007a 	.word	0x2000007a
 8000308:	20000078 	.word	0x20000078
 800030c:	20000028 	.word	0x20000028

08000310 <main>:


int main(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
	int32_t Right_Arm = 100;
 8000316:	2364      	movs	r3, #100	; 0x64
 8000318:	607b      	str	r3, [r7, #4]
	int32_t Left_Arm = 0;
 800031a:	2300      	movs	r3, #0
 800031c:	603b      	str	r3, [r7, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800031e:	b662      	cpsie	i
}
 8000320:	bf00      	nop



   __enable_irq();

   NVIC->ISER[0] = (1 << (TIM2_IRQn & 0x1F));
 8000322:	4b24      	ldr	r3, [pc, #144]	; (80003b4 <main+0xa4>)
 8000324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000328:	601a      	str	r2, [r3, #0]
//   TIM3->ARR = (0xFFFFFFFF);               //reset the counter
//   TIM3->CR1 |= TIM_CR1_CEN;			   //start timer



  HAL_Init();
 800032a:	f000 fa72 	bl	8000812 <HAL_Init>
  SystemClock_Config();
 800032e:	f000 f849 	bl	80003c4 <SystemClock_Config>
  MX_GPIO_Init();
 8000332:	f000 f90f 	bl	8000554 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000336:	f000 f88b 	bl	8000450 <MX_TIM2_Init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800033a:	2100      	movs	r1, #0
 800033c:	481e      	ldr	r0, [pc, #120]	; (80003b8 <main+0xa8>)
 800033e:	f001 fc61 	bl	8001c04 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000342:	2104      	movs	r1, #4
 8000344:	481c      	ldr	r0, [pc, #112]	; (80003b8 <main+0xa8>)
 8000346:	f001 fc5d 	bl	8001c04 <HAL_TIM_PWM_Start>


  state = Wave;
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <main+0xac>)
 800034c:	2200      	movs	r2, #0
 800034e:	701a      	strb	r2, [r3, #0]

  Left_Arm = 10;
 8000350:	230a      	movs	r3, #10
 8000352:	603b      	str	r3, [r7, #0]
  TIM3->CCR3 = Left_Arm;
 8000354:	4a1a      	ldr	r2, [pc, #104]	; (80003c0 <main+0xb0>)
 8000356:	683b      	ldr	r3, [r7, #0]
 8000358:	63d3      	str	r3, [r2, #60]	; 0x3c
//	  while(state == Wave){



//	  }
	  while(Right_Arm < 15000)
 800035a:	e010      	b.n	800037e <main+0x6e>
	  {
	              TIM2->CCR1 = Right_Arm;
 800035c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	6353      	str	r3, [r2, #52]	; 0x34

	              TIM2->CCR2 = Left_Arm;
 8000364:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	6393      	str	r3, [r2, #56]	; 0x38

	              Right_Arm += 30;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	331e      	adds	r3, #30
 8000370:	607b      	str	r3, [r7, #4]

	              Left_Arm += 50;
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	3332      	adds	r3, #50	; 0x32
 8000376:	603b      	str	r3, [r7, #0]

	              HAL_Delay(1);
 8000378:	2001      	movs	r0, #1
 800037a:	f000 fabf 	bl	80008fc <HAL_Delay>
	  while(Right_Arm < 15000)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	f643 2297 	movw	r2, #14999	; 0x3a97
 8000384:	4293      	cmp	r3, r2
 8000386:	dde9      	ble.n	800035c <main+0x4c>
	          }
	          while(Right_Arm > 150)
 8000388:	e010      	b.n	80003ac <main+0x9c>
	          {
	        	  TIM2->CCR1 = Right_Arm;
 800038a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	6353      	str	r3, [r2, #52]	; 0x34

	        	  TIM2->CCR1 = Left_Arm;
 8000392:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000396:	683b      	ldr	r3, [r7, #0]
 8000398:	6353      	str	r3, [r2, #52]	; 0x34

	        	  Right_Arm -= 15;
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	3b0f      	subs	r3, #15
 800039e:	607b      	str	r3, [r7, #4]

	        	  Left_Arm -= 50;
 80003a0:	683b      	ldr	r3, [r7, #0]
 80003a2:	3b32      	subs	r3, #50	; 0x32
 80003a4:	603b      	str	r3, [r7, #0]

	              HAL_Delay(1);
 80003a6:	2001      	movs	r0, #1
 80003a8:	f000 faa8 	bl	80008fc <HAL_Delay>
	          while(Right_Arm > 150)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	2b96      	cmp	r3, #150	; 0x96
 80003b0:	dceb      	bgt.n	800038a <main+0x7a>
	  while(Right_Arm < 15000)
 80003b2:	e7e4      	b.n	800037e <main+0x6e>
 80003b4:	e000e100 	.word	0xe000e100
 80003b8:	2000007c 	.word	0x2000007c
 80003bc:	20000078 	.word	0x20000078
 80003c0:	40000400 	.word	0x40000400

080003c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b096      	sub	sp, #88	; 0x58
 80003c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ca:	f107 0314 	add.w	r3, r7, #20
 80003ce:	2244      	movs	r2, #68	; 0x44
 80003d0:	2100      	movs	r1, #0
 80003d2:	4618      	mov	r0, r3
 80003d4:	f002 fbce 	bl	8002b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003d8:	463b      	mov	r3, r7
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	605a      	str	r2, [r3, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	60da      	str	r2, [r3, #12]
 80003e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003e6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80003ea:	f000 fd49 	bl	8000e80 <HAL_PWREx_ControlVoltageScaling>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80003f4:	f000 f8d2 	bl	800059c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80003f8:	2310      	movs	r3, #16
 80003fa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80003fc:	2301      	movs	r3, #1
 80003fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000400:	2300      	movs	r3, #0
 8000402:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000404:	2360      	movs	r3, #96	; 0x60
 8000406:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000408:	2300      	movs	r3, #0
 800040a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800040c:	f107 0314 	add.w	r3, r7, #20
 8000410:	4618      	mov	r0, r3
 8000412:	f000 fd8b 	bl	8000f2c <HAL_RCC_OscConfig>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800041c:	f000 f8be 	bl	800059c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000420:	230f      	movs	r3, #15
 8000422:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000424:	2300      	movs	r3, #0
 8000426:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000428:	2300      	movs	r3, #0
 800042a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800042c:	2300      	movs	r3, #0
 800042e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000430:	2300      	movs	r3, #0
 8000432:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000434:	463b      	mov	r3, r7
 8000436:	2100      	movs	r1, #0
 8000438:	4618      	mov	r0, r3
 800043a:	f001 f95d 	bl	80016f8 <HAL_RCC_ClockConfig>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000444:	f000 f8aa 	bl	800059c <Error_Handler>
  }
}
 8000448:	bf00      	nop
 800044a:	3758      	adds	r7, #88	; 0x58
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}

08000450 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b08e      	sub	sp, #56	; 0x38
 8000454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000456:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800045a:	2200      	movs	r2, #0
 800045c:	601a      	str	r2, [r3, #0]
 800045e:	605a      	str	r2, [r3, #4]
 8000460:	609a      	str	r2, [r3, #8]
 8000462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000464:	f107 031c 	add.w	r3, r7, #28
 8000468:	2200      	movs	r2, #0
 800046a:	601a      	str	r2, [r3, #0]
 800046c:	605a      	str	r2, [r3, #4]
 800046e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000470:	463b      	mov	r3, r7
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
 8000476:	605a      	str	r2, [r3, #4]
 8000478:	609a      	str	r2, [r3, #8]
 800047a:	60da      	str	r2, [r3, #12]
 800047c:	611a      	str	r2, [r3, #16]
 800047e:	615a      	str	r2, [r3, #20]
 8000480:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000482:	4b33      	ldr	r3, [pc, #204]	; (8000550 <MX_TIM2_Init+0x100>)
 8000484:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000488:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800048a:	4b31      	ldr	r3, [pc, #196]	; (8000550 <MX_TIM2_Init+0x100>)
 800048c:	2200      	movs	r2, #0
 800048e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000490:	4b2f      	ldr	r3, [pc, #188]	; (8000550 <MX_TIM2_Init+0x100>)
 8000492:	2200      	movs	r2, #0
 8000494:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8000496:	4b2e      	ldr	r3, [pc, #184]	; (8000550 <MX_TIM2_Init+0x100>)
 8000498:	f644 6220 	movw	r2, #20000	; 0x4e20
 800049c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800049e:	4b2c      	ldr	r3, [pc, #176]	; (8000550 <MX_TIM2_Init+0x100>)
 80004a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004a6:	4b2a      	ldr	r3, [pc, #168]	; (8000550 <MX_TIM2_Init+0x100>)
 80004a8:	2280      	movs	r2, #128	; 0x80
 80004aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004ac:	4828      	ldr	r0, [pc, #160]	; (8000550 <MX_TIM2_Init+0x100>)
 80004ae:	f001 faf1 	bl	8001a94 <HAL_TIM_Base_Init>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80004b8:	f000 f870 	bl	800059c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004c0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004c6:	4619      	mov	r1, r3
 80004c8:	4821      	ldr	r0, [pc, #132]	; (8000550 <MX_TIM2_Init+0x100>)
 80004ca:	f001 fdb1 	bl	8002030 <HAL_TIM_ConfigClockSource>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d001      	beq.n	80004d8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80004d4:	f000 f862 	bl	800059c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80004d8:	481d      	ldr	r0, [pc, #116]	; (8000550 <MX_TIM2_Init+0x100>)
 80004da:	f001 fb32 	bl	8001b42 <HAL_TIM_PWM_Init>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d001      	beq.n	80004e8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80004e4:	f000 f85a 	bl	800059c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004e8:	2300      	movs	r3, #0
 80004ea:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004f0:	f107 031c 	add.w	r3, r7, #28
 80004f4:	4619      	mov	r1, r3
 80004f6:	4816      	ldr	r0, [pc, #88]	; (8000550 <MX_TIM2_Init+0x100>)
 80004f8:	f002 fa90 	bl	8002a1c <HAL_TIMEx_MasterConfigSynchronization>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8000502:	f000 f84b 	bl	800059c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000506:	2360      	movs	r3, #96	; 0x60
 8000508:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800050a:	2300      	movs	r3, #0
 800050c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800050e:	2300      	movs	r3, #0
 8000510:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000512:	2300      	movs	r3, #0
 8000514:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000516:	463b      	mov	r3, r7
 8000518:	2200      	movs	r2, #0
 800051a:	4619      	mov	r1, r3
 800051c:	480c      	ldr	r0, [pc, #48]	; (8000550 <MX_TIM2_Init+0x100>)
 800051e:	f001 fc77 	bl	8001e10 <HAL_TIM_PWM_ConfigChannel>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000528:	f000 f838 	bl	800059c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800052c:	463b      	mov	r3, r7
 800052e:	2204      	movs	r2, #4
 8000530:	4619      	mov	r1, r3
 8000532:	4807      	ldr	r0, [pc, #28]	; (8000550 <MX_TIM2_Init+0x100>)
 8000534:	f001 fc6c 	bl	8001e10 <HAL_TIM_PWM_ConfigChannel>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 800053e:	f000 f82d 	bl	800059c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000542:	4803      	ldr	r0, [pc, #12]	; (8000550 <MX_TIM2_Init+0x100>)
 8000544:	f000 f886 	bl	8000654 <HAL_TIM_MspPostInit>

}
 8000548:	bf00      	nop
 800054a:	3738      	adds	r7, #56	; 0x38
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	2000007c 	.word	0x2000007c

08000554 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800055a:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <MX_GPIO_Init+0x44>)
 800055c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800055e:	4a0e      	ldr	r2, [pc, #56]	; (8000598 <MX_GPIO_Init+0x44>)
 8000560:	f043 0301 	orr.w	r3, r3, #1
 8000564:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000566:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <MX_GPIO_Init+0x44>)
 8000568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800056a:	f003 0301 	and.w	r3, r3, #1
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000572:	4b09      	ldr	r3, [pc, #36]	; (8000598 <MX_GPIO_Init+0x44>)
 8000574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000576:	4a08      	ldr	r2, [pc, #32]	; (8000598 <MX_GPIO_Init+0x44>)
 8000578:	f043 0302 	orr.w	r3, r3, #2
 800057c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800057e:	4b06      	ldr	r3, [pc, #24]	; (8000598 <MX_GPIO_Init+0x44>)
 8000580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000582:	f003 0302 	and.w	r3, r3, #2
 8000586:	603b      	str	r3, [r7, #0]
 8000588:	683b      	ldr	r3, [r7, #0]

}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	40021000 	.word	0x40021000

0800059c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a0:	b672      	cpsid	i
}
 80005a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005a4:	e7fe      	b.n	80005a4 <Error_Handler+0x8>
	...

080005a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ae:	4b0f      	ldr	r3, [pc, #60]	; (80005ec <HAL_MspInit+0x44>)
 80005b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005b2:	4a0e      	ldr	r2, [pc, #56]	; (80005ec <HAL_MspInit+0x44>)
 80005b4:	f043 0301 	orr.w	r3, r3, #1
 80005b8:	6613      	str	r3, [r2, #96]	; 0x60
 80005ba:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <HAL_MspInit+0x44>)
 80005bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005be:	f003 0301 	and.w	r3, r3, #1
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_MspInit+0x44>)
 80005c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005ca:	4a08      	ldr	r2, [pc, #32]	; (80005ec <HAL_MspInit+0x44>)
 80005cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d0:	6593      	str	r3, [r2, #88]	; 0x58
 80005d2:	4b06      	ldr	r3, [pc, #24]	; (80005ec <HAL_MspInit+0x44>)
 80005d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005da:	603b      	str	r3, [r7, #0]
 80005dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005de:	bf00      	nop
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40021000 	.word	0x40021000

080005f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000600:	d10c      	bne.n	800061c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000602:	4b12      	ldr	r3, [pc, #72]	; (800064c <HAL_TIM_Base_MspInit+0x5c>)
 8000604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000606:	4a11      	ldr	r2, [pc, #68]	; (800064c <HAL_TIM_Base_MspInit+0x5c>)
 8000608:	f043 0301 	orr.w	r3, r3, #1
 800060c:	6593      	str	r3, [r2, #88]	; 0x58
 800060e:	4b0f      	ldr	r3, [pc, #60]	; (800064c <HAL_TIM_Base_MspInit+0x5c>)
 8000610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000612:	f003 0301 	and.w	r3, r3, #1
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800061a:	e010      	b.n	800063e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a0b      	ldr	r2, [pc, #44]	; (8000650 <HAL_TIM_Base_MspInit+0x60>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d10b      	bne.n	800063e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <HAL_TIM_Base_MspInit+0x5c>)
 8000628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800062a:	4a08      	ldr	r2, [pc, #32]	; (800064c <HAL_TIM_Base_MspInit+0x5c>)
 800062c:	f043 0302 	orr.w	r3, r3, #2
 8000630:	6593      	str	r3, [r2, #88]	; 0x58
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <HAL_TIM_Base_MspInit+0x5c>)
 8000634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000636:	f003 0302 	and.w	r3, r3, #2
 800063a:	60bb      	str	r3, [r7, #8]
 800063c:	68bb      	ldr	r3, [r7, #8]
}
 800063e:	bf00      	nop
 8000640:	3714      	adds	r7, #20
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	40021000 	.word	0x40021000
 8000650:	40000400 	.word	0x40000400

08000654 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b08a      	sub	sp, #40	; 0x28
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000674:	d11d      	bne.n	80006b2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000676:	4b21      	ldr	r3, [pc, #132]	; (80006fc <HAL_TIM_MspPostInit+0xa8>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800067a:	4a20      	ldr	r2, [pc, #128]	; (80006fc <HAL_TIM_MspPostInit+0xa8>)
 800067c:	f043 0301 	orr.w	r3, r3, #1
 8000680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000682:	4b1e      	ldr	r3, [pc, #120]	; (80006fc <HAL_TIM_MspPostInit+0xa8>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000686:	f003 0301 	and.w	r3, r3, #1
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800068e:	2303      	movs	r3, #3
 8000690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000692:	2302      	movs	r3, #2
 8000694:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	2300      	movs	r3, #0
 8000698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800069a:	2303      	movs	r3, #3
 800069c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800069e:	2301      	movs	r3, #1
 80006a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	4619      	mov	r1, r3
 80006a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ac:	f000 fa30 	bl	8000b10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80006b0:	e020      	b.n	80006f4 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a12      	ldr	r2, [pc, #72]	; (8000700 <HAL_TIM_MspPostInit+0xac>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d11b      	bne.n	80006f4 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006bc:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <HAL_TIM_MspPostInit+0xa8>)
 80006be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006c0:	4a0e      	ldr	r2, [pc, #56]	; (80006fc <HAL_TIM_MspPostInit+0xa8>)
 80006c2:	f043 0302 	orr.w	r3, r3, #2
 80006c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <HAL_TIM_MspPostInit+0xa8>)
 80006ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006cc:	f003 0302 	and.w	r3, r3, #2
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80006d4:	2303      	movs	r3, #3
 80006d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d8:	2302      	movs	r3, #2
 80006da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e0:	2300      	movs	r3, #0
 80006e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80006e4:	2302      	movs	r3, #2
 80006e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	4619      	mov	r1, r3
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <HAL_TIM_MspPostInit+0xb0>)
 80006f0:	f000 fa0e 	bl	8000b10 <HAL_GPIO_Init>
}
 80006f4:	bf00      	nop
 80006f6:	3728      	adds	r7, #40	; 0x28
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000
 8000700:	40000400 	.word	0x40000400
 8000704:	48000400 	.word	0x48000400

08000708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800070c:	e7fe      	b.n	800070c <NMI_Handler+0x4>

0800070e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000712:	e7fe      	b.n	8000712 <HardFault_Handler+0x4>

08000714 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000718:	e7fe      	b.n	8000718 <MemManage_Handler+0x4>

0800071a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800071a:	b480      	push	{r7}
 800071c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800071e:	e7fe      	b.n	800071e <BusFault_Handler+0x4>

08000720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000724:	e7fe      	b.n	8000724 <UsageFault_Handler+0x4>

08000726 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000726:	b480      	push	{r7}
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800072a:	bf00      	nop
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr

08000742 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000742:	b480      	push	{r7}
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000746:	bf00      	nop
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000754:	f000 f8b2 	bl	80008bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}

0800075c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000760:	4b15      	ldr	r3, [pc, #84]	; (80007b8 <SystemInit+0x5c>)
 8000762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000766:	4a14      	ldr	r2, [pc, #80]	; (80007b8 <SystemInit+0x5c>)
 8000768:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800076c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000770:	4b12      	ldr	r3, [pc, #72]	; (80007bc <SystemInit+0x60>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a11      	ldr	r2, [pc, #68]	; (80007bc <SystemInit+0x60>)
 8000776:	f043 0301 	orr.w	r3, r3, #1
 800077a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800077c:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <SystemInit+0x60>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000782:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <SystemInit+0x60>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a0d      	ldr	r2, [pc, #52]	; (80007bc <SystemInit+0x60>)
 8000788:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800078c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000790:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000792:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <SystemInit+0x60>)
 8000794:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000798:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800079a:	4b08      	ldr	r3, [pc, #32]	; (80007bc <SystemInit+0x60>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a07      	ldr	r2, [pc, #28]	; (80007bc <SystemInit+0x60>)
 80007a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007a4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80007a6:	4b05      	ldr	r3, [pc, #20]	; (80007bc <SystemInit+0x60>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	e000ed00 	.word	0xe000ed00
 80007bc:	40021000 	.word	0x40021000

080007c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80007c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007c4:	f7ff ffca 	bl	800075c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80007c8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80007ca:	e003      	b.n	80007d4 <LoopCopyDataInit>

080007cc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80007cc:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80007ce:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80007d0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80007d2:	3104      	adds	r1, #4

080007d4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80007d4:	480a      	ldr	r0, [pc, #40]	; (8000800 <LoopForever+0xa>)
	ldr	r3, =_edata
 80007d6:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <LoopForever+0xe>)
	adds	r2, r0, r1
 80007d8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80007da:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80007dc:	d3f6      	bcc.n	80007cc <CopyDataInit>
	ldr	r2, =_sbss
 80007de:	4a0a      	ldr	r2, [pc, #40]	; (8000808 <LoopForever+0x12>)
	b	LoopFillZerobss
 80007e0:	e002      	b.n	80007e8 <LoopFillZerobss>

080007e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80007e2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80007e4:	f842 3b04 	str.w	r3, [r2], #4

080007e8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80007e8:	4b08      	ldr	r3, [pc, #32]	; (800080c <LoopForever+0x16>)
	cmp	r2, r3
 80007ea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80007ec:	d3f9      	bcc.n	80007e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ee:	f002 f99d 	bl	8002b2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007f2:	f7ff fd8d 	bl	8000310 <main>

080007f6 <LoopForever>:

LoopForever:
    b LoopForever
 80007f6:	e7fe      	b.n	80007f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007f8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80007fc:	08002be4 	.word	0x08002be4
	ldr	r0, =_sdata
 8000800:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000804:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000808:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 800080c:	200000cc 	.word	0x200000cc

08000810 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000810:	e7fe      	b.n	8000810 <ADC1_2_IRQHandler>

08000812 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	b082      	sub	sp, #8
 8000816:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000818:	2300      	movs	r3, #0
 800081a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800081c:	2003      	movs	r0, #3
 800081e:	f000 f943 	bl	8000aa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000822:	200f      	movs	r0, #15
 8000824:	f000 f80e 	bl	8000844 <HAL_InitTick>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d002      	beq.n	8000834 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800082e:	2301      	movs	r3, #1
 8000830:	71fb      	strb	r3, [r7, #7]
 8000832:	e001      	b.n	8000838 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000834:	f7ff feb8 	bl	80005a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000838:	79fb      	ldrb	r3, [r7, #7]
}
 800083a:	4618      	mov	r0, r3
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
	...

08000844 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800084c:	2300      	movs	r3, #0
 800084e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000850:	4b17      	ldr	r3, [pc, #92]	; (80008b0 <HAL_InitTick+0x6c>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d023      	beq.n	80008a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000858:	4b16      	ldr	r3, [pc, #88]	; (80008b4 <HAL_InitTick+0x70>)
 800085a:	681a      	ldr	r2, [r3, #0]
 800085c:	4b14      	ldr	r3, [pc, #80]	; (80008b0 <HAL_InitTick+0x6c>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	4619      	mov	r1, r3
 8000862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000866:	fbb3 f3f1 	udiv	r3, r3, r1
 800086a:	fbb2 f3f3 	udiv	r3, r2, r3
 800086e:	4618      	mov	r0, r3
 8000870:	f000 f941 	bl	8000af6 <HAL_SYSTICK_Config>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d10f      	bne.n	800089a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2b0f      	cmp	r3, #15
 800087e:	d809      	bhi.n	8000894 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000880:	2200      	movs	r2, #0
 8000882:	6879      	ldr	r1, [r7, #4]
 8000884:	f04f 30ff 	mov.w	r0, #4294967295
 8000888:	f000 f919 	bl	8000abe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800088c:	4a0a      	ldr	r2, [pc, #40]	; (80008b8 <HAL_InitTick+0x74>)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6013      	str	r3, [r2, #0]
 8000892:	e007      	b.n	80008a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000894:	2301      	movs	r3, #1
 8000896:	73fb      	strb	r3, [r7, #15]
 8000898:	e004      	b.n	80008a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800089a:	2301      	movs	r3, #1
 800089c:	73fb      	strb	r3, [r7, #15]
 800089e:	e001      	b.n	80008a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008a0:	2301      	movs	r3, #1
 80008a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3710      	adds	r7, #16
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000008 	.word	0x20000008
 80008b4:	20000000 	.word	0x20000000
 80008b8:	20000004 	.word	0x20000004

080008bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008c0:	4b06      	ldr	r3, [pc, #24]	; (80008dc <HAL_IncTick+0x20>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	461a      	mov	r2, r3
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <HAL_IncTick+0x24>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4413      	add	r3, r2
 80008cc:	4a04      	ldr	r2, [pc, #16]	; (80008e0 <HAL_IncTick+0x24>)
 80008ce:	6013      	str	r3, [r2, #0]
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	20000008 	.word	0x20000008
 80008e0:	200000c8 	.word	0x200000c8

080008e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  return uwTick;
 80008e8:	4b03      	ldr	r3, [pc, #12]	; (80008f8 <HAL_GetTick+0x14>)
 80008ea:	681b      	ldr	r3, [r3, #0]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	200000c8 	.word	0x200000c8

080008fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000904:	f7ff ffee 	bl	80008e4 <HAL_GetTick>
 8000908:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000914:	d005      	beq.n	8000922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000916:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <HAL_Delay+0x44>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	461a      	mov	r2, r3
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	4413      	add	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000922:	bf00      	nop
 8000924:	f7ff ffde 	bl	80008e4 <HAL_GetTick>
 8000928:	4602      	mov	r2, r0
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	68fa      	ldr	r2, [r7, #12]
 8000930:	429a      	cmp	r2, r3
 8000932:	d8f7      	bhi.n	8000924 <HAL_Delay+0x28>
  {
  }
}
 8000934:	bf00      	nop
 8000936:	bf00      	nop
 8000938:	3710      	adds	r7, #16
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000008 	.word	0x20000008

08000944 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f003 0307 	and.w	r3, r3, #7
 8000952:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <__NVIC_SetPriorityGrouping+0x44>)
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800095a:	68ba      	ldr	r2, [r7, #8]
 800095c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000960:	4013      	ands	r3, r2
 8000962:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800096c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000976:	4a04      	ldr	r2, [pc, #16]	; (8000988 <__NVIC_SetPriorityGrouping+0x44>)
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	60d3      	str	r3, [r2, #12]
}
 800097c:	bf00      	nop
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr
 8000988:	e000ed00 	.word	0xe000ed00

0800098c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000990:	4b04      	ldr	r3, [pc, #16]	; (80009a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000992:	68db      	ldr	r3, [r3, #12]
 8000994:	0a1b      	lsrs	r3, r3, #8
 8000996:	f003 0307 	and.w	r3, r3, #7
}
 800099a:	4618      	mov	r0, r3
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr
 80009a4:	e000ed00 	.word	0xe000ed00

080009a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	6039      	str	r1, [r7, #0]
 80009b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	db0a      	blt.n	80009d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	490c      	ldr	r1, [pc, #48]	; (80009f4 <__NVIC_SetPriority+0x4c>)
 80009c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c6:	0112      	lsls	r2, r2, #4
 80009c8:	b2d2      	uxtb	r2, r2
 80009ca:	440b      	add	r3, r1
 80009cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009d0:	e00a      	b.n	80009e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	b2da      	uxtb	r2, r3
 80009d6:	4908      	ldr	r1, [pc, #32]	; (80009f8 <__NVIC_SetPriority+0x50>)
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	f003 030f 	and.w	r3, r3, #15
 80009de:	3b04      	subs	r3, #4
 80009e0:	0112      	lsls	r2, r2, #4
 80009e2:	b2d2      	uxtb	r2, r2
 80009e4:	440b      	add	r3, r1
 80009e6:	761a      	strb	r2, [r3, #24]
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	e000e100 	.word	0xe000e100
 80009f8:	e000ed00 	.word	0xe000ed00

080009fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b089      	sub	sp, #36	; 0x24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	f003 0307 	and.w	r3, r3, #7
 8000a0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a10:	69fb      	ldr	r3, [r7, #28]
 8000a12:	f1c3 0307 	rsb	r3, r3, #7
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	bf28      	it	cs
 8000a1a:	2304      	movcs	r3, #4
 8000a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	3304      	adds	r3, #4
 8000a22:	2b06      	cmp	r3, #6
 8000a24:	d902      	bls.n	8000a2c <NVIC_EncodePriority+0x30>
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	3b03      	subs	r3, #3
 8000a2a:	e000      	b.n	8000a2e <NVIC_EncodePriority+0x32>
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a30:	f04f 32ff 	mov.w	r2, #4294967295
 8000a34:	69bb      	ldr	r3, [r7, #24]
 8000a36:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3a:	43da      	mvns	r2, r3
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	401a      	ands	r2, r3
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a44:	f04f 31ff 	mov.w	r1, #4294967295
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4e:	43d9      	mvns	r1, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a54:	4313      	orrs	r3, r2
         );
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3724      	adds	r7, #36	; 0x24
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
	...

08000a64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a74:	d301      	bcc.n	8000a7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a76:	2301      	movs	r3, #1
 8000a78:	e00f      	b.n	8000a9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	; (8000aa4 <SysTick_Config+0x40>)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3b01      	subs	r3, #1
 8000a80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a82:	210f      	movs	r1, #15
 8000a84:	f04f 30ff 	mov.w	r0, #4294967295
 8000a88:	f7ff ff8e 	bl	80009a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a8c:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <SysTick_Config+0x40>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a92:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <SysTick_Config+0x40>)
 8000a94:	2207      	movs	r2, #7
 8000a96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a98:	2300      	movs	r3, #0
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	e000e010 	.word	0xe000e010

08000aa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	f7ff ff47 	bl	8000944 <__NVIC_SetPriorityGrouping>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000abe:	b580      	push	{r7, lr}
 8000ac0:	b086      	sub	sp, #24
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	60b9      	str	r1, [r7, #8]
 8000ac8:	607a      	str	r2, [r7, #4]
 8000aca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ad0:	f7ff ff5c 	bl	800098c <__NVIC_GetPriorityGrouping>
 8000ad4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	68b9      	ldr	r1, [r7, #8]
 8000ada:	6978      	ldr	r0, [r7, #20]
 8000adc:	f7ff ff8e 	bl	80009fc <NVIC_EncodePriority>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ae6:	4611      	mov	r1, r2
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff ff5d 	bl	80009a8 <__NVIC_SetPriority>
}
 8000aee:	bf00      	nop
 8000af0:	3718      	adds	r7, #24
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b082      	sub	sp, #8
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000afe:	6878      	ldr	r0, [r7, #4]
 8000b00:	f7ff ffb0 	bl	8000a64 <SysTick_Config>
 8000b04:	4603      	mov	r3, r0
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b087      	sub	sp, #28
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b1e:	e17f      	b.n	8000e20 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	2101      	movs	r1, #1
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	f000 8171 	beq.w	8000e1a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d00b      	beq.n	8000b58 <HAL_GPIO_Init+0x48>
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d007      	beq.n	8000b58 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b4c:	2b11      	cmp	r3, #17
 8000b4e:	d003      	beq.n	8000b58 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	2b12      	cmp	r3, #18
 8000b56:	d130      	bne.n	8000bba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	2203      	movs	r2, #3
 8000b64:	fa02 f303 	lsl.w	r3, r2, r3
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	68da      	ldr	r2, [r3, #12]
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b8e:	2201      	movs	r2, #1
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	43db      	mvns	r3, r3
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	091b      	lsrs	r3, r3, #4
 8000ba4:	f003 0201 	and.w	r2, r3, #1
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f003 0303 	and.w	r3, r3, #3
 8000bc2:	2b03      	cmp	r3, #3
 8000bc4:	d118      	bne.n	8000bf8 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000bcc:	2201      	movs	r2, #1
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd4:	43db      	mvns	r3, r3
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	08db      	lsrs	r3, r3, #3
 8000be2:	f003 0201 	and.w	r2, r3, #1
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	693a      	ldr	r2, [r7, #16]
 8000bf6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	2203      	movs	r2, #3
 8000c04:	fa02 f303 	lsl.w	r3, r2, r3
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	689a      	ldr	r2, [r3, #8]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d003      	beq.n	8000c38 <HAL_GPIO_Init+0x128>
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	2b12      	cmp	r3, #18
 8000c36:	d123      	bne.n	8000c80 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	08da      	lsrs	r2, r3, #3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3208      	adds	r2, #8
 8000c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	f003 0307 	and.w	r3, r3, #7
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	220f      	movs	r2, #15
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	43db      	mvns	r3, r3
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	691a      	ldr	r2, [r3, #16]
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	08da      	lsrs	r2, r3, #3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	3208      	adds	r2, #8
 8000c7a:	6939      	ldr	r1, [r7, #16]
 8000c7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	2203      	movs	r2, #3
 8000c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c90:	43db      	mvns	r3, r3
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	4013      	ands	r3, r2
 8000c96:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f003 0203 	and.w	r2, r3, #3
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca8:	693a      	ldr	r2, [r7, #16]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	693a      	ldr	r2, [r7, #16]
 8000cb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	f000 80ac 	beq.w	8000e1a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cc2:	4b5f      	ldr	r3, [pc, #380]	; (8000e40 <HAL_GPIO_Init+0x330>)
 8000cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cc6:	4a5e      	ldr	r2, [pc, #376]	; (8000e40 <HAL_GPIO_Init+0x330>)
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	6613      	str	r3, [r2, #96]	; 0x60
 8000cce:	4b5c      	ldr	r3, [pc, #368]	; (8000e40 <HAL_GPIO_Init+0x330>)
 8000cd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	60bb      	str	r3, [r7, #8]
 8000cd8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cda:	4a5a      	ldr	r2, [pc, #360]	; (8000e44 <HAL_GPIO_Init+0x334>)
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	089b      	lsrs	r3, r3, #2
 8000ce0:	3302      	adds	r3, #2
 8000ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	f003 0303 	and.w	r3, r3, #3
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	220f      	movs	r2, #15
 8000cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf6:	43db      	mvns	r3, r3
 8000cf8:	693a      	ldr	r2, [r7, #16]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d04:	d025      	beq.n	8000d52 <HAL_GPIO_Init+0x242>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a4f      	ldr	r2, [pc, #316]	; (8000e48 <HAL_GPIO_Init+0x338>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d01f      	beq.n	8000d4e <HAL_GPIO_Init+0x23e>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4a4e      	ldr	r2, [pc, #312]	; (8000e4c <HAL_GPIO_Init+0x33c>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d019      	beq.n	8000d4a <HAL_GPIO_Init+0x23a>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a4d      	ldr	r2, [pc, #308]	; (8000e50 <HAL_GPIO_Init+0x340>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d013      	beq.n	8000d46 <HAL_GPIO_Init+0x236>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a4c      	ldr	r2, [pc, #304]	; (8000e54 <HAL_GPIO_Init+0x344>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d00d      	beq.n	8000d42 <HAL_GPIO_Init+0x232>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a4b      	ldr	r2, [pc, #300]	; (8000e58 <HAL_GPIO_Init+0x348>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d007      	beq.n	8000d3e <HAL_GPIO_Init+0x22e>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a4a      	ldr	r2, [pc, #296]	; (8000e5c <HAL_GPIO_Init+0x34c>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d101      	bne.n	8000d3a <HAL_GPIO_Init+0x22a>
 8000d36:	2306      	movs	r3, #6
 8000d38:	e00c      	b.n	8000d54 <HAL_GPIO_Init+0x244>
 8000d3a:	2307      	movs	r3, #7
 8000d3c:	e00a      	b.n	8000d54 <HAL_GPIO_Init+0x244>
 8000d3e:	2305      	movs	r3, #5
 8000d40:	e008      	b.n	8000d54 <HAL_GPIO_Init+0x244>
 8000d42:	2304      	movs	r3, #4
 8000d44:	e006      	b.n	8000d54 <HAL_GPIO_Init+0x244>
 8000d46:	2303      	movs	r3, #3
 8000d48:	e004      	b.n	8000d54 <HAL_GPIO_Init+0x244>
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	e002      	b.n	8000d54 <HAL_GPIO_Init+0x244>
 8000d4e:	2301      	movs	r3, #1
 8000d50:	e000      	b.n	8000d54 <HAL_GPIO_Init+0x244>
 8000d52:	2300      	movs	r3, #0
 8000d54:	697a      	ldr	r2, [r7, #20]
 8000d56:	f002 0203 	and.w	r2, r2, #3
 8000d5a:	0092      	lsls	r2, r2, #2
 8000d5c:	4093      	lsls	r3, r2
 8000d5e:	693a      	ldr	r2, [r7, #16]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d64:	4937      	ldr	r1, [pc, #220]	; (8000e44 <HAL_GPIO_Init+0x334>)
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	089b      	lsrs	r3, r3, #2
 8000d6a:	3302      	adds	r3, #2
 8000d6c:	693a      	ldr	r2, [r7, #16]
 8000d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000d72:	4b3b      	ldr	r3, [pc, #236]	; (8000e60 <HAL_GPIO_Init+0x350>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	43db      	mvns	r3, r3
 8000d7c:	693a      	ldr	r2, [r7, #16]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d003      	beq.n	8000d96 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d96:	4a32      	ldr	r2, [pc, #200]	; (8000e60 <HAL_GPIO_Init+0x350>)
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000d9c:	4b30      	ldr	r3, [pc, #192]	; (8000e60 <HAL_GPIO_Init+0x350>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	43db      	mvns	r3, r3
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	4013      	ands	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d003      	beq.n	8000dc0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000dc0:	4a27      	ldr	r2, [pc, #156]	; (8000e60 <HAL_GPIO_Init+0x350>)
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dc6:	4b26      	ldr	r3, [pc, #152]	; (8000e60 <HAL_GPIO_Init+0x350>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	693a      	ldr	r2, [r7, #16]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d003      	beq.n	8000dea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000dea:	4a1d      	ldr	r2, [pc, #116]	; (8000e60 <HAL_GPIO_Init+0x350>)
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000df0:	4b1b      	ldr	r3, [pc, #108]	; (8000e60 <HAL_GPIO_Init+0x350>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d003      	beq.n	8000e14 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e14:	4a12      	ldr	r2, [pc, #72]	; (8000e60 <HAL_GPIO_Init+0x350>)
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	fa22 f303 	lsr.w	r3, r2, r3
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	f47f ae78 	bne.w	8000b20 <HAL_GPIO_Init+0x10>
  }
}
 8000e30:	bf00      	nop
 8000e32:	bf00      	nop
 8000e34:	371c      	adds	r7, #28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000
 8000e44:	40010000 	.word	0x40010000
 8000e48:	48000400 	.word	0x48000400
 8000e4c:	48000800 	.word	0x48000800
 8000e50:	48000c00 	.word	0x48000c00
 8000e54:	48001000 	.word	0x48001000
 8000e58:	48001400 	.word	0x48001400
 8000e5c:	48001800 	.word	0x48001800
 8000e60:	40010400 	.word	0x40010400

08000e64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000e68:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <HAL_PWREx_GetVoltageRange+0x18>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	40007000 	.word	0x40007000

08000e80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000e8e:	d130      	bne.n	8000ef2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e90:	4b23      	ldr	r3, [pc, #140]	; (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000e9c:	d038      	beq.n	8000f10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e9e:	4b20      	ldr	r3, [pc, #128]	; (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000ea6:	4a1e      	ldr	r2, [pc, #120]	; (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ea8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000eae:	4b1d      	ldr	r3, [pc, #116]	; (8000f24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2232      	movs	r2, #50	; 0x32
 8000eb4:	fb02 f303 	mul.w	r3, r2, r3
 8000eb8:	4a1b      	ldr	r2, [pc, #108]	; (8000f28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000eba:	fba2 2303 	umull	r2, r3, r2, r3
 8000ebe:	0c9b      	lsrs	r3, r3, #18
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ec4:	e002      	b.n	8000ecc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ecc:	4b14      	ldr	r3, [pc, #80]	; (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ece:	695b      	ldr	r3, [r3, #20]
 8000ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ed4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ed8:	d102      	bne.n	8000ee0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d1f2      	bne.n	8000ec6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ee0:	4b0f      	ldr	r3, [pc, #60]	; (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ee2:	695b      	ldr	r3, [r3, #20]
 8000ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000eec:	d110      	bne.n	8000f10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e00f      	b.n	8000f12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000efa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000efe:	d007      	beq.n	8000f10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f00:	4b07      	ldr	r3, [pc, #28]	; (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f08:	4a05      	ldr	r2, [pc, #20]	; (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f10:	2300      	movs	r3, #0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	40007000 	.word	0x40007000
 8000f24:	20000000 	.word	0x20000000
 8000f28:	431bde83 	.word	0x431bde83

08000f2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d101      	bne.n	8000f3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e3d4      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f3e:	4ba1      	ldr	r3, [pc, #644]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	f003 030c 	and.w	r3, r3, #12
 8000f46:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f48:	4b9e      	ldr	r3, [pc, #632]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f003 0310 	and.w	r3, r3, #16
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	f000 80e4 	beq.w	8001128 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d007      	beq.n	8000f76 <HAL_RCC_OscConfig+0x4a>
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	2b0c      	cmp	r3, #12
 8000f6a:	f040 808b 	bne.w	8001084 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	f040 8087 	bne.w	8001084 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f76:	4b93      	ldr	r3, [pc, #588]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d005      	beq.n	8000f8e <HAL_RCC_OscConfig+0x62>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e3ac      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6a1a      	ldr	r2, [r3, #32]
 8000f92:	4b8c      	ldr	r3, [pc, #560]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0308 	and.w	r3, r3, #8
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d004      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x7c>
 8000f9e:	4b89      	ldr	r3, [pc, #548]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fa6:	e005      	b.n	8000fb4 <HAL_RCC_OscConfig+0x88>
 8000fa8:	4b86      	ldr	r3, [pc, #536]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fae:	091b      	lsrs	r3, r3, #4
 8000fb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d223      	bcs.n	8001000 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6a1b      	ldr	r3, [r3, #32]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f000 fd09 	bl	80019d4 <RCC_SetFlashLatencyFromMSIRange>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e38d      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fcc:	4b7d      	ldr	r3, [pc, #500]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a7c      	ldr	r2, [pc, #496]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000fd2:	f043 0308 	orr.w	r3, r3, #8
 8000fd6:	6013      	str	r3, [r2, #0]
 8000fd8:	4b7a      	ldr	r3, [pc, #488]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6a1b      	ldr	r3, [r3, #32]
 8000fe4:	4977      	ldr	r1, [pc, #476]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fea:	4b76      	ldr	r3, [pc, #472]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	021b      	lsls	r3, r3, #8
 8000ff8:	4972      	ldr	r1, [pc, #456]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	604b      	str	r3, [r1, #4]
 8000ffe:	e025      	b.n	800104c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001000:	4b70      	ldr	r3, [pc, #448]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a6f      	ldr	r2, [pc, #444]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001006:	f043 0308 	orr.w	r3, r3, #8
 800100a:	6013      	str	r3, [r2, #0]
 800100c:	4b6d      	ldr	r3, [pc, #436]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6a1b      	ldr	r3, [r3, #32]
 8001018:	496a      	ldr	r1, [pc, #424]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800101a:	4313      	orrs	r3, r2
 800101c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800101e:	4b69      	ldr	r3, [pc, #420]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	4965      	ldr	r1, [pc, #404]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800102e:	4313      	orrs	r3, r2
 8001030:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d109      	bne.n	800104c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6a1b      	ldr	r3, [r3, #32]
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fcc9 	bl	80019d4 <RCC_SetFlashLatencyFromMSIRange>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e34d      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800104c:	f000 fc36 	bl	80018bc <HAL_RCC_GetSysClockFreq>
 8001050:	4602      	mov	r2, r0
 8001052:	4b5c      	ldr	r3, [pc, #368]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	091b      	lsrs	r3, r3, #4
 8001058:	f003 030f 	and.w	r3, r3, #15
 800105c:	495a      	ldr	r1, [pc, #360]	; (80011c8 <HAL_RCC_OscConfig+0x29c>)
 800105e:	5ccb      	ldrb	r3, [r1, r3]
 8001060:	f003 031f 	and.w	r3, r3, #31
 8001064:	fa22 f303 	lsr.w	r3, r2, r3
 8001068:	4a58      	ldr	r2, [pc, #352]	; (80011cc <HAL_RCC_OscConfig+0x2a0>)
 800106a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800106c:	4b58      	ldr	r3, [pc, #352]	; (80011d0 <HAL_RCC_OscConfig+0x2a4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fbe7 	bl	8000844 <HAL_InitTick>
 8001076:	4603      	mov	r3, r0
 8001078:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d052      	beq.n	8001126 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	e331      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d032      	beq.n	80010f2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800108c:	4b4d      	ldr	r3, [pc, #308]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a4c      	ldr	r2, [pc, #304]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001098:	f7ff fc24 	bl	80008e4 <HAL_GetTick>
 800109c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800109e:	e008      	b.n	80010b2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010a0:	f7ff fc20 	bl	80008e4 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	d901      	bls.n	80010b2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80010ae:	2303      	movs	r3, #3
 80010b0:	e31a      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010b2:	4b44      	ldr	r3, [pc, #272]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d0f0      	beq.n	80010a0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010be:	4b41      	ldr	r3, [pc, #260]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a40      	ldr	r2, [pc, #256]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010c4:	f043 0308 	orr.w	r3, r3, #8
 80010c8:	6013      	str	r3, [r2, #0]
 80010ca:	4b3e      	ldr	r3, [pc, #248]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a1b      	ldr	r3, [r3, #32]
 80010d6:	493b      	ldr	r1, [pc, #236]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010d8:	4313      	orrs	r3, r2
 80010da:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010dc:	4b39      	ldr	r3, [pc, #228]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	69db      	ldr	r3, [r3, #28]
 80010e8:	021b      	lsls	r3, r3, #8
 80010ea:	4936      	ldr	r1, [pc, #216]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010ec:	4313      	orrs	r3, r2
 80010ee:	604b      	str	r3, [r1, #4]
 80010f0:	e01a      	b.n	8001128 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80010f2:	4b34      	ldr	r3, [pc, #208]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a33      	ldr	r2, [pc, #204]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80010f8:	f023 0301 	bic.w	r3, r3, #1
 80010fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80010fe:	f7ff fbf1 	bl	80008e4 <HAL_GetTick>
 8001102:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001104:	e008      	b.n	8001118 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001106:	f7ff fbed 	bl	80008e4 <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d901      	bls.n	8001118 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e2e7      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001118:	4b2a      	ldr	r3, [pc, #168]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d1f0      	bne.n	8001106 <HAL_RCC_OscConfig+0x1da>
 8001124:	e000      	b.n	8001128 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001126:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	2b00      	cmp	r3, #0
 8001132:	d074      	beq.n	800121e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	2b08      	cmp	r3, #8
 8001138:	d005      	beq.n	8001146 <HAL_RCC_OscConfig+0x21a>
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	2b0c      	cmp	r3, #12
 800113e:	d10e      	bne.n	800115e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	2b03      	cmp	r3, #3
 8001144:	d10b      	bne.n	800115e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001146:	4b1f      	ldr	r3, [pc, #124]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d064      	beq.n	800121c <HAL_RCC_OscConfig+0x2f0>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d160      	bne.n	800121c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e2c4      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001166:	d106      	bne.n	8001176 <HAL_RCC_OscConfig+0x24a>
 8001168:	4b16      	ldr	r3, [pc, #88]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a15      	ldr	r2, [pc, #84]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800116e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001172:	6013      	str	r3, [r2, #0]
 8001174:	e01d      	b.n	80011b2 <HAL_RCC_OscConfig+0x286>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800117e:	d10c      	bne.n	800119a <HAL_RCC_OscConfig+0x26e>
 8001180:	4b10      	ldr	r3, [pc, #64]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0f      	ldr	r2, [pc, #60]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001186:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800118a:	6013      	str	r3, [r2, #0]
 800118c:	4b0d      	ldr	r3, [pc, #52]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0c      	ldr	r2, [pc, #48]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 8001192:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001196:	6013      	str	r3, [r2, #0]
 8001198:	e00b      	b.n	80011b2 <HAL_RCC_OscConfig+0x286>
 800119a:	4b0a      	ldr	r3, [pc, #40]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a09      	ldr	r2, [pc, #36]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80011a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011a4:	6013      	str	r3, [r2, #0]
 80011a6:	4b07      	ldr	r3, [pc, #28]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a06      	ldr	r2, [pc, #24]	; (80011c4 <HAL_RCC_OscConfig+0x298>)
 80011ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011b0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d01c      	beq.n	80011f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ba:	f7ff fb93 	bl	80008e4 <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011c0:	e011      	b.n	80011e6 <HAL_RCC_OscConfig+0x2ba>
 80011c2:	bf00      	nop
 80011c4:	40021000 	.word	0x40021000
 80011c8:	08002b9c 	.word	0x08002b9c
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d4:	f7ff fb86 	bl	80008e4 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b64      	cmp	r3, #100	; 0x64
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e280      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011e6:	4baf      	ldr	r3, [pc, #700]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d0f0      	beq.n	80011d4 <HAL_RCC_OscConfig+0x2a8>
 80011f2:	e014      	b.n	800121e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f4:	f7ff fb76 	bl	80008e4 <HAL_GetTick>
 80011f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011fc:	f7ff fb72 	bl	80008e4 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b64      	cmp	r3, #100	; 0x64
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e26c      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800120e:	4ba5      	ldr	r3, [pc, #660]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1f0      	bne.n	80011fc <HAL_RCC_OscConfig+0x2d0>
 800121a:	e000      	b.n	800121e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800121c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d060      	beq.n	80012ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	2b04      	cmp	r3, #4
 800122e:	d005      	beq.n	800123c <HAL_RCC_OscConfig+0x310>
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	2b0c      	cmp	r3, #12
 8001234:	d119      	bne.n	800126a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	2b02      	cmp	r3, #2
 800123a:	d116      	bne.n	800126a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800123c:	4b99      	ldr	r3, [pc, #612]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001244:	2b00      	cmp	r3, #0
 8001246:	d005      	beq.n	8001254 <HAL_RCC_OscConfig+0x328>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e249      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001254:	4b93      	ldr	r3, [pc, #588]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	691b      	ldr	r3, [r3, #16]
 8001260:	061b      	lsls	r3, r3, #24
 8001262:	4990      	ldr	r1, [pc, #576]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001264:	4313      	orrs	r3, r2
 8001266:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001268:	e040      	b.n	80012ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	68db      	ldr	r3, [r3, #12]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d023      	beq.n	80012ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001272:	4b8c      	ldr	r3, [pc, #560]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a8b      	ldr	r2, [pc, #556]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800127c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127e:	f7ff fb31 	bl	80008e4 <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001284:	e008      	b.n	8001298 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001286:	f7ff fb2d 	bl	80008e4 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e227      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001298:	4b82      	ldr	r3, [pc, #520]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f0      	beq.n	8001286 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a4:	4b7f      	ldr	r3, [pc, #508]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	061b      	lsls	r3, r3, #24
 80012b2:	497c      	ldr	r1, [pc, #496]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	604b      	str	r3, [r1, #4]
 80012b8:	e018      	b.n	80012ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ba:	4b7a      	ldr	r3, [pc, #488]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a79      	ldr	r2, [pc, #484]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 80012c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c6:	f7ff fb0d 	bl	80008e4 <HAL_GetTick>
 80012ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ce:	f7ff fb09 	bl	80008e4 <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e203      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012e0:	4b70      	ldr	r3, [pc, #448]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1f0      	bne.n	80012ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d03c      	beq.n	8001372 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d01c      	beq.n	800133a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001300:	4b68      	ldr	r3, [pc, #416]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001302:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001306:	4a67      	ldr	r2, [pc, #412]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001310:	f7ff fae8 	bl	80008e4 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001318:	f7ff fae4 	bl	80008e4 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e1de      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800132a:	4b5e      	ldr	r3, [pc, #376]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 800132c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d0ef      	beq.n	8001318 <HAL_RCC_OscConfig+0x3ec>
 8001338:	e01b      	b.n	8001372 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800133a:	4b5a      	ldr	r3, [pc, #360]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 800133c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001340:	4a58      	ldr	r2, [pc, #352]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001342:	f023 0301 	bic.w	r3, r3, #1
 8001346:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800134a:	f7ff facb 	bl	80008e4 <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001352:	f7ff fac7 	bl	80008e4 <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e1c1      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001364:	4b4f      	ldr	r3, [pc, #316]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001366:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1ef      	bne.n	8001352 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0304 	and.w	r3, r3, #4
 800137a:	2b00      	cmp	r3, #0
 800137c:	f000 80a6 	beq.w	80014cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001384:	4b47      	ldr	r3, [pc, #284]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d10d      	bne.n	80013ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001390:	4b44      	ldr	r3, [pc, #272]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001394:	4a43      	ldr	r2, [pc, #268]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800139a:	6593      	str	r3, [r2, #88]	; 0x58
 800139c:	4b41      	ldr	r3, [pc, #260]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 800139e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a4:	60bb      	str	r3, [r7, #8]
 80013a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013a8:	2301      	movs	r3, #1
 80013aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ac:	4b3e      	ldr	r3, [pc, #248]	; (80014a8 <HAL_RCC_OscConfig+0x57c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d118      	bne.n	80013ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013b8:	4b3b      	ldr	r3, [pc, #236]	; (80014a8 <HAL_RCC_OscConfig+0x57c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a3a      	ldr	r2, [pc, #232]	; (80014a8 <HAL_RCC_OscConfig+0x57c>)
 80013be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013c4:	f7ff fa8e 	bl	80008e4 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013cc:	f7ff fa8a 	bl	80008e4 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e184      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013de:	4b32      	ldr	r3, [pc, #200]	; (80014a8 <HAL_RCC_OscConfig+0x57c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d108      	bne.n	8001404 <HAL_RCC_OscConfig+0x4d8>
 80013f2:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 80013f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013f8:	4a2a      	ldr	r2, [pc, #168]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 80013fa:	f043 0301 	orr.w	r3, r3, #1
 80013fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001402:	e024      	b.n	800144e <HAL_RCC_OscConfig+0x522>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	2b05      	cmp	r3, #5
 800140a:	d110      	bne.n	800142e <HAL_RCC_OscConfig+0x502>
 800140c:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 800140e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001412:	4a24      	ldr	r2, [pc, #144]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800141c:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 800141e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001422:	4a20      	ldr	r2, [pc, #128]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800142c:	e00f      	b.n	800144e <HAL_RCC_OscConfig+0x522>
 800142e:	4b1d      	ldr	r3, [pc, #116]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001434:	4a1b      	ldr	r2, [pc, #108]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001436:	f023 0301 	bic.w	r3, r3, #1
 800143a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800143e:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001444:	4a17      	ldr	r2, [pc, #92]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001446:	f023 0304 	bic.w	r3, r3, #4
 800144a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d016      	beq.n	8001484 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001456:	f7ff fa45 	bl	80008e4 <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800145c:	e00a      	b.n	8001474 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800145e:	f7ff fa41 	bl	80008e4 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	f241 3288 	movw	r2, #5000	; 0x1388
 800146c:	4293      	cmp	r3, r2
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e139      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <HAL_RCC_OscConfig+0x578>)
 8001476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d0ed      	beq.n	800145e <HAL_RCC_OscConfig+0x532>
 8001482:	e01a      	b.n	80014ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001484:	f7ff fa2e 	bl	80008e4 <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800148a:	e00f      	b.n	80014ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800148c:	f7ff fa2a 	bl	80008e4 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	f241 3288 	movw	r2, #5000	; 0x1388
 800149a:	4293      	cmp	r3, r2
 800149c:	d906      	bls.n	80014ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e122      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
 80014a2:	bf00      	nop
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ac:	4b90      	ldr	r3, [pc, #576]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80014ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1e8      	bne.n	800148c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014ba:	7ffb      	ldrb	r3, [r7, #31]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d105      	bne.n	80014cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014c0:	4b8b      	ldr	r3, [pc, #556]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80014c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c4:	4a8a      	ldr	r2, [pc, #552]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80014c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014ca:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f000 8108 	beq.w	80016e6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014da:	2b02      	cmp	r3, #2
 80014dc:	f040 80d0 	bne.w	8001680 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80014e0:	4b83      	ldr	r3, [pc, #524]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	f003 0203 	and.w	r2, r3, #3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d130      	bne.n	8001556 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	3b01      	subs	r3, #1
 8001500:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001502:	429a      	cmp	r2, r3
 8001504:	d127      	bne.n	8001556 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001510:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001512:	429a      	cmp	r2, r3
 8001514:	d11f      	bne.n	8001556 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001520:	2a07      	cmp	r2, #7
 8001522:	bf14      	ite	ne
 8001524:	2201      	movne	r2, #1
 8001526:	2200      	moveq	r2, #0
 8001528:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800152a:	4293      	cmp	r3, r2
 800152c:	d113      	bne.n	8001556 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001538:	085b      	lsrs	r3, r3, #1
 800153a:	3b01      	subs	r3, #1
 800153c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800153e:	429a      	cmp	r2, r3
 8001540:	d109      	bne.n	8001556 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154c:	085b      	lsrs	r3, r3, #1
 800154e:	3b01      	subs	r3, #1
 8001550:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001552:	429a      	cmp	r2, r3
 8001554:	d06e      	beq.n	8001634 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	2b0c      	cmp	r3, #12
 800155a:	d069      	beq.n	8001630 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800155c:	4b64      	ldr	r3, [pc, #400]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d105      	bne.n	8001574 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001568:	4b61      	ldr	r3, [pc, #388]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e0b7      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001578:	4b5d      	ldr	r3, [pc, #372]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a5c      	ldr	r2, [pc, #368]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 800157e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001582:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001584:	f7ff f9ae 	bl	80008e4 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800158a:	e008      	b.n	800159e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800158c:	f7ff f9aa 	bl	80008e4 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e0a4      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800159e:	4b54      	ldr	r3, [pc, #336]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1f0      	bne.n	800158c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015aa:	4b51      	ldr	r3, [pc, #324]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80015ac:	68da      	ldr	r2, [r3, #12]
 80015ae:	4b51      	ldr	r3, [pc, #324]	; (80016f4 <HAL_RCC_OscConfig+0x7c8>)
 80015b0:	4013      	ands	r3, r2
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80015ba:	3a01      	subs	r2, #1
 80015bc:	0112      	lsls	r2, r2, #4
 80015be:	4311      	orrs	r1, r2
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80015c4:	0212      	lsls	r2, r2, #8
 80015c6:	4311      	orrs	r1, r2
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80015cc:	0852      	lsrs	r2, r2, #1
 80015ce:	3a01      	subs	r2, #1
 80015d0:	0552      	lsls	r2, r2, #21
 80015d2:	4311      	orrs	r1, r2
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80015d8:	0852      	lsrs	r2, r2, #1
 80015da:	3a01      	subs	r2, #1
 80015dc:	0652      	lsls	r2, r2, #25
 80015de:	4311      	orrs	r1, r2
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80015e4:	0912      	lsrs	r2, r2, #4
 80015e6:	0452      	lsls	r2, r2, #17
 80015e8:	430a      	orrs	r2, r1
 80015ea:	4941      	ldr	r1, [pc, #260]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80015ec:	4313      	orrs	r3, r2
 80015ee:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80015f0:	4b3f      	ldr	r3, [pc, #252]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a3e      	ldr	r2, [pc, #248]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80015f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015fc:	4b3c      	ldr	r3, [pc, #240]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	4a3b      	ldr	r2, [pc, #236]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001602:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001606:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001608:	f7ff f96c 	bl	80008e4 <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001610:	f7ff f968 	bl	80008e4 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e062      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001622:	4b33      	ldr	r3, [pc, #204]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f0      	beq.n	8001610 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800162e:	e05a      	b.n	80016e6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e059      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001634:	4b2e      	ldr	r3, [pc, #184]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d152      	bne.n	80016e6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001640:	4b2b      	ldr	r3, [pc, #172]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a2a      	ldr	r2, [pc, #168]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001646:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800164a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800164c:	4b28      	ldr	r3, [pc, #160]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4a27      	ldr	r2, [pc, #156]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001652:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001656:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001658:	f7ff f944 	bl	80008e4 <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff f940 	bl	80008e4 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e03a      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001672:	4b1f      	ldr	r3, [pc, #124]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d0f0      	beq.n	8001660 <HAL_RCC_OscConfig+0x734>
 800167e:	e032      	b.n	80016e6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	2b0c      	cmp	r3, #12
 8001684:	d02d      	beq.n	80016e2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001686:	4b1a      	ldr	r3, [pc, #104]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a19      	ldr	r2, [pc, #100]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 800168c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001690:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001692:	4b17      	ldr	r3, [pc, #92]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d105      	bne.n	80016aa <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800169e:	4b14      	ldr	r3, [pc, #80]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80016a4:	f023 0303 	bic.w	r3, r3, #3
 80016a8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80016aa:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	4a10      	ldr	r2, [pc, #64]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80016b0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80016b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016b8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ba:	f7ff f913 	bl	80008e4 <HAL_GetTick>
 80016be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016c0:	e008      	b.n	80016d4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c2:	f7ff f90f 	bl	80008e4 <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e009      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <HAL_RCC_OscConfig+0x7c4>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1f0      	bne.n	80016c2 <HAL_RCC_OscConfig+0x796>
 80016e0:	e001      	b.n	80016e6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e000      	b.n	80016e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3720      	adds	r7, #32
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40021000 	.word	0x40021000
 80016f4:	f99d808c 	.word	0xf99d808c

080016f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e0c8      	b.n	800189e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800170c:	4b66      	ldr	r3, [pc, #408]	; (80018a8 <HAL_RCC_ClockConfig+0x1b0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	683a      	ldr	r2, [r7, #0]
 8001716:	429a      	cmp	r2, r3
 8001718:	d910      	bls.n	800173c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800171a:	4b63      	ldr	r3, [pc, #396]	; (80018a8 <HAL_RCC_ClockConfig+0x1b0>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f023 0207 	bic.w	r2, r3, #7
 8001722:	4961      	ldr	r1, [pc, #388]	; (80018a8 <HAL_RCC_ClockConfig+0x1b0>)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	4313      	orrs	r3, r2
 8001728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800172a:	4b5f      	ldr	r3, [pc, #380]	; (80018a8 <HAL_RCC_ClockConfig+0x1b0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e0b0      	b.n	800189e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	2b00      	cmp	r3, #0
 8001746:	d04c      	beq.n	80017e2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b03      	cmp	r3, #3
 800174e:	d107      	bne.n	8001760 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001750:	4b56      	ldr	r3, [pc, #344]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d121      	bne.n	80017a0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e09e      	b.n	800189e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2b02      	cmp	r3, #2
 8001766:	d107      	bne.n	8001778 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001768:	4b50      	ldr	r3, [pc, #320]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d115      	bne.n	80017a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e092      	b.n	800189e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d107      	bne.n	8001790 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001780:	4b4a      	ldr	r3, [pc, #296]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0302 	and.w	r3, r3, #2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d109      	bne.n	80017a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e086      	b.n	800189e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001790:	4b46      	ldr	r3, [pc, #280]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001798:	2b00      	cmp	r3, #0
 800179a:	d101      	bne.n	80017a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e07e      	b.n	800189e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80017a0:	4b42      	ldr	r3, [pc, #264]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f023 0203 	bic.w	r2, r3, #3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	493f      	ldr	r1, [pc, #252]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 80017ae:	4313      	orrs	r3, r2
 80017b0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017b2:	f7ff f897 	bl	80008e4 <HAL_GetTick>
 80017b6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017b8:	e00a      	b.n	80017d0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ba:	f7ff f893 	bl	80008e4 <HAL_GetTick>
 80017be:	4602      	mov	r2, r0
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d901      	bls.n	80017d0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e066      	b.n	800189e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d0:	4b36      	ldr	r3, [pc, #216]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f003 020c 	and.w	r2, r3, #12
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	429a      	cmp	r2, r3
 80017e0:	d1eb      	bne.n	80017ba <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d008      	beq.n	8001800 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ee:	4b2f      	ldr	r3, [pc, #188]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	492c      	ldr	r1, [pc, #176]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 80017fc:	4313      	orrs	r3, r2
 80017fe:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001800:	4b29      	ldr	r3, [pc, #164]	; (80018a8 <HAL_RCC_ClockConfig+0x1b0>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0307 	and.w	r3, r3, #7
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	429a      	cmp	r2, r3
 800180c:	d210      	bcs.n	8001830 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800180e:	4b26      	ldr	r3, [pc, #152]	; (80018a8 <HAL_RCC_ClockConfig+0x1b0>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f023 0207 	bic.w	r2, r3, #7
 8001816:	4924      	ldr	r1, [pc, #144]	; (80018a8 <HAL_RCC_ClockConfig+0x1b0>)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	4313      	orrs	r3, r2
 800181c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800181e:	4b22      	ldr	r3, [pc, #136]	; (80018a8 <HAL_RCC_ClockConfig+0x1b0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d001      	beq.n	8001830 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e036      	b.n	800189e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b00      	cmp	r3, #0
 800183a:	d008      	beq.n	800184e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800183c:	4b1b      	ldr	r3, [pc, #108]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	4918      	ldr	r1, [pc, #96]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 800184a:	4313      	orrs	r3, r2
 800184c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	2b00      	cmp	r3, #0
 8001858:	d009      	beq.n	800186e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800185a:	4b14      	ldr	r3, [pc, #80]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	4910      	ldr	r1, [pc, #64]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 800186a:	4313      	orrs	r3, r2
 800186c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800186e:	f000 f825 	bl	80018bc <HAL_RCC_GetSysClockFreq>
 8001872:	4602      	mov	r2, r0
 8001874:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <HAL_RCC_ClockConfig+0x1b4>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	091b      	lsrs	r3, r3, #4
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	490c      	ldr	r1, [pc, #48]	; (80018b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001880:	5ccb      	ldrb	r3, [r1, r3]
 8001882:	f003 031f 	and.w	r3, r3, #31
 8001886:	fa22 f303 	lsr.w	r3, r2, r3
 800188a:	4a0a      	ldr	r2, [pc, #40]	; (80018b4 <HAL_RCC_ClockConfig+0x1bc>)
 800188c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800188e:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe ffd6 	bl	8000844 <HAL_InitTick>
 8001898:	4603      	mov	r3, r0
 800189a:	72fb      	strb	r3, [r7, #11]

  return status;
 800189c:	7afb      	ldrb	r3, [r7, #11]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40022000 	.word	0x40022000
 80018ac:	40021000 	.word	0x40021000
 80018b0:	08002b9c 	.word	0x08002b9c
 80018b4:	20000000 	.word	0x20000000
 80018b8:	20000004 	.word	0x20000004

080018bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	b089      	sub	sp, #36	; 0x24
 80018c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018ca:	4b3e      	ldr	r3, [pc, #248]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f003 030c 	and.w	r3, r3, #12
 80018d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018d4:	4b3b      	ldr	r3, [pc, #236]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d005      	beq.n	80018f0 <HAL_RCC_GetSysClockFreq+0x34>
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	2b0c      	cmp	r3, #12
 80018e8:	d121      	bne.n	800192e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d11e      	bne.n	800192e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80018f0:	4b34      	ldr	r3, [pc, #208]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0308 	and.w	r3, r3, #8
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d107      	bne.n	800190c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80018fc:	4b31      	ldr	r3, [pc, #196]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80018fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001902:	0a1b      	lsrs	r3, r3, #8
 8001904:	f003 030f 	and.w	r3, r3, #15
 8001908:	61fb      	str	r3, [r7, #28]
 800190a:	e005      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800190c:	4b2d      	ldr	r3, [pc, #180]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	091b      	lsrs	r3, r3, #4
 8001912:	f003 030f 	and.w	r3, r3, #15
 8001916:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001918:	4a2b      	ldr	r2, [pc, #172]	; (80019c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001920:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d10d      	bne.n	8001944 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800192c:	e00a      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	2b04      	cmp	r3, #4
 8001932:	d102      	bne.n	800193a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001934:	4b25      	ldr	r3, [pc, #148]	; (80019cc <HAL_RCC_GetSysClockFreq+0x110>)
 8001936:	61bb      	str	r3, [r7, #24]
 8001938:	e004      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	2b08      	cmp	r3, #8
 800193e:	d101      	bne.n	8001944 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001940:	4b23      	ldr	r3, [pc, #140]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001942:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	2b0c      	cmp	r3, #12
 8001948:	d134      	bne.n	80019b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800194a:	4b1e      	ldr	r3, [pc, #120]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	f003 0303 	and.w	r3, r3, #3
 8001952:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	2b02      	cmp	r3, #2
 8001958:	d003      	beq.n	8001962 <HAL_RCC_GetSysClockFreq+0xa6>
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	2b03      	cmp	r3, #3
 800195e:	d003      	beq.n	8001968 <HAL_RCC_GetSysClockFreq+0xac>
 8001960:	e005      	b.n	800196e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001962:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <HAL_RCC_GetSysClockFreq+0x110>)
 8001964:	617b      	str	r3, [r7, #20]
      break;
 8001966:	e005      	b.n	8001974 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001968:	4b19      	ldr	r3, [pc, #100]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800196a:	617b      	str	r3, [r7, #20]
      break;
 800196c:	e002      	b.n	8001974 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	617b      	str	r3, [r7, #20]
      break;
 8001972:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001974:	4b13      	ldr	r3, [pc, #76]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	091b      	lsrs	r3, r3, #4
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	3301      	adds	r3, #1
 8001980:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001982:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	0a1b      	lsrs	r3, r3, #8
 8001988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	fb02 f203 	mul.w	r2, r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	fbb2 f3f3 	udiv	r3, r2, r3
 8001998:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800199a:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	0e5b      	lsrs	r3, r3, #25
 80019a0:	f003 0303 	and.w	r3, r3, #3
 80019a4:	3301      	adds	r3, #1
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80019b4:	69bb      	ldr	r3, [r7, #24]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3724      	adds	r7, #36	; 0x24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	40021000 	.word	0x40021000
 80019c8:	08002bac 	.word	0x08002bac
 80019cc:	00f42400 	.word	0x00f42400
 80019d0:	007a1200 	.word	0x007a1200

080019d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80019e0:	4b2a      	ldr	r3, [pc, #168]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d003      	beq.n	80019f4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80019ec:	f7ff fa3a 	bl	8000e64 <HAL_PWREx_GetVoltageRange>
 80019f0:	6178      	str	r0, [r7, #20]
 80019f2:	e014      	b.n	8001a1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019f4:	4b25      	ldr	r3, [pc, #148]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f8:	4a24      	ldr	r2, [pc, #144]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fe:	6593      	str	r3, [r2, #88]	; 0x58
 8001a00:	4b22      	ldr	r3, [pc, #136]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001a0c:	f7ff fa2a 	bl	8000e64 <HAL_PWREx_GetVoltageRange>
 8001a10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001a12:	4b1e      	ldr	r3, [pc, #120]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a16:	4a1d      	ldr	r2, [pc, #116]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a1c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a24:	d10b      	bne.n	8001a3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b80      	cmp	r3, #128	; 0x80
 8001a2a:	d919      	bls.n	8001a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2ba0      	cmp	r3, #160	; 0xa0
 8001a30:	d902      	bls.n	8001a38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a32:	2302      	movs	r3, #2
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	e013      	b.n	8001a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a38:	2301      	movs	r3, #1
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	e010      	b.n	8001a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b80      	cmp	r3, #128	; 0x80
 8001a42:	d902      	bls.n	8001a4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001a44:	2303      	movs	r3, #3
 8001a46:	613b      	str	r3, [r7, #16]
 8001a48:	e00a      	b.n	8001a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2b80      	cmp	r3, #128	; 0x80
 8001a4e:	d102      	bne.n	8001a56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a50:	2302      	movs	r3, #2
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	e004      	b.n	8001a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b70      	cmp	r3, #112	; 0x70
 8001a5a:	d101      	bne.n	8001a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001a60:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f023 0207 	bic.w	r2, r3, #7
 8001a68:	4909      	ldr	r1, [pc, #36]	; (8001a90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001a70:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d001      	beq.n	8001a82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e000      	b.n	8001a84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	40022000 	.word	0x40022000

08001a94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e049      	b.n	8001b3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d106      	bne.n	8001ac0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7fe fd98 	bl	80005f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3304      	adds	r3, #4
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4610      	mov	r0, r2
 8001ad4:	f000 fb72 	bl	80021bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e049      	b.n	8001be8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d106      	bne.n	8001b6e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f841 	bl	8001bf0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2202      	movs	r2, #2
 8001b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4610      	mov	r0, r2
 8001b82:	f000 fb1b 	bl	80021bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2201      	movs	r2, #1
 8001b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d109      	bne.n	8001c28 <HAL_TIM_PWM_Start+0x24>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	bf14      	ite	ne
 8001c20:	2301      	movne	r3, #1
 8001c22:	2300      	moveq	r3, #0
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	e03c      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x9e>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	d109      	bne.n	8001c42 <HAL_TIM_PWM_Start+0x3e>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	bf14      	ite	ne
 8001c3a:	2301      	movne	r3, #1
 8001c3c:	2300      	moveq	r3, #0
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	e02f      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x9e>
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d109      	bne.n	8001c5c <HAL_TIM_PWM_Start+0x58>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	bf14      	ite	ne
 8001c54:	2301      	movne	r3, #1
 8001c56:	2300      	moveq	r3, #0
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	e022      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x9e>
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	2b0c      	cmp	r3, #12
 8001c60:	d109      	bne.n	8001c76 <HAL_TIM_PWM_Start+0x72>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	bf14      	ite	ne
 8001c6e:	2301      	movne	r3, #1
 8001c70:	2300      	moveq	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	e015      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x9e>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	2b10      	cmp	r3, #16
 8001c7a:	d109      	bne.n	8001c90 <HAL_TIM_PWM_Start+0x8c>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	bf14      	ite	ne
 8001c88:	2301      	movne	r3, #1
 8001c8a:	2300      	moveq	r3, #0
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	e008      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x9e>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	bf14      	ite	ne
 8001c9c:	2301      	movne	r3, #1
 8001c9e:	2300      	moveq	r3, #0
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e09c      	b.n	8001de4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d104      	bne.n	8001cba <HAL_TIM_PWM_Start+0xb6>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001cb8:	e023      	b.n	8001d02 <HAL_TIM_PWM_Start+0xfe>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d104      	bne.n	8001cca <HAL_TIM_PWM_Start+0xc6>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001cc8:	e01b      	b.n	8001d02 <HAL_TIM_PWM_Start+0xfe>
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	d104      	bne.n	8001cda <HAL_TIM_PWM_Start+0xd6>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001cd8:	e013      	b.n	8001d02 <HAL_TIM_PWM_Start+0xfe>
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	2b0c      	cmp	r3, #12
 8001cde:	d104      	bne.n	8001cea <HAL_TIM_PWM_Start+0xe6>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001ce8:	e00b      	b.n	8001d02 <HAL_TIM_PWM_Start+0xfe>
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	2b10      	cmp	r3, #16
 8001cee:	d104      	bne.n	8001cfa <HAL_TIM_PWM_Start+0xf6>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001cf8:	e003      	b.n	8001d02 <HAL_TIM_PWM_Start+0xfe>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2201      	movs	r2, #1
 8001d08:	6839      	ldr	r1, [r7, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 fe60 	bl	80029d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a35      	ldr	r2, [pc, #212]	; (8001dec <HAL_TIM_PWM_Start+0x1e8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d013      	beq.n	8001d42 <HAL_TIM_PWM_Start+0x13e>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a34      	ldr	r2, [pc, #208]	; (8001df0 <HAL_TIM_PWM_Start+0x1ec>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d00e      	beq.n	8001d42 <HAL_TIM_PWM_Start+0x13e>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a32      	ldr	r2, [pc, #200]	; (8001df4 <HAL_TIM_PWM_Start+0x1f0>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d009      	beq.n	8001d42 <HAL_TIM_PWM_Start+0x13e>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a31      	ldr	r2, [pc, #196]	; (8001df8 <HAL_TIM_PWM_Start+0x1f4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d004      	beq.n	8001d42 <HAL_TIM_PWM_Start+0x13e>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a2f      	ldr	r2, [pc, #188]	; (8001dfc <HAL_TIM_PWM_Start+0x1f8>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d101      	bne.n	8001d46 <HAL_TIM_PWM_Start+0x142>
 8001d42:	2301      	movs	r3, #1
 8001d44:	e000      	b.n	8001d48 <HAL_TIM_PWM_Start+0x144>
 8001d46:	2300      	movs	r3, #0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d007      	beq.n	8001d5c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d5a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a22      	ldr	r2, [pc, #136]	; (8001dec <HAL_TIM_PWM_Start+0x1e8>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d01d      	beq.n	8001da2 <HAL_TIM_PWM_Start+0x19e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d6e:	d018      	beq.n	8001da2 <HAL_TIM_PWM_Start+0x19e>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a22      	ldr	r2, [pc, #136]	; (8001e00 <HAL_TIM_PWM_Start+0x1fc>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <HAL_TIM_PWM_Start+0x19e>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a21      	ldr	r2, [pc, #132]	; (8001e04 <HAL_TIM_PWM_Start+0x200>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d00e      	beq.n	8001da2 <HAL_TIM_PWM_Start+0x19e>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a1f      	ldr	r2, [pc, #124]	; (8001e08 <HAL_TIM_PWM_Start+0x204>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d009      	beq.n	8001da2 <HAL_TIM_PWM_Start+0x19e>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a17      	ldr	r2, [pc, #92]	; (8001df0 <HAL_TIM_PWM_Start+0x1ec>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d004      	beq.n	8001da2 <HAL_TIM_PWM_Start+0x19e>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a15      	ldr	r2, [pc, #84]	; (8001df4 <HAL_TIM_PWM_Start+0x1f0>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d115      	bne.n	8001dce <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	4b18      	ldr	r3, [pc, #96]	; (8001e0c <HAL_TIM_PWM_Start+0x208>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2b06      	cmp	r3, #6
 8001db2:	d015      	beq.n	8001de0 <HAL_TIM_PWM_Start+0x1dc>
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dba:	d011      	beq.n	8001de0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0201 	orr.w	r2, r2, #1
 8001dca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dcc:	e008      	b.n	8001de0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f042 0201 	orr.w	r2, r2, #1
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	e000      	b.n	8001de2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001de0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40012c00 	.word	0x40012c00
 8001df0:	40013400 	.word	0x40013400
 8001df4:	40014000 	.word	0x40014000
 8001df8:	40014400 	.word	0x40014400
 8001dfc:	40014800 	.word	0x40014800
 8001e00:	40000400 	.word	0x40000400
 8001e04:	40000800 	.word	0x40000800
 8001e08:	40000c00 	.word	0x40000c00
 8001e0c:	00010007 	.word	0x00010007

08001e10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d101      	bne.n	8001e2a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001e26:	2302      	movs	r3, #2
 8001e28:	e0fd      	b.n	8002026 <HAL_TIM_PWM_ConfigChannel+0x216>
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b14      	cmp	r3, #20
 8001e36:	f200 80f0 	bhi.w	800201a <HAL_TIM_PWM_ConfigChannel+0x20a>
 8001e3a:	a201      	add	r2, pc, #4	; (adr r2, 8001e40 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8001e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e40:	08001e95 	.word	0x08001e95
 8001e44:	0800201b 	.word	0x0800201b
 8001e48:	0800201b 	.word	0x0800201b
 8001e4c:	0800201b 	.word	0x0800201b
 8001e50:	08001ed5 	.word	0x08001ed5
 8001e54:	0800201b 	.word	0x0800201b
 8001e58:	0800201b 	.word	0x0800201b
 8001e5c:	0800201b 	.word	0x0800201b
 8001e60:	08001f17 	.word	0x08001f17
 8001e64:	0800201b 	.word	0x0800201b
 8001e68:	0800201b 	.word	0x0800201b
 8001e6c:	0800201b 	.word	0x0800201b
 8001e70:	08001f57 	.word	0x08001f57
 8001e74:	0800201b 	.word	0x0800201b
 8001e78:	0800201b 	.word	0x0800201b
 8001e7c:	0800201b 	.word	0x0800201b
 8001e80:	08001f99 	.word	0x08001f99
 8001e84:	0800201b 	.word	0x0800201b
 8001e88:	0800201b 	.word	0x0800201b
 8001e8c:	0800201b 	.word	0x0800201b
 8001e90:	08001fd9 	.word	0x08001fd9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f000 fa28 	bl	80022f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	699a      	ldr	r2, [r3, #24]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0208 	orr.w	r2, r2, #8
 8001eae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699a      	ldr	r2, [r3, #24]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0204 	bic.w	r2, r2, #4
 8001ebe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6999      	ldr	r1, [r3, #24]
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	691a      	ldr	r2, [r3, #16]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	619a      	str	r2, [r3, #24]
      break;
 8001ed2:	e0a3      	b.n	800201c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68b9      	ldr	r1, [r7, #8]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 fa98 	bl	8002410 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	699a      	ldr	r2, [r3, #24]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001eee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	699a      	ldr	r2, [r3, #24]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001efe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6999      	ldr	r1, [r3, #24]
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	021a      	lsls	r2, r3, #8
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	619a      	str	r2, [r3, #24]
      break;
 8001f14:	e082      	b.n	800201c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68b9      	ldr	r1, [r7, #8]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 fb01 	bl	8002524 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	69da      	ldr	r2, [r3, #28]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 0208 	orr.w	r2, r2, #8
 8001f30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	69da      	ldr	r2, [r3, #28]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 0204 	bic.w	r2, r2, #4
 8001f40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	69d9      	ldr	r1, [r3, #28]
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	691a      	ldr	r2, [r3, #16]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	61da      	str	r2, [r3, #28]
      break;
 8001f54:	e062      	b.n	800201c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68b9      	ldr	r1, [r7, #8]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 fb69 	bl	8002634 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	69da      	ldr	r2, [r3, #28]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	69da      	ldr	r2, [r3, #28]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	69d9      	ldr	r1, [r3, #28]
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	691b      	ldr	r3, [r3, #16]
 8001f8c:	021a      	lsls	r2, r3, #8
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	430a      	orrs	r2, r1
 8001f94:	61da      	str	r2, [r3, #28]
      break;
 8001f96:	e041      	b.n	800201c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68b9      	ldr	r1, [r7, #8]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 fbb2 	bl	8002708 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f042 0208 	orr.w	r2, r2, #8
 8001fb2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 0204 	bic.w	r2, r2, #4
 8001fc2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	691a      	ldr	r2, [r3, #16]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001fd6:	e021      	b.n	800201c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68b9      	ldr	r1, [r7, #8]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fbf6 	bl	80027d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ff2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002002:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	021a      	lsls	r2, r3, #8
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002018:	e000      	b.n	800201c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800201a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop

08002030 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002040:	2b01      	cmp	r3, #1
 8002042:	d101      	bne.n	8002048 <HAL_TIM_ConfigClockSource+0x18>
 8002044:	2302      	movs	r3, #2
 8002046:	e0b5      	b.n	80021b4 <HAL_TIM_ConfigClockSource+0x184>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2202      	movs	r2, #2
 8002054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002066:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800206a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002072:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002084:	d03e      	beq.n	8002104 <HAL_TIM_ConfigClockSource+0xd4>
 8002086:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800208a:	f200 8087 	bhi.w	800219c <HAL_TIM_ConfigClockSource+0x16c>
 800208e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002092:	f000 8085 	beq.w	80021a0 <HAL_TIM_ConfigClockSource+0x170>
 8002096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800209a:	d87f      	bhi.n	800219c <HAL_TIM_ConfigClockSource+0x16c>
 800209c:	2b70      	cmp	r3, #112	; 0x70
 800209e:	d01a      	beq.n	80020d6 <HAL_TIM_ConfigClockSource+0xa6>
 80020a0:	2b70      	cmp	r3, #112	; 0x70
 80020a2:	d87b      	bhi.n	800219c <HAL_TIM_ConfigClockSource+0x16c>
 80020a4:	2b60      	cmp	r3, #96	; 0x60
 80020a6:	d050      	beq.n	800214a <HAL_TIM_ConfigClockSource+0x11a>
 80020a8:	2b60      	cmp	r3, #96	; 0x60
 80020aa:	d877      	bhi.n	800219c <HAL_TIM_ConfigClockSource+0x16c>
 80020ac:	2b50      	cmp	r3, #80	; 0x50
 80020ae:	d03c      	beq.n	800212a <HAL_TIM_ConfigClockSource+0xfa>
 80020b0:	2b50      	cmp	r3, #80	; 0x50
 80020b2:	d873      	bhi.n	800219c <HAL_TIM_ConfigClockSource+0x16c>
 80020b4:	2b40      	cmp	r3, #64	; 0x40
 80020b6:	d058      	beq.n	800216a <HAL_TIM_ConfigClockSource+0x13a>
 80020b8:	2b40      	cmp	r3, #64	; 0x40
 80020ba:	d86f      	bhi.n	800219c <HAL_TIM_ConfigClockSource+0x16c>
 80020bc:	2b30      	cmp	r3, #48	; 0x30
 80020be:	d064      	beq.n	800218a <HAL_TIM_ConfigClockSource+0x15a>
 80020c0:	2b30      	cmp	r3, #48	; 0x30
 80020c2:	d86b      	bhi.n	800219c <HAL_TIM_ConfigClockSource+0x16c>
 80020c4:	2b20      	cmp	r3, #32
 80020c6:	d060      	beq.n	800218a <HAL_TIM_ConfigClockSource+0x15a>
 80020c8:	2b20      	cmp	r3, #32
 80020ca:	d867      	bhi.n	800219c <HAL_TIM_ConfigClockSource+0x16c>
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d05c      	beq.n	800218a <HAL_TIM_ConfigClockSource+0x15a>
 80020d0:	2b10      	cmp	r3, #16
 80020d2:	d05a      	beq.n	800218a <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80020d4:	e062      	b.n	800219c <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6818      	ldr	r0, [r3, #0]
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	6899      	ldr	r1, [r3, #8]
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	f000 fc53 	bl	8002990 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80020f8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	609a      	str	r2, [r3, #8]
      break;
 8002102:	e04e      	b.n	80021a2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6818      	ldr	r0, [r3, #0]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	6899      	ldr	r1, [r3, #8]
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	f000 fc3c 	bl	8002990 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002126:	609a      	str	r2, [r3, #8]
      break;
 8002128:	e03b      	b.n	80021a2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6818      	ldr	r0, [r3, #0]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	6859      	ldr	r1, [r3, #4]
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	461a      	mov	r2, r3
 8002138:	f000 fbb0 	bl	800289c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2150      	movs	r1, #80	; 0x50
 8002142:	4618      	mov	r0, r3
 8002144:	f000 fc09 	bl	800295a <TIM_ITRx_SetConfig>
      break;
 8002148:	e02b      	b.n	80021a2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6818      	ldr	r0, [r3, #0]
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	6859      	ldr	r1, [r3, #4]
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	461a      	mov	r2, r3
 8002158:	f000 fbcf 	bl	80028fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2160      	movs	r1, #96	; 0x60
 8002162:	4618      	mov	r0, r3
 8002164:	f000 fbf9 	bl	800295a <TIM_ITRx_SetConfig>
      break;
 8002168:	e01b      	b.n	80021a2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6818      	ldr	r0, [r3, #0]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	6859      	ldr	r1, [r3, #4]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	461a      	mov	r2, r3
 8002178:	f000 fb90 	bl	800289c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2140      	movs	r1, #64	; 0x40
 8002182:	4618      	mov	r0, r3
 8002184:	f000 fbe9 	bl	800295a <TIM_ITRx_SetConfig>
      break;
 8002188:	e00b      	b.n	80021a2 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4619      	mov	r1, r3
 8002194:	4610      	mov	r0, r2
 8002196:	f000 fbe0 	bl	800295a <TIM_ITRx_SetConfig>
        break;
 800219a:	e002      	b.n	80021a2 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800219c:	bf00      	nop
 800219e:	e000      	b.n	80021a2 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80021a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a40      	ldr	r2, [pc, #256]	; (80022d0 <TIM_Base_SetConfig+0x114>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d013      	beq.n	80021fc <TIM_Base_SetConfig+0x40>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021da:	d00f      	beq.n	80021fc <TIM_Base_SetConfig+0x40>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a3d      	ldr	r2, [pc, #244]	; (80022d4 <TIM_Base_SetConfig+0x118>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d00b      	beq.n	80021fc <TIM_Base_SetConfig+0x40>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a3c      	ldr	r2, [pc, #240]	; (80022d8 <TIM_Base_SetConfig+0x11c>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d007      	beq.n	80021fc <TIM_Base_SetConfig+0x40>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a3b      	ldr	r2, [pc, #236]	; (80022dc <TIM_Base_SetConfig+0x120>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d003      	beq.n	80021fc <TIM_Base_SetConfig+0x40>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a3a      	ldr	r2, [pc, #232]	; (80022e0 <TIM_Base_SetConfig+0x124>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d108      	bne.n	800220e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002202:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	68fa      	ldr	r2, [r7, #12]
 800220a:	4313      	orrs	r3, r2
 800220c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a2f      	ldr	r2, [pc, #188]	; (80022d0 <TIM_Base_SetConfig+0x114>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d01f      	beq.n	8002256 <TIM_Base_SetConfig+0x9a>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800221c:	d01b      	beq.n	8002256 <TIM_Base_SetConfig+0x9a>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a2c      	ldr	r2, [pc, #176]	; (80022d4 <TIM_Base_SetConfig+0x118>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d017      	beq.n	8002256 <TIM_Base_SetConfig+0x9a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a2b      	ldr	r2, [pc, #172]	; (80022d8 <TIM_Base_SetConfig+0x11c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d013      	beq.n	8002256 <TIM_Base_SetConfig+0x9a>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a2a      	ldr	r2, [pc, #168]	; (80022dc <TIM_Base_SetConfig+0x120>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d00f      	beq.n	8002256 <TIM_Base_SetConfig+0x9a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a29      	ldr	r2, [pc, #164]	; (80022e0 <TIM_Base_SetConfig+0x124>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00b      	beq.n	8002256 <TIM_Base_SetConfig+0x9a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a28      	ldr	r2, [pc, #160]	; (80022e4 <TIM_Base_SetConfig+0x128>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d007      	beq.n	8002256 <TIM_Base_SetConfig+0x9a>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a27      	ldr	r2, [pc, #156]	; (80022e8 <TIM_Base_SetConfig+0x12c>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d003      	beq.n	8002256 <TIM_Base_SetConfig+0x9a>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a26      	ldr	r2, [pc, #152]	; (80022ec <TIM_Base_SetConfig+0x130>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d108      	bne.n	8002268 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800225c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	4313      	orrs	r3, r2
 8002266:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	4313      	orrs	r3, r2
 8002274:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4a10      	ldr	r2, [pc, #64]	; (80022d0 <TIM_Base_SetConfig+0x114>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d00f      	beq.n	80022b4 <TIM_Base_SetConfig+0xf8>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a12      	ldr	r2, [pc, #72]	; (80022e0 <TIM_Base_SetConfig+0x124>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d00b      	beq.n	80022b4 <TIM_Base_SetConfig+0xf8>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a11      	ldr	r2, [pc, #68]	; (80022e4 <TIM_Base_SetConfig+0x128>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d007      	beq.n	80022b4 <TIM_Base_SetConfig+0xf8>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a10      	ldr	r2, [pc, #64]	; (80022e8 <TIM_Base_SetConfig+0x12c>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d003      	beq.n	80022b4 <TIM_Base_SetConfig+0xf8>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a0f      	ldr	r2, [pc, #60]	; (80022ec <TIM_Base_SetConfig+0x130>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d103      	bne.n	80022bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	691a      	ldr	r2, [r3, #16]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	615a      	str	r2, [r3, #20]
}
 80022c2:	bf00      	nop
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40012c00 	.word	0x40012c00
 80022d4:	40000400 	.word	0x40000400
 80022d8:	40000800 	.word	0x40000800
 80022dc:	40000c00 	.word	0x40000c00
 80022e0:	40013400 	.word	0x40013400
 80022e4:	40014000 	.word	0x40014000
 80022e8:	40014400 	.word	0x40014400
 80022ec:	40014800 	.word	0x40014800

080022f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b087      	sub	sp, #28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	f023 0201 	bic.w	r2, r3, #1
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800231e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f023 0303 	bic.w	r3, r3, #3
 800232a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	4313      	orrs	r3, r2
 8002334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f023 0302 	bic.w	r3, r3, #2
 800233c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	4313      	orrs	r3, r2
 8002346:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a2c      	ldr	r2, [pc, #176]	; (80023fc <TIM_OC1_SetConfig+0x10c>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d00f      	beq.n	8002370 <TIM_OC1_SetConfig+0x80>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a2b      	ldr	r2, [pc, #172]	; (8002400 <TIM_OC1_SetConfig+0x110>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d00b      	beq.n	8002370 <TIM_OC1_SetConfig+0x80>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a2a      	ldr	r2, [pc, #168]	; (8002404 <TIM_OC1_SetConfig+0x114>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d007      	beq.n	8002370 <TIM_OC1_SetConfig+0x80>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a29      	ldr	r2, [pc, #164]	; (8002408 <TIM_OC1_SetConfig+0x118>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d003      	beq.n	8002370 <TIM_OC1_SetConfig+0x80>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a28      	ldr	r2, [pc, #160]	; (800240c <TIM_OC1_SetConfig+0x11c>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d10c      	bne.n	800238a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	f023 0308 	bic.w	r3, r3, #8
 8002376:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	697a      	ldr	r2, [r7, #20]
 800237e:	4313      	orrs	r3, r2
 8002380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f023 0304 	bic.w	r3, r3, #4
 8002388:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a1b      	ldr	r2, [pc, #108]	; (80023fc <TIM_OC1_SetConfig+0x10c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d00f      	beq.n	80023b2 <TIM_OC1_SetConfig+0xc2>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a1a      	ldr	r2, [pc, #104]	; (8002400 <TIM_OC1_SetConfig+0x110>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d00b      	beq.n	80023b2 <TIM_OC1_SetConfig+0xc2>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a19      	ldr	r2, [pc, #100]	; (8002404 <TIM_OC1_SetConfig+0x114>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d007      	beq.n	80023b2 <TIM_OC1_SetConfig+0xc2>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a18      	ldr	r2, [pc, #96]	; (8002408 <TIM_OC1_SetConfig+0x118>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d003      	beq.n	80023b2 <TIM_OC1_SetConfig+0xc2>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a17      	ldr	r2, [pc, #92]	; (800240c <TIM_OC1_SetConfig+0x11c>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d111      	bne.n	80023d6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80023c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	621a      	str	r2, [r3, #32]
}
 80023f0:	bf00      	nop
 80023f2:	371c      	adds	r7, #28
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	40012c00 	.word	0x40012c00
 8002400:	40013400 	.word	0x40013400
 8002404:	40014000 	.word	0x40014000
 8002408:	40014400 	.word	0x40014400
 800240c:	40014800 	.word	0x40014800

08002410 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002410:	b480      	push	{r7}
 8002412:	b087      	sub	sp, #28
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	f023 0210 	bic.w	r2, r3, #16
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a1b      	ldr	r3, [r3, #32]
 800242a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800243e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800244a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	021b      	lsls	r3, r3, #8
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	4313      	orrs	r3, r2
 8002456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f023 0320 	bic.w	r3, r3, #32
 800245e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	011b      	lsls	r3, r3, #4
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	4313      	orrs	r3, r2
 800246a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a28      	ldr	r2, [pc, #160]	; (8002510 <TIM_OC2_SetConfig+0x100>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d003      	beq.n	800247c <TIM_OC2_SetConfig+0x6c>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a27      	ldr	r2, [pc, #156]	; (8002514 <TIM_OC2_SetConfig+0x104>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d10d      	bne.n	8002498 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002482:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	4313      	orrs	r3, r2
 800248e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002496:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a1d      	ldr	r2, [pc, #116]	; (8002510 <TIM_OC2_SetConfig+0x100>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d00f      	beq.n	80024c0 <TIM_OC2_SetConfig+0xb0>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a1c      	ldr	r2, [pc, #112]	; (8002514 <TIM_OC2_SetConfig+0x104>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d00b      	beq.n	80024c0 <TIM_OC2_SetConfig+0xb0>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a1b      	ldr	r2, [pc, #108]	; (8002518 <TIM_OC2_SetConfig+0x108>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d007      	beq.n	80024c0 <TIM_OC2_SetConfig+0xb0>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a1a      	ldr	r2, [pc, #104]	; (800251c <TIM_OC2_SetConfig+0x10c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d003      	beq.n	80024c0 <TIM_OC2_SetConfig+0xb0>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a19      	ldr	r2, [pc, #100]	; (8002520 <TIM_OC2_SetConfig+0x110>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d113      	bne.n	80024e8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80024c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80024ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	695b      	ldr	r3, [r3, #20]
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	4313      	orrs	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	621a      	str	r2, [r3, #32]
}
 8002502:	bf00      	nop
 8002504:	371c      	adds	r7, #28
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40012c00 	.word	0x40012c00
 8002514:	40013400 	.word	0x40013400
 8002518:	40014000 	.word	0x40014000
 800251c:	40014400 	.word	0x40014400
 8002520:	40014800 	.word	0x40014800

08002524 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002524:	b480      	push	{r7}
 8002526:	b087      	sub	sp, #28
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a1b      	ldr	r3, [r3, #32]
 800253e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f023 0303 	bic.w	r3, r3, #3
 800255e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68fa      	ldr	r2, [r7, #12]
 8002566:	4313      	orrs	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002570:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	021b      	lsls	r3, r3, #8
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	4313      	orrs	r3, r2
 800257c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a27      	ldr	r2, [pc, #156]	; (8002620 <TIM_OC3_SetConfig+0xfc>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d003      	beq.n	800258e <TIM_OC3_SetConfig+0x6a>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a26      	ldr	r2, [pc, #152]	; (8002624 <TIM_OC3_SetConfig+0x100>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d10d      	bne.n	80025aa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002594:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	021b      	lsls	r3, r3, #8
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	4313      	orrs	r3, r2
 80025a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a1c      	ldr	r2, [pc, #112]	; (8002620 <TIM_OC3_SetConfig+0xfc>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d00f      	beq.n	80025d2 <TIM_OC3_SetConfig+0xae>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a1b      	ldr	r2, [pc, #108]	; (8002624 <TIM_OC3_SetConfig+0x100>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d00b      	beq.n	80025d2 <TIM_OC3_SetConfig+0xae>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a1a      	ldr	r2, [pc, #104]	; (8002628 <TIM_OC3_SetConfig+0x104>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d007      	beq.n	80025d2 <TIM_OC3_SetConfig+0xae>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a19      	ldr	r2, [pc, #100]	; (800262c <TIM_OC3_SetConfig+0x108>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d003      	beq.n	80025d2 <TIM_OC3_SetConfig+0xae>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a18      	ldr	r2, [pc, #96]	; (8002630 <TIM_OC3_SetConfig+0x10c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d113      	bne.n	80025fa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80025e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	011b      	lsls	r3, r3, #4
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	621a      	str	r2, [r3, #32]
}
 8002614:	bf00      	nop
 8002616:	371c      	adds	r7, #28
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	40012c00 	.word	0x40012c00
 8002624:	40013400 	.word	0x40013400
 8002628:	40014000 	.word	0x40014000
 800262c:	40014400 	.word	0x40014400
 8002630:	40014800 	.word	0x40014800

08002634 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002634:	b480      	push	{r7}
 8002636:	b087      	sub	sp, #28
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a1b      	ldr	r3, [r3, #32]
 800264e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800266e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	4313      	orrs	r3, r2
 800267a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002682:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	031b      	lsls	r3, r3, #12
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	4313      	orrs	r3, r2
 800268e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a18      	ldr	r2, [pc, #96]	; (80026f4 <TIM_OC4_SetConfig+0xc0>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d00f      	beq.n	80026b8 <TIM_OC4_SetConfig+0x84>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	4a17      	ldr	r2, [pc, #92]	; (80026f8 <TIM_OC4_SetConfig+0xc4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d00b      	beq.n	80026b8 <TIM_OC4_SetConfig+0x84>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a16      	ldr	r2, [pc, #88]	; (80026fc <TIM_OC4_SetConfig+0xc8>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d007      	beq.n	80026b8 <TIM_OC4_SetConfig+0x84>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a15      	ldr	r2, [pc, #84]	; (8002700 <TIM_OC4_SetConfig+0xcc>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d003      	beq.n	80026b8 <TIM_OC4_SetConfig+0x84>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a14      	ldr	r2, [pc, #80]	; (8002704 <TIM_OC4_SetConfig+0xd0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d109      	bne.n	80026cc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	019b      	lsls	r3, r3, #6
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	621a      	str	r2, [r3, #32]
}
 80026e6:	bf00      	nop
 80026e8:	371c      	adds	r7, #28
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	40012c00 	.word	0x40012c00
 80026f8:	40013400 	.word	0x40013400
 80026fc:	40014000 	.word	0x40014000
 8002700:	40014400 	.word	0x40014400
 8002704:	40014800 	.word	0x40014800

08002708 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800273a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	4313      	orrs	r3, r2
 8002744:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800274c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	041b      	lsls	r3, r3, #16
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	4313      	orrs	r3, r2
 8002758:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a17      	ldr	r2, [pc, #92]	; (80027bc <TIM_OC5_SetConfig+0xb4>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d00f      	beq.n	8002782 <TIM_OC5_SetConfig+0x7a>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a16      	ldr	r2, [pc, #88]	; (80027c0 <TIM_OC5_SetConfig+0xb8>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d00b      	beq.n	8002782 <TIM_OC5_SetConfig+0x7a>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a15      	ldr	r2, [pc, #84]	; (80027c4 <TIM_OC5_SetConfig+0xbc>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d007      	beq.n	8002782 <TIM_OC5_SetConfig+0x7a>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a14      	ldr	r2, [pc, #80]	; (80027c8 <TIM_OC5_SetConfig+0xc0>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d003      	beq.n	8002782 <TIM_OC5_SetConfig+0x7a>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a13      	ldr	r2, [pc, #76]	; (80027cc <TIM_OC5_SetConfig+0xc4>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d109      	bne.n	8002796 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002788:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	621a      	str	r2, [r3, #32]
}
 80027b0:	bf00      	nop
 80027b2:	371c      	adds	r7, #28
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	40012c00 	.word	0x40012c00
 80027c0:	40013400 	.word	0x40013400
 80027c4:	40014000 	.word	0x40014000
 80027c8:	40014400 	.word	0x40014400
 80027cc:	40014800 	.word	0x40014800

080027d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b087      	sub	sp, #28
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	021b      	lsls	r3, r3, #8
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	4313      	orrs	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002816:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	051b      	lsls	r3, r3, #20
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	4313      	orrs	r3, r2
 8002822:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a18      	ldr	r2, [pc, #96]	; (8002888 <TIM_OC6_SetConfig+0xb8>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d00f      	beq.n	800284c <TIM_OC6_SetConfig+0x7c>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a17      	ldr	r2, [pc, #92]	; (800288c <TIM_OC6_SetConfig+0xbc>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d00b      	beq.n	800284c <TIM_OC6_SetConfig+0x7c>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a16      	ldr	r2, [pc, #88]	; (8002890 <TIM_OC6_SetConfig+0xc0>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d007      	beq.n	800284c <TIM_OC6_SetConfig+0x7c>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a15      	ldr	r2, [pc, #84]	; (8002894 <TIM_OC6_SetConfig+0xc4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d003      	beq.n	800284c <TIM_OC6_SetConfig+0x7c>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a14      	ldr	r2, [pc, #80]	; (8002898 <TIM_OC6_SetConfig+0xc8>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d109      	bne.n	8002860 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002852:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	029b      	lsls	r3, r3, #10
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	4313      	orrs	r3, r2
 800285e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	621a      	str	r2, [r3, #32]
}
 800287a:	bf00      	nop
 800287c:	371c      	adds	r7, #28
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	40012c00 	.word	0x40012c00
 800288c:	40013400 	.word	0x40013400
 8002890:	40014000 	.word	0x40014000
 8002894:	40014400 	.word	0x40014400
 8002898:	40014800 	.word	0x40014800

0800289c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	f023 0201 	bic.w	r2, r3, #1
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	011b      	lsls	r3, r3, #4
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f023 030a 	bic.w	r3, r3, #10
 80028d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	4313      	orrs	r3, r2
 80028e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	621a      	str	r2, [r3, #32]
}
 80028ee:	bf00      	nop
 80028f0:	371c      	adds	r7, #28
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr

080028fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b087      	sub	sp, #28
 80028fe:	af00      	add	r7, sp, #0
 8002900:	60f8      	str	r0, [r7, #12]
 8002902:	60b9      	str	r1, [r7, #8]
 8002904:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	f023 0210 	bic.w	r2, r3, #16
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a1b      	ldr	r3, [r3, #32]
 800291c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002924:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	031b      	lsls	r3, r3, #12
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	4313      	orrs	r3, r2
 800292e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002936:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	621a      	str	r2, [r3, #32]
}
 800294e:	bf00      	nop
 8002950:	371c      	adds	r7, #28
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800295a:	b480      	push	{r7}
 800295c:	b085      	sub	sp, #20
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002970:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4313      	orrs	r3, r2
 8002978:	f043 0307 	orr.w	r3, r3, #7
 800297c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	609a      	str	r2, [r3, #8]
}
 8002984:	bf00      	nop
 8002986:	3714      	adds	r7, #20
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	021a      	lsls	r2, r3, #8
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	431a      	orrs	r2, r3
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	609a      	str	r2, [r3, #8]
}
 80029c4:	bf00      	nop
 80029c6:	371c      	adds	r7, #28
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b087      	sub	sp, #28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	f003 031f 	and.w	r3, r3, #31
 80029e2:	2201      	movs	r2, #1
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6a1a      	ldr	r2, [r3, #32]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	43db      	mvns	r3, r3
 80029f2:	401a      	ands	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6a1a      	ldr	r2, [r3, #32]
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f003 031f 	and.w	r3, r3, #31
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	431a      	orrs	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	621a      	str	r2, [r3, #32]
}
 8002a0e:	bf00      	nop
 8002a10:	371c      	adds	r7, #28
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
	...

08002a1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d101      	bne.n	8002a34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a30:	2302      	movs	r3, #2
 8002a32:	e068      	b.n	8002b06 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a2e      	ldr	r2, [pc, #184]	; (8002b14 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d004      	beq.n	8002a68 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a2d      	ldr	r2, [pc, #180]	; (8002b18 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d108      	bne.n	8002a7a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002a6e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a1e      	ldr	r2, [pc, #120]	; (8002b14 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d01d      	beq.n	8002ada <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aa6:	d018      	beq.n	8002ada <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a1b      	ldr	r2, [pc, #108]	; (8002b1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d013      	beq.n	8002ada <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1a      	ldr	r2, [pc, #104]	; (8002b20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d00e      	beq.n	8002ada <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a18      	ldr	r2, [pc, #96]	; (8002b24 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d009      	beq.n	8002ada <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a13      	ldr	r2, [pc, #76]	; (8002b18 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d004      	beq.n	8002ada <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a14      	ldr	r2, [pc, #80]	; (8002b28 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d10c      	bne.n	8002af4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ae0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3714      	adds	r7, #20
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40012c00 	.word	0x40012c00
 8002b18:	40013400 	.word	0x40013400
 8002b1c:	40000400 	.word	0x40000400
 8002b20:	40000800 	.word	0x40000800
 8002b24:	40000c00 	.word	0x40000c00
 8002b28:	40014000 	.word	0x40014000

08002b2c <__libc_init_array>:
 8002b2c:	b570      	push	{r4, r5, r6, lr}
 8002b2e:	4d0d      	ldr	r5, [pc, #52]	; (8002b64 <__libc_init_array+0x38>)
 8002b30:	4c0d      	ldr	r4, [pc, #52]	; (8002b68 <__libc_init_array+0x3c>)
 8002b32:	1b64      	subs	r4, r4, r5
 8002b34:	10a4      	asrs	r4, r4, #2
 8002b36:	2600      	movs	r6, #0
 8002b38:	42a6      	cmp	r6, r4
 8002b3a:	d109      	bne.n	8002b50 <__libc_init_array+0x24>
 8002b3c:	4d0b      	ldr	r5, [pc, #44]	; (8002b6c <__libc_init_array+0x40>)
 8002b3e:	4c0c      	ldr	r4, [pc, #48]	; (8002b70 <__libc_init_array+0x44>)
 8002b40:	f000 f820 	bl	8002b84 <_init>
 8002b44:	1b64      	subs	r4, r4, r5
 8002b46:	10a4      	asrs	r4, r4, #2
 8002b48:	2600      	movs	r6, #0
 8002b4a:	42a6      	cmp	r6, r4
 8002b4c:	d105      	bne.n	8002b5a <__libc_init_array+0x2e>
 8002b4e:	bd70      	pop	{r4, r5, r6, pc}
 8002b50:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b54:	4798      	blx	r3
 8002b56:	3601      	adds	r6, #1
 8002b58:	e7ee      	b.n	8002b38 <__libc_init_array+0xc>
 8002b5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b5e:	4798      	blx	r3
 8002b60:	3601      	adds	r6, #1
 8002b62:	e7f2      	b.n	8002b4a <__libc_init_array+0x1e>
 8002b64:	08002bdc 	.word	0x08002bdc
 8002b68:	08002bdc 	.word	0x08002bdc
 8002b6c:	08002bdc 	.word	0x08002bdc
 8002b70:	08002be0 	.word	0x08002be0

08002b74 <memset>:
 8002b74:	4402      	add	r2, r0
 8002b76:	4603      	mov	r3, r0
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d100      	bne.n	8002b7e <memset+0xa>
 8002b7c:	4770      	bx	lr
 8002b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b82:	e7f9      	b.n	8002b78 <memset+0x4>

08002b84 <_init>:
 8002b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b86:	bf00      	nop
 8002b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b8a:	bc08      	pop	{r3}
 8002b8c:	469e      	mov	lr, r3
 8002b8e:	4770      	bx	lr

08002b90 <_fini>:
 8002b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b92:	bf00      	nop
 8002b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b96:	bc08      	pop	{r3}
 8002b98:	469e      	mov	lr, r3
 8002b9a:	4770      	bx	lr
