Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Dec 12 13:10:00 2022
| Host             : LAPTOP-IBQPOVJO running 64-bit major release  (build 9200)
| Command          : report_power -file ZYNQ_CORE_wrapper_power_routed.rpt -pb ZYNQ_CORE_wrapper_power_summary_routed.pb -rpx ZYNQ_CORE_wrapper_power_routed.rpx
| Design           : ZYNQ_CORE_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.714        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.593        |
| Device Static (W)        | 0.121        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.2         |
| Junction Temperature (C) | 44.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |        7 |       --- |             --- |
| Slice Logic              |     0.014 |    16118 |       --- |             --- |
|   LUT as Logic           |     0.012 |     4885 |     17600 |           27.76 |
|   Register               |    <0.001 |     7894 |     35200 |           22.43 |
|   LUT as Distributed RAM |    <0.001 |      430 |      6000 |            7.17 |
|   CARRY4                 |    <0.001 |      194 |      4400 |            4.41 |
|   LUT as Shift Register  |    <0.001 |      241 |      6000 |            4.02 |
|   F7/F8 Muxes            |    <0.001 |        6 |     17600 |            0.03 |
|   Others                 |     0.000 |      769 |       --- |             --- |
| Signals                  |     0.017 |    10983 |       --- |             --- |
| Block RAM                |     0.003 |        5 |        60 |            8.33 |
| MMCM                     |     0.118 |        1 |         2 |           50.00 |
| I/O                      |     0.132 |        8 |       100 |            8.00 |
| PS7                      |     1.275 |        1 |       --- |             --- |
| Static Power             |     0.121 |          |           |                 |
| Total                    |     1.714 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.078 |       0.070 |      0.007 |
| Vccaux    |       1.800 |     0.073 |       0.065 |      0.008 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.699 |       0.669 |      0.030 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+--------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                       | Constraint (ns) |
+--------------------------------+--------------------------------------------------------------+-----------------+
| clk_fpga_0                     | ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0              |            20.0 |
| clk_fpga_0                     | ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1                     | ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             6.7 |
| clk_out1_ZYNQ_CORE_clk_wiz_0_0 | ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0    |             2.7 |
| clkfbout_ZYNQ_CORE_clk_wiz_0_0 | ZYNQ_CORE_i/clk_wiz_0/inst/clkfbout_ZYNQ_CORE_clk_wiz_0_0    |            40.0 |
+--------------------------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| ZYNQ_CORE_wrapper        |     1.593 |
|   ZYNQ_CORE_i            |     1.593 |
|     DVI_Transmitter_0    |     0.134 |
|       inst               |     0.134 |
|     Pixclock_divider_0   |     0.002 |
|       inst               |     0.002 |
|     axi_smc              |     0.030 |
|       inst               |     0.030 |
|     axi_vdma_0           |     0.024 |
|       U0                 |     0.024 |
|     clk_wiz_0            |     0.118 |
|       inst               |     0.118 |
|     processing_system7_0 |     1.276 |
|       inst               |     1.276 |
|     ps7_0_axi_periph     |     0.002 |
|       s00_couplers       |     0.002 |
|     v_axi4s_vid_out_0    |     0.006 |
|       inst               |     0.006 |
|     v_tc_0               |     0.001 |
|       U0                 |     0.001 |
+--------------------------+-----------+


