<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">PPCISelLowering.h</div></div>
</div><!--header-->
<div class="contents">
<a href="PPCISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- PPCISelLowering.h - PPC32 DAG Lowering Interface --------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file defines the interfaces that PPC uses to lower LLVM code into a</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// selection DAG.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="InlineAsm_8h.html">llvm/IR/InlineAsm.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="Metadata_8h.html">llvm/IR/Metadata.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html">   36</a></span>  <span class="keyword">namespace </span>PPCISD {</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="comment">// When adding a NEW PPCISD node please add it to the correct position in</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    <span class="comment">// the enum. The order of elements in this enum matters!</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="comment">// Values that are added after this entry:</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">//     STBRX = ISD::FIRST_TARGET_MEMORY_OPCODE</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="comment">// are considered memory opcodes and are treated differently than entries</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    <span class="comment">// that come before it. For example, ADD or MUL should be placed before</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="comment">// the ISD::FIRST_TARGET_MEMORY_OPCODE while a LOAD or STORE should come</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    <span class="comment">// after it.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">   46</a></span>    <span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>      <span class="comment">// Start the numbering where the builtin ops and target ops leave off.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">   48</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">      /// FSEL - Traditional three-operand fsel node.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">   52</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"></span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">      /// FCFID - The FCFID instruction, taking an f64 operand and producing</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">      /// and f64 value containing the FP representation of the integer that</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">      /// was temporarily in the f64 operand.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">   57</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"></span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">      /// Newer FCFID[US] integer-to-floating-point conversion instructions for</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">      /// unsigned integers and single-precision outputs.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">   61</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"></span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">      /// FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">      /// operand, producing an f64 value containing the integer representation</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">      /// of that FP value.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">   66</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"></span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">      /// Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">      /// unsigned integers with round toward zero.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">   70</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"></span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">      /// Floating-point-to-interger conversion instructions</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">   73</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">FP_TO_UINT_IN_VSR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">FP_TO_SINT_IN_VSR</a>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"></span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">      /// VEXTS, ByteWidth - takes an input in VSFRC and produces an output in</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">      /// VSFRC that is sign-extended from ByteWidth to a 64-byte integer.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">   77</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">VEXTS</a>,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"></span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">      /// SExtVElems, takes an input vector of a smaller type and sign</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">      /// extends to an output vector of a larger type.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a87c89f4c15d0e297b8e8764dc03c612d">   81</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a87c89f4c15d0e297b8e8764dc03c612d">SExtVElems</a>,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"></span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">      /// Reciprocal estimate instructions (unary FP ops).</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">   84</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>      <span class="comment">// VMADDFP, VNMSUBFP - The VMADDFP and VNMSUBFP instructions, taking</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>      <span class="comment">// three v4f32 operands and producing a v4f32 result.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4641b97d96da9f08b2609132342ca65b">   88</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4641b97d96da9f08b2609132342ca65b">VMADDFP</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a34a5ed2588ccc989de4882384c296b">VNMSUBFP</a>,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"></span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">      /// VPERM - The PPC VPERM Instruction.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">   92</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">VPERM</a>,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"></span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">      /// XXSPLT - The PPC VSX splat instructions</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">   96</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">XXSPLT</a>,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"></span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">      /// VECINSERT - The PPC vector insert instruction</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">  100</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">VECINSERT</a>,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"></span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">      /// XXREVERSE - The PPC VSX reverse instruction</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6ba98931556e9fd9cab4a5c41d973d18">  104</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6ba98931556e9fd9cab4a5c41d973d18">XXREVERSE</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">      /// VECSHL - The PPC vector shift left instruction</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">  108</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">VECSHL</a>,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"></span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">      /// XXPERMDI - The PPC XXPERMDI instruction</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">  112</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">XXPERMDI</a>,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"></span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">      /// The CMPB instruction (takes two operands of i32 or i64).</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">  115</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">CMPB</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"></span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">      /// Hi/Lo - These represent the high and low 16-bit parts of a global</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">      /// address respectively.  These nodes have two operands, the first of</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">      /// which must be a TargetGlobalAddress, and the second of which must be a</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">      /// Constant.  Selected naively, these turn into &#39;lis G+C&#39; and &#39;li G+C&#39;,</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">      /// though these are usually folded into other nodes.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">  122</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">Hi</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">Lo</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"></span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">      /// The following two target-specific nodes are used for calls through</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">      /// function pointers in the 64-bit SVR4 ABI.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">      /// OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">      /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">      /// compute an allocation on the stack.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">  130</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"></span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">      /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">      /// compute an offset from native SP to the address  of the most recent</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">      /// dynamic alloca.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">  135</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">DYNAREAOFFSET</a>,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"></span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">      /// GlobalBaseReg - On Darwin, this node represents the result of the mflr</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">      /// at function entry, used for PIC code.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">  139</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"></span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">      /// These nodes represent PPC shifts.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">      /// For scalar types, only the last `n + 1` bits of the shift amounts</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">      /// are used, where n is log2(sizeof(element) * 8). See sld/slw, etc.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">      /// for exact behaviors.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">      /// For vector types, only the last n bits are used. See vsld.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">  148</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">SRL</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"></span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">      /// EXTSWSLI = The PPC extswsli instruction, which does an extend-sign</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">      /// word and shift left immediate.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">  152</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">EXTSWSLI</a>,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"></span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">      /// The combination of sra[wd]i and addze used to implemented signed</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">      /// integer division by a power of 2. The first operand is the dividend,</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">      /// and the second is the constant shift amount (representing the</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">      /// divisor).</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">  158</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">SRA_ADDZE</a>,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"></span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">      /// CALL - A direct function call.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">      /// CALL_NOP is a call with the special NOP which follows 64-bit</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">      /// SVR4 calls and 32-bit/64-bit AIX calls.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">  163</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"></span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">      /// CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">      /// MTCTR instruction.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">  167</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"></span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">      /// CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">      /// BCTRL instruction.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">  171</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"></span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">      /// CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">      /// instruction and the TOC reload required on SVR4 PPC64.</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">  175</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">BCTRL_LOAD_TOC</a>,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"></span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">      /// Return with a flag operand, matched by &#39;blr&#39;</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">  178</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"></span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">      /// R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">      /// This copies the bits corresponding to the specified CRREG into the</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">      /// resultant GPR.  Bits corresponding to other CR regs are undefined.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">  183</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">MFOCRF</a>,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"></span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">      /// Direct move from a VSX register to a GPR</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">  186</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">MFVSR</a>,</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"></span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">      /// Direct move from a GPR to a VSX register (algebraic)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">  189</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">MTVSRA</a>,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"></span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">      /// Direct move from a GPR to a VSX register (zero)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">  192</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">MTVSRZ</a>,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"></span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">      /// Direct move of 2 consecutive GPR to a VSX register.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">  195</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">BUILD_FP128</a>,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"></span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">      /// BUILD_SPE64 and EXTRACT_SPE are analogous to BUILD_PAIR and</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">      /// EXTRACT_ELEMENT but take f64 arguments instead of i64, as i64 is</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">      /// unsupported for this target.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">      /// Merge 2 GPRs to a single SPE register.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">  201</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">BUILD_SPE64</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"></span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">      /// Extract SPE register component, second argument is high or low.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">  204</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">EXTRACT_SPE</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"></span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">      /// Extract a subvector from signed integer vector and convert to FP.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">      /// It is primarily used to convert a (widened) illegal integer vector</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">      /// type to a legal floating point vector type.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">      /// For example v2i32 -&gt; widened to v4i32 -&gt; v2f64</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">  210</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">SINT_VEC_TO_FP</a>,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"></span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">      /// Extract a subvector from unsigned integer vector and convert to FP.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">      /// As with SINT_VEC_TO_FP, used for converting illegal types.</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">  214</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">UINT_VEC_TO_FP</a>,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>      <span class="comment">// FIXME: Remove these once the ANDI glue bug is fixed:</span><span class="comment"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">      /// i1 = ANDIo_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">      /// eq or gt bit of CR0 after executing andi. x, 1. This is used to</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">      /// implement truncation of i32 or i64 to i1.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0e61868ae188bfc763c3ff95830e84e5">  220</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0e61868ae188bfc763c3ff95830e84e5">ANDIo_1_EQ_BIT</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aba5e389ea54fbe75f154ba731d290247">ANDIo_1_GT_BIT</a>,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>      <span class="comment">// READ_TIME_BASE - A read of the 64-bit time-base register on a 32-bit</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>      <span class="comment">// target (returns (Lo, Hi)). It takes a chain operand.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">  224</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">READ_TIME_BASE</a>,</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>      <span class="comment">// EH_SJLJ_SETJMP - SjLj exception handling setjmp.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">  227</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>,</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>      <span class="comment">// EH_SJLJ_LONGJMP - SjLj exception handling longjmp.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">  230</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>,</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"></span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">      /// RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP*</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">      /// instructions.  For lack of better number, we use the opcode number</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">      /// encoding for the OPC field to identify the compare.  For example, 838</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">      /// is VCMPGTSH.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">  236</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">VCMP</a>,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"></span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">      /// RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">      /// altivec VCMP*o instructions.  For lack of better number, we use the</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">      /// opcode number encoding for the OPC field to identify the compare.  For</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">      /// example, 838 is VCMPGTSH.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2739f8327120cab9e21846dee3a5366b">  242</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2739f8327120cab9e21846dee3a5366b">VCMPo</a>,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">      /// CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">      /// corresponds to the COND_BRANCH pseudo instruction.  CRRC is the</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">      /// condition register to branch on, OPC is the branch opcode to use (e.g.</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">      /// PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">      /// an optional input flag argument.</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">  249</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"></span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">      /// CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">      /// loops.</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">  253</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">BDZ</a>,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"></span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">      /// F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">      /// towards zero.  Used only as part of the long double-to-int</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">      /// conversion sequence.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">  258</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>,</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"></span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">      /// F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">  261</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">MFFS</a>,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"></span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">      /// TC_RETURN - A tail call return.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">      ///   operand #0 chain</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">      ///   operand #1 callee (register or absolute)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">      ///   operand #2 stack adjustment</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">      ///   operand #3 optional in flag</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">  268</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"></span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">      /// ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">  271</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">  272</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"></span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">      /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by initial-exec TLS</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">      /// for non-position independent code on PPC32.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">  276</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>,</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"></span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">      /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by general dynamic and</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">      /// local dynamic TLS and position indendepent code on PPC32.</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">  280</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">PPC32_PICGOT</a>,</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"></span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">      /// G8RC = ADDIS_GOT_TPREL_HA %x2, Symbol - Used by the initial-exec</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">      /// TLS model, produces an ADDIS8 instruction that adds the GOT</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">      /// base to sym\@got\@tprel\@ha.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">  285</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>,</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"></span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">      /// G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">      /// TLS model, produces a LD instruction with base register G8RReg</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">      /// and offset sym\@got\@tprel\@l.  This completes the addition that</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">      /// finds the offset of &quot;sym&quot; relative to the thread pointer.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">  291</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>,</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"></span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">      /// G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">      /// model, produces an ADD instruction that adds the contents of</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">      /// G8RReg to the thread pointer.  Symbol contains a relocation</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">      /// sym\@tls which is to be replaced by the thread pointer and</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">      /// identifies to the linker that the instruction is part of a</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">      /// TLS sequence.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">  299</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"></span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">      /// G8RC = ADDIS_TLSGD_HA %x2, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">      /// model, produces an ADDIS8 instruction that adds the GOT base</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">      /// register to sym\@got\@tlsgd\@ha.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">  304</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>,</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"></span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">      /// %x3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">      /// sym\@got\@tlsgd\@l and stores the result in X3.  Hidden by</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">      /// ADDIS_TLSGD_L_ADDR until after register assignment.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">  310</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"></span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">      /// %x3 = GET_TLS_ADDR %x3, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">      /// model, produces a call to __tls_get_addr(sym\@tlsgd).  Hidden by</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">      /// ADDIS_TLSGD_L_ADDR until after register assignment.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">  315</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">GET_TLS_ADDR</a>,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"></span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">      /// G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">      /// combines ADDI_TLSGD_L and GET_TLS_ADDR until expansion following</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">      /// register assignment.</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">  320</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">ADDI_TLSGD_L_ADDR</a>,</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"></span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">      /// G8RC = ADDIS_TLSLD_HA %x2, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">      /// model, produces an ADDIS8 instruction that adds the GOT base</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">      /// register to sym\@got\@tlsld\@ha.</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">  325</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"></span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">      /// %x3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">      /// sym\@got\@tlsld\@l and stores the result in X3.  Hidden by</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">      /// ADDIS_TLSLD_L_ADDR until after register assignment.</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">  331</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>,</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"></span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">      /// %x3 = GET_TLSLD_ADDR %x3, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">      /// model, produces a call to __tls_get_addr(sym\@tlsld).  Hidden by</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">      /// ADDIS_TLSLD_L_ADDR until after register assignment.</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">  336</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">GET_TLSLD_ADDR</a>,</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"></span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">      /// G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">      /// combines ADDI_TLSLD_L and GET_TLSLD_ADDR until expansion</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">      /// following register assignment.</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">  341</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">ADDI_TLSLD_L_ADDR</a>,</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"></span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">      /// G8RC = ADDIS_DTPREL_HA %x3, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">      /// model, produces an ADDIS8 instruction that adds X3 to</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">      /// sym\@dtprel\@ha.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">  346</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"></span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">      /// G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">      /// sym\@got\@dtprel\@l.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">  351</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"></span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">      /// VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">      /// during instruction selection to optimize a BUILD_VECTOR into</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">      /// operations on splats.  This is necessary to avoid losing these</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">      /// optimizations due to constant folding.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">  357</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>,</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"></span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">      /// CHAIN = SC CHAIN, Imm128 - System call.  The 7-bit unsigned</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">      /// operand identifies the operating system entry point.</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">  361</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>,</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"></span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">      /// CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">  364</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">CLRBHRB</a>,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"></span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">      /// GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">      /// history rolling buffer entry.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">  368</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">MFBHRBE</a>,</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"></span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">      /// CHAIN = RFEBB CHAIN, State - Return from event-based branch.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">  371</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">RFEBB</a>,</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"></span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">      /// VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">      /// endian.  Maps to an xxswapd instruction that corrects an lxvd2x</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">      /// or stxvd2x instruction.  The chain is necessary because the</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">      /// sequence replaces a load and needs to provide the same number</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">      /// of outputs.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">  378</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">XXSWAPD</a>,</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"></span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">      /// An SDNode for swaps that are not associated with any loads/stores</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">      /// and thereby have no chain.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">  382</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">SWAP_NO_CHAIN</a>,</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>      <span class="comment"></span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">      /// An SDNode for Power9 vector absolute value difference.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">      /// operand #0 vector</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">      /// operand #1 vector</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">      /// operand #2 constant i32 0 or 1, to indicate whether needs to patch</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">      /// the most significant bit for signed i32</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">      /// Power9 VABSD* instructions are designed to support unsigned integer</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">      /// vectors (byte/halfword/word), if we want to make use of them for signed</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">      /// integer vectors, we have to flip their sign bits first. To flip sign bit</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">      /// for byte/halfword integer vector would become inefficient, but for word</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">      /// integer vector, we can leverage XVNEGSP to make it efficiently. eg:</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">      /// abs(sub(a,b)) =&gt; VABSDUW(a+0x80000000, b+0x80000000) </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">      ///               =&gt; VABSDUW((XVNEGSP a), (XVNEGSP b))</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">  397</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">VABSD</a>,</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"></span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">      /// QVFPERM = This corresponds to the QPX qvfperm instruction.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1fbf4763de48064297d4f8030f1a4f89">  400</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1fbf4763de48064297d4f8030f1a4f89">QVFPERM</a>,</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"></span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">      /// QVGPCI = This corresponds to the QPX qvgpci instruction.</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b">  403</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b">QVGPCI</a>,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"></span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">      /// QVALIGNI = This corresponds to the QPX qvaligni instruction.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81525fe199c6932493c8c82a7263dc6">  406</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81525fe199c6932493c8c82a7263dc6">QVALIGNI</a>,</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"></span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">      /// QVESPLATI = This corresponds to the QPX qvesplati instruction.</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae0cbd00a9731600600f5718ddf05a31e">  409</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae0cbd00a9731600600f5718ddf05a31e">QVESPLATI</a>,</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"></span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">      /// QBFLT = Access the underlying QPX floating-point boolean</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">      /// representation.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a037cba0c11f79e50d82dde996a706e5b">  413</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a037cba0c11f79e50d82dde996a706e5b">QBFLT</a>,</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"></span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">      /// Custom extend v4f32 to v2f64.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2d114dfcb33f15b3f2213e4ab92a2225">  416</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2d114dfcb33f15b3f2213e4ab92a2225">FP_EXTEND_LH</a>,</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"></span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">      /// CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">      /// byte-swapping store instruction.  It byte-swaps the low &quot;Type&quot; bits of</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">      /// the GPRC input, then stores it through Ptr.  Type can be either i16 or</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">      /// i32.</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">  422</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = <a class="code hl_variable" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"></span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">      /// GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">      /// byte-swapping load instruction.  It loads &quot;Type&quot; bits, byte swaps it,</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">      /// then puts it in the bottom bits of the GPRC.  TYPE can be either i16</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">      /// or i32.</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">  428</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">LBRX</a>,</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"></span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">      /// STFIWX - The STFIWX instruction.  The first operand is an input token</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">      /// chain, then an f64 value to store, then an address to store it to.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">  432</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>,</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"></span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">      /// GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">      /// load which sign-extends from a 32-bit integer value into the</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">      /// destination 64-bit register.</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">  437</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>,</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"></span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">      /// GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">      /// load which zero-extends from a 32-bit integer value into the</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">      /// destination 64-bit register.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">  442</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>,</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"></span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">      /// GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">      /// integer smaller than 64 bits into a VSR. The integer is zero-extended.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">      /// This can be used for converting loaded integers to floating point.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">  447</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">LXSIZX</a>,</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"></span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">      /// STXSIX - The STXSI[bh]X instruction. The first operand is an input</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">      /// chain, then an f64 value to store, then an address to store it to,</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">      /// followed by a byte-width for the store.</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">  452</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">STXSIX</a>,</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"></span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">      /// VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">      /// Maps directly to an lxvd2x instruction that will be followed by</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">      /// an xxswapd.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">  457</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">LXVD2X</a>,</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"></span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">      /// VSRC, CHAIN = LD_VSX_LH CHAIN, Ptr - This is a floating-point load of a</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">      /// v2f32 value into the lower half of a VSR register.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">  461</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">LD_VSX_LH</a>,</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"></span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">      /// CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian.</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">      /// Maps directly to an stxvd2x instruction that will be preceded by</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">      /// an xxswapd.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">  466</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">STXVD2X</a>,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"></span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">      /// Store scalar integers from VSR.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">  469</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">ST_VSR_SCAL_INT</a>,</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"></span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">      /// QBRC, CHAIN = QVLFSb CHAIN, Ptr</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">      /// The 4xf32 load used for v4i1 constants.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a61d1f29583706380b3ceda1c3c667c9b">  473</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a61d1f29583706380b3ceda1c3c667c9b">QVLFSb</a>,</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"></span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">      /// ATOMIC_CMP_SWAP - the exact same as the target-independent nodes</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">      /// except they ensure that the compare input is zero-extended for</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">      /// sub-word versions because the atomic loads zero-extend.</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">  478</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">ATOMIC_CMP_SWAP_8</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">ATOMIC_CMP_SWAP_16</a>,</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"></span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">      /// GPRC = TOC_ENTRY GA, TOC</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">      /// Loads the entry for GA from the TOC, where the TOC base is given by</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">      /// the last operand.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">  484</a></span>    };</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  } <span class="comment">// end namespace PPCISD</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"></span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">  /// Define some predicates that are used for node matching.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"></span>  <span class="keyword">namespace </span>PPC {</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"></span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">    /// isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">    /// VPKUHUM instruction.</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                              SelectionDAG &amp;DAG);</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"></span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">    /// isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">    /// VPKUWUM instruction.</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>                              SelectionDAG &amp;DAG);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"></span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">    /// isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">    /// VPKUDUM instruction.</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">isVPKUDUMShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>                              SelectionDAG &amp;DAG);</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"></span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">    /// isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">    /// a VRGL* instruction with the specified unit size (1,2 or 4 bytes).</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> UnitSize,</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>                            <span class="keywordtype">unsigned</span> ShuffleKind, SelectionDAG &amp;DAG);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"></span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">    /// isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">    /// a VRGH* instruction with the specified unit size (1,2 or 4 bytes).</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> UnitSize,</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>                            <span class="keywordtype">unsigned</span> ShuffleKind, SelectionDAG &amp;DAG);</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"></span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">    /// isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">    /// a VMRGEW or VMRGOW instruction</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a5abe83e8c9d9553cfc708a024c204807">isVMRGEOShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">bool</span> CheckEven,</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>                             <span class="keywordtype">unsigned</span> ShuffleKind, SelectionDAG &amp;DAG);<span class="comment"></span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">    /// isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">    /// for a XXSLDWI instruction.</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a96447619c3b90a88e75aed44d332114c">isXXSLDWIShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>                              <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"></span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">    /// isXXBRHShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">    /// for a XXBRH instruction.</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a8bc23d2b734425aad94289c4dc5df21f">isXXBRHShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"></span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">    /// isXXBRWShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">    /// for a XXBRW instruction.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a88c93b88a2a89e226d5312299a4e1790">isXXBRWShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"></span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">    /// isXXBRDShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">    /// for a XXBRD instruction.</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a2a25cc9341eead72b29eb9646e631244">isXXBRDShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"></span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">    /// isXXBRQShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">    /// for a XXBRQ instruction.</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a6e40fdad18c650272628e91ecadce173">isXXBRQShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"></span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">    /// isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">    /// for a XXPERMDI instruction.</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a8bbd98a4e85245f40c2ef2ea6f14e7c6">isXXPERMDIShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>                              <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"></span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">    /// isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">    /// shift amount, otherwise return -1.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"></span>    <span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a>(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>                            SelectionDAG &amp;DAG);</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"></span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">    /// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">    /// specifies a splat of a single element that is suitable for input to</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">    /// VSPLTB/VSPLTH/VSPLTW.</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> EltSize);</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"></span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">    /// isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">    /// the XXINSERTW instruction introduced in ISA 3.0. This is essentially any</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">    /// shuffle of v4f32/v4i32 vectors that just inserts one element from one</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">    /// vector into the other. This function will also set a couple of</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">    /// output parameters for how much the source vector needs to be shifted and</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">    /// what byte number needs to be specified for the instruction to put the</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">    /// element in the desired location of the target vector.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#acb2d86096213925077b7a8b248745e34">isXXINSERTWMask</a>(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>                         <span class="keywordtype">unsigned</span> &amp;InsertAtByte, <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"></span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">    /// getVSPLTImmediate - Return the appropriate VSPLT* immediate to splat the</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">    /// specified isSplatShuffleMask VECTOR_SHUFFLE mask.</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#a987580c5cd30f7664d4d0321c498dcb4">getVSPLTImmediate</a>(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> EltSize, SelectionDAG &amp;DAG);</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"></span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">    /// get_VSPLTI_elt - If this is a build_vector of constants which can be</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">    /// formed by using a vspltis[bhw] instruction of the specified element</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">    /// size, return the constant being splatted.  The ByteSize field indicates</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">    /// the number of bytes of each element [124] -&gt; [bhw].</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"></span>    SDValue <a class="code hl_function" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a>(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ByteSize, SelectionDAG &amp;DAG);</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"></span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">    /// If this is a qvaligni shuffle mask, return the shift</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">    /// amount, otherwise return -1.</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"></span>    <span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1PPC.html#ab4b63a1d90b1ae4268d6cf7655c98c75">isQVALIGNIShuffleMask</a>(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  } <span class="comment">// end namespace PPC</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html">  582</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>    <span class="keyword">explicit</span> <a class="code hl_class" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PPCTargetMachine.html">PPCTargetMachine</a> &amp;TM,</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI);</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"></span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">    /// getTargetNodeName() - This method returns the name of a target specific</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">    /// DAG node.</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">  593</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">isSelectSupported</a>(<a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> Kind)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>      <span class="comment">// PowerPC does not support scalar condition selects on vectors.</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>      <span class="keywordflow">return</span> (Kind != <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5">SelectSupportKind::ScalarCondVectorVal</a>);</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    }</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"></span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">    /// getPreferredVectorAction - The code we generate when vector types are</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">    /// legalized by promoting the integer element type is often much worse</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">    /// than code we generate if we widen the type for applicable vector types.</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">    /// The issue with promoting is that the vector is scalaraized, individual</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">    /// elements promoted and then the vector is rebuilt. So say we load a pair</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">    /// of v4i8&#39;s and shuffle them. This will turn into a mess of 8 extending</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">    /// loads, moves back into VSR&#39;s (or memory ops if we don&#39;t have moves) and</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">    /// then the VPERM for the shuffle. All in all a very slow sequence.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">  606</a></span><span class="comment"></span>    <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">getPreferredVectorAction</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"></span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="keyword">      const override </span>{</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>      <span class="keywordflow">if</span> (VT.<a class="code hl_function" href="classllvm_1_1MVT.html#a5afb869dd66a93cbc6ed183e72b8cce8">getScalarSizeInBits</a>() % 8 == 0)</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">TypeWidenVector</a>;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">TargetLoweringBase::getPreferredVectorAction</a>(VT);</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    }</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a61d752ab70921f29e5c50f5fb75b8c0c">useSoftFloat</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a44135eb0a79dfbd49c8235956342fcf7">hasSPE</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">  617</a></span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    }</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">  621</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">isCheapToSpeculateCttz</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    }</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">  625</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">isCheapToSpeculateCtlz</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    }</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">  629</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">isCtlzFast</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    }</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">  633</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">hasAndNotCompare</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    }</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a79450c12a2b980587b2b71d175b15f11">preferIncOfAddToSubOfNot</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">  639</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">convertSetCCLogicToBitwiseLogic</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>      <span class="keywordflow">return</span> VT.<a class="code hl_function" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    }</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a77bf73c56380e66406d55260d10ea733">  643</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a77bf73c56380e66406d55260d10ea733">supportSplitCSR</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>      <span class="keywordflow">return</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>        MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>        MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().hasFnAttribute(Attribute::NoUnwind);</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    }</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a4c9efc5692f1de46d4c8e360c1234b74">initializeSplitCSR</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_struct" href="structllvm_1_1Entry.html">Entry</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a45177ef33427bb2c2c2f17f68d1d3c5d">insertCopiesSplitCSR</a>(</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_struct" href="structllvm_1_1Entry.html">Entry</a>,</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock *&gt;</a> &amp;Exits) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"></span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">    /// getSetCCResultType - Return the ISD::SETCC ValueType</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"></span>    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#aea8d3912f4a0d003d32577f1098a8b44">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>                           <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"></span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">    /// Return true if target always beneficiates from combining into FMA for a</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">    /// given value type. This must typically return false on targets where FMA</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">    /// takes more cycles to execute than FADD.</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a6f3484a5a16158cba22281a95a187e38">enableAggressiveFMAFusion</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"></span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">    /// getPreIndexedAddressParts - returns true by value, base pointer and</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">    /// offset pointer and addressing mode by reference if the node&#39;s address</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">    /// can be legally represented as pre-indexed load / store address.</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a7e08a461c58c82e0564d2cd25c6d9990">getPreIndexedAddressParts</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>                                   <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>                                   <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>                                   <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"></span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">    /// SelectAddressEVXRegReg - Given the specified addressed, check to see if</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">    /// it can be more efficiently represented as [r+imm].</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#aec3b0201c5cd00acf45cc4eb33708687">SelectAddressEVXRegReg</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>                                <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"></span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">    /// SelectAddressRegReg - Given the specified addressed, check to see if it</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">    /// can be more efficiently represented as [r+imm]. If \p EncodingAlignment</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">    /// is non-zero, only accept displacement which is not suitable for [r+imm].</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">    /// Returns false if it can be represented by [r+imm], which are preferred.</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#acd0d1ec671ded7086650e035e3b08142">SelectAddressRegReg</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>                             <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>                             <span class="keywordtype">unsigned</span> EncodingAlignment = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"></span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">    /// SelectAddressRegImm - Returns true if the address N can be represented</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">    /// by a base register plus a signed 16-bit displacement [r+imm], and if it</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">    /// is not better represented as reg+reg. If \p EncodingAlignment is</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">    /// non-zero, only accept displacements suitable for instruction encoding</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">    /// requirement, i.e. multiples of 4 for DS form.</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#adbd50c3354eb8518f52dceb716654e6d">SelectAddressRegImm</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>                             <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                             <span class="keywordtype">unsigned</span> EncodingAlignment) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"></span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">    /// SelectAddressRegRegOnly - Given the specified addressed, force it to be</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">    /// represented as an indexed [r+r] operation.</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a5dc501f0601464ff8459b49b60b29140">SelectAddressRegRegOnly</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>                                 <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>    <a class="code hl_enumeration" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> <a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">getSchedulingPreference</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"></span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">    /// LowerOperation - Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#ae03fd553a0f5e640324a7cdddbffb6b8">LowerOperation</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"></span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">    /// ReplaceNodeResults - Replace the results of node with an illegal result</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">    /// type with new values built out of custom code.</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a49eedef79b249eb098470debb9601eb7">ReplaceNodeResults</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>                            <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a414d9dfa6f85f8ad371a510821713e61">expandVSXLoadForLE</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#abf2cd323dcdc4b2b0a4741c62b30d0ba">expandVSXStoreForLE</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#ab4ccdcee4c7a2e0892715d0a8094b86e">PerformDAGCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a5583b4d2c0c7813f44df3fe6d42d20e1">BuildSDIVPow2</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>                          <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a1352e47bd29e17d48985fa5a251692d6">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>                               <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a5be8668f644eaefda25f6905908bd9f3">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>                                       <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>                                       <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#abc102b8f36425a29d907d991d28fdf01">getPrefLoopAlignment</a>(<a class="code hl_class" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">  730</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    }</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a74cb3001ec9411483ddcdc74f3ac46e8">emitLeadingFence</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>                                  <a class="code hl_enumeration" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#aebe7876dc976fe8ce8fe2de35542ed31">emitTrailingFence</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>                                   <a class="code hl_enumeration" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a10d6f09e62a827099ec8b54efb4c035d">EmitInstrWithCustomInserter</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>                                <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a541b354a6386df6d03fcdc656d7d9db7">EmitAtomicBinary</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>                                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>                                        <span class="keywordtype">unsigned</span> AtomicSize,</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                                        <span class="keywordtype">unsigned</span> BinOpcode,</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>                                        <span class="keywordtype">unsigned</span> CmpOpcode = 0,</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>                                        <span class="keywordtype">unsigned</span> CmpPred = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a2e99e64e510ba34954d7fe85b1e30119">EmitPartwordAtomicBinary</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>                                                <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>                                                <span class="keywordtype">bool</span> is8bit,</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>                                                <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>                                                <span class="keywordtype">unsigned</span> CmpOpcode = 0,</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>                                                <span class="keywordtype">unsigned</span> CmpPred = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a212384cdd746eaffedb7edc7a16a1cef">emitEHSjLjSetJmp</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>                                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a056f22c11083630d8bcc82299cb783af">emitEHSjLjLongJmp</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>                                         <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>    <a class="code hl_enumeration" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a97e1f4e021dcba5a7795f823781e04df">getConstraintType</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"></span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">    /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"></span>    <a class="code hl_enumeration" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a685bfe474ca920468f17fc82cf4664e6">getSingleConstraintMatchWeight</a>(</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>      AsmOperandInfo &amp;<a class="code hl_variable" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>    std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#add923d3128dce4cad95ce5ad642f6946">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>                                 <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"></span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">    /// getByValTypeAlignment - Return the desired alignment for ByVal aggregate</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">    /// function arguments in the caller parameter area.  This is the actual</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">    /// alignment, not its logarithm.</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a4d153cf3c2cb2b2096a77e6834e8a77d">getByValTypeAlignment</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"></span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">    /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">    /// vector.  If it is invalid, don&#39;t add anything to Ops.</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a7e3dbf1ce1122add34e8c6e2e0702f92">LowerAsmOperandForConstraint</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>                                      std::string &amp;Constraint,</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>                                      std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>                                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>    <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">  786</a></span>    <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">getInlineAsmMemConstraint</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>      <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;es&quot;</span>)</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a483b7f06cba83d337501881b49e0b311">InlineAsm::Constraint_es</a>;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;o&quot;</span>)</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a09bcc77f427e8a0891897bca81efba7b">InlineAsm::Constraint_o</a>;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Q&quot;</span>)</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a2537727b3f0b8b545a1180bfa088ff70">InlineAsm::Constraint_Q</a>;</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Z&quot;</span>)</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a3e1bcb4164cc5411446f42f3aa16b957">InlineAsm::Constraint_Z</a>;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Zy&quot;</span>)</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6ab95f49adf9bbe66a763a8b8622b97c59">InlineAsm::Constraint_Zy</a>;</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>    }</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"></span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">    /// isLegalAddressingMode - Return true if the addressing mode represented</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a7747bd26b2eea5f7c32012e5dcdbd61a">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <span class="keyword">const</span> <a class="code hl_enumeration" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM,</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                               <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty, <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>                               <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"></span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">    /// isLegalICmpImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">    /// icmp immediate, that is the target has icmp instructions which can</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">    /// compare a register against the immediate without having to materialize</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#aeda0b757f19cd0c67deb589e0ce0cdb9">isLegalICmpImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"></span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">    /// isLegalAddImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">    /// add immediate, that is the target has add instructions which can</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">    /// add a register and the immediate without having to materialize</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#aff5e1ccebed969088d63237834e19817">isLegalAddImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"></span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">    /// isTruncateFree - Return true if it&#39;s free to truncate a value of</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">    /// type Ty1 to type Ty2. e.g. On PPC it&#39;s free to truncate a i64 value in</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">    /// register X1 to i32 by referencing its sub-register R1.</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">isTruncateFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">isTruncateFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a2d0ce4ee513f57d110efb8247ea59afb">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a19198578d08502db0acb9cd75ccbcae0">isFPExtFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> DestVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> SrcVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"></span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">    /// Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">    /// to just the constant itself.</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a7a61d6d5c09da51b4448488e38bd90b5">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>                                           <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0">  833</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0">convertSelectOfConstantsToMath</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    }</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>    <span class="comment">// Returns true if the address of the global is stored in TOC entry.</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#af2168b4e8c9abe5efab1acc532d50feb">isAccessedAsGotIndirect</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a26daafd86d9f5f03a8963dcc9e9b5804">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a3f04233ae02eabefa03b17d72ff73601">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>                            <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>                            <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"></span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">    /// getOptimalMemOpType - Returns the target specific optimal type for load</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">    /// and store operations as a result of memset, memcpy, and memmove</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">    /// lowering. If DstAlign is zero that means it&#39;s safe to destination</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">    /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">    /// means there isn&#39;t a need to check it against alignment requirement,</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">    /// probably because the source does not need to be loaded. If &#39;IsMemset&#39; is</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">    /// true, that means it&#39;s expanding a memset. If &#39;ZeroMemset&#39; is true, that</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">    /// means it&#39;s a memset of zero. &#39;MemcpyStrSrc&#39; indicates whether the memcpy</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">    /// source is constant so it does not need to be loaded.</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">    /// It returns EVT::Other if the type should be determined using generic</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">    /// target-independent logic.</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"></span>    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>    <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#ab2e1d13cec9c82c3747e88acfea44b39">getOptimalMemOpType</a>(uint64_t <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>                        <span class="keywordtype">bool</span> IsMemset, <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"></span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">    /// Is unaligned memory access allowed for the given type, and is it fast</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">    /// relative to software emulation.</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#abedb1f13a35d1ef7beb7968a4c333fcb">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>        <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace, <span class="keywordtype">unsigned</span> Align = 1,</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>        <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>        <span class="keywordtype">bool</span> *Fast = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"></span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">    /// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">    /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">    /// expanded to FMAs when this method returns true, otherwise fmuladd is</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">    /// expanded to fmul + fadd.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#ad834320ec2b8e1665adfd082eaada868">isFMAFasterThanFMulAndFAdd</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a7b947e723a15a56090d5a4d0f030f44f">getScratchRegisters</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <span class="comment">// Should we expand the build vector with shuffles?</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#ad6a695102bd6d1036b8c1e5f5dcdf815">shouldExpandBuildVectorWithShuffles</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>                                        <span class="keywordtype">unsigned</span> DefinedValues) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"></span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">    /// createFastISel - This method returns a target-specific FastISel object,</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">    /// or null if the target does not support &quot;fast&quot; instruction selection.</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#afb9a1efd115f87d617c4bd692181df4c">createFastISel</a>(<a class="code hl_class" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo,</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"></span> </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">    /// Returns true if an argument of type Ty needs to be passed in a</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">    /// contiguous block of registers in calling convention CallConv.</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">  890</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">functionArgumentNeedsConsecutiveRegisters</a>(</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>      <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>      <span class="comment">// We support any array type as &quot;consecutive&quot; block in the parameter</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>      <span class="comment">// save area.  The element type defines the alignment requirement and</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>      <span class="comment">// whether the argument should go in GPRs, FPRs, or VRs if available.</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>      <span class="comment">//</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>      <span class="comment">// Note that clang uses this capability both to implement the ELFv2</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>      <span class="comment">// homogeneous float/vector aggregate ABI, and to avoid having to use</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>      <span class="comment">// &quot;byval&quot; when passing aggregates that might fully fit in registers.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>      <span class="keywordflow">return</span> Ty-&gt;<a class="code hl_function" href="classllvm_1_1Type.html#a2a394517076e7dd2bdcd7dde33dfcb7d">isArrayTy</a>();</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>    }</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"></span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">    /// exception address on entry to an EH pad.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"></span>    <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a7eaf66864f3f9c0d9287dddcfbf921c9">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"></span> </div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">    /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"></span>    <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a8e8ffd06932382e7c92ab0e03a658c8d">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"></span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">    /// Override to support customized stack guard loading.</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#ac22ec92c41f728443e5aea105a88ff5d">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a6651f5dc988cb00064896052b5f7a42d">insertSSPDeclarations</a>(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a90186243528cfcd7b02837f130da5de2">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>                      <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a76ee5e788bf1969bd98f670b3471a12b">getJumpTableEncoding</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#adf6c939e7121ecf6c9339ef40eb8bbde">isJumpTableRelative</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a64ca42c56843a34b11476e34d5941628">getPICJumpTableRelocBase</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Table,</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>                                     <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCExpr.html">MCExpr</a> *<a class="code hl_function" href="classllvm_1_1PPCTargetLowering.html#a9e8d81b42a228a0a2e89454cf7a3d017">getPICJumpTableRelocBaseExpr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>                                               <span class="keywordtype">unsigned</span> JTI,</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>                                               <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <span class="keyword">private</span>:</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>    <span class="keyword">struct </span>ReuseLoadInfo {</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>      <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Ptr;</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>      <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain;</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>      <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ResChain;</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>      <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> MPI;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>      <span class="keywordtype">bool</span> IsDereferenceable = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>      <span class="keywordtype">bool</span> IsInvariant = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>      <span class="keywordtype">unsigned</span> Alignment = 0;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>      <a class="code hl_struct" href="structllvm_1_1AAMDNodes.html">AAMDNodes</a> AAInfo;</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Ranges = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>      ReuseLoadInfo() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>      <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> MMOFlags()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>        <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>        <span class="keywordflow">if</span> (IsDereferenceable)</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>          <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> |= <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a>;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>        <span class="keywordflow">if</span> (IsInvariant)</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>          <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> |= <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>;</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>      }</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>    };</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>    <span class="keywordtype">bool</span> isNoopAddrSpaceCast(<span class="keywordtype">unsigned</span> SrcAS, <span class="keywordtype">unsigned</span> DestAS)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>      <span class="comment">// Addrspacecasts are always noops.</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    }</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <span class="keywordtype">bool</span> canReuseLoadAddress(SDValue Op, EVT MemVT, ReuseLoadInfo &amp;RLI,</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>                             SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>                             <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ET = <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>    <span class="keywordtype">void</span> spliceIntoChain(SDValue ResChain, SDValue NewResChain,</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>                         SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>    <span class="keywordtype">void</span> LowerFP_TO_INTForReuse(SDValue Op, ReuseLoadInfo &amp;RLI,</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>                                SelectionDAG &amp;DAG, <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    SDValue LowerFP_TO_INTDirectMove(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>                                     <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>    <span class="keywordtype">bool</span> directMoveIsProfitable(<span class="keyword">const</span> SDValue &amp;Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>    SDValue LowerINT_TO_FPDirectMove(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>                                     <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>    SDValue LowerINT_TO_FPVector(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>                                 <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>    SDValue LowerTRUNCATEVector(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    SDValue getFramePointerFrameIndex(SelectionDAG &amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>    SDValue getReturnAddrFrameIndex(SelectionDAG &amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>    <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    IsEligibleForTailCallOptimization(SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>                                      <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC,</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>                                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>                                      <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>                                      SelectionDAG&amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>    <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>    IsEligibleForTailCallOptimization_64SVR4(</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>                                    SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>                                    <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC,</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>                                    ImmutableCallSite CS,</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>                                    <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>                                    <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>                                    <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>                                    SelectionDAG&amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>    SDValue EmitTailCallLoadFPAndRetAddr(SelectionDAG &amp;DAG, <span class="keywordtype">int</span> SPDiff,</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>                                         SDValue Chain, SDValue &amp;LROpOut,</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>                                         SDValue &amp;FPOpOut,</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>                                         <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>    SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>    SDValue LowerConstantPool(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>    SDValue LowerBlockAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    SDValue LowerGlobalTLSAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    SDValue LowerJumpTable(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    SDValue LowerSETCC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    SDValue LowerINIT_TRAMPOLINE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>    SDValue LowerADJUST_TRAMPOLINE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>    SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    SDValue LowerVAARG(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    SDValue LowerVACOPY(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    SDValue LowerSTACKRESTORE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>    SDValue LowerGET_DYNAMIC_AREA_OFFSET(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    SDValue LowerEH_DWARF_CFA(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    SDValue LowerLOAD(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>    SDValue LowerTRUNCATE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>    SDValue LowerFP_TO_INT(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>                           <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    SDValue LowerINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    SDValue LowerFLT_ROUNDS_(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    SDValue LowerSHL_PARTS(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>    SDValue LowerSRL_PARTS(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    SDValue LowerSRA_PARTS(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    SDValue LowerINSERT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>    SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    SDValue LowerINTRINSIC_VOID(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    SDValue LowerREM(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    SDValue LowerBSWAP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>    SDValue LowerATOMIC_CMP_SWAP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    SDValue LowerSCALAR_TO_VECTOR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>    SDValue LowerSIGN_EXTEND_INREG(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    SDValue LowerMUL(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>    SDValue LowerABS(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>    SDValue LowerFP_EXTEND(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    SDValue LowerVectorLoad(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>    SDValue LowerVectorStore(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>    SDValue LowerCallResult(SDValue Chain, SDValue InFlag,</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>                            <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>                            <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>                            <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>                            SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    SDValue FinishCall(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>                       <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isPatchPoint,</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>                       <span class="keywordtype">bool</span> hasNest, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>                       SmallVector&lt;std::pair&lt;unsigned, SDValue&gt;, 8&gt; &amp;RegsToPass,</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>                       SDValue InFlag, SDValue Chain, SDValue CallSeqStart,</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>                       SDValue &amp;<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>, <span class="keywordtype">int</span> SPDiff, <span class="keywordtype">unsigned</span> NumBytes,</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>                       <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>                       SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>                       ImmutableCallSite CS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>    SDValue</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    LowerFormalArguments(SDValue Chain, <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>                         <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>                         <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>                         SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    SDValue LowerCall(TargetLowering::CallLoweringInfo &amp;CLI,</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>                      SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span> </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keywordtype">bool</span> CanLowerReturn(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, MachineFunction &amp;MF,</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>                        <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>                        LLVMContext &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>    SDValue LowerReturn(SDValue Chain, <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>                        <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>                        <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>    SDValue extendArgForPPC64(ISD::ArgFlagsTy Flags, EVT ObjectVT,</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>                              SelectionDAG &amp;DAG, SDValue ArgVal,</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>                              <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>    SDValue LowerFormalArguments_Darwin(</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>        SDValue Chain, <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>        SelectionDAG &amp;DAG, SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    SDValue LowerFormalArguments_64SVR4(</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>        SDValue Chain, <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>        SelectionDAG &amp;DAG, SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>    SDValue LowerFormalArguments_32SVR4(</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>        SDValue Chain, <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>        SelectionDAG &amp;DAG, SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>    SDValue createMemcpyOutsideCallSeq(SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, SDValue PtrOff,</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>                                       SDValue CallSeqStart,</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>                                       ISD::ArgFlagsTy Flags, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>                                       <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>    SDValue LowerCall_Darwin(SDValue Chain, SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>                             <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>                             <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isPatchPoint,</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>                             SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>                             ImmutableCallSite CS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>    SDValue LowerCall_64SVR4(SDValue Chain, SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>                             <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>                             <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isPatchPoint,</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>                             SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>                             ImmutableCallSite CS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>    SDValue LowerCall_32SVR4(SDValue Chain, SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>                             <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>                             <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isPatchPoint,</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>                             SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>                             ImmutableCallSite CS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>    SDValue LowerCall_AIX(SDValue Chain, SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>                          <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>                          <span class="keywordtype">bool</span> isTailCall, <span class="keywordtype">bool</span> isPatchPoint,</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>                          <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>                          <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>                          <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>                          <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>                          SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>                          ImmutableCallSite CS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>    SDValue lowerEH_SJLJ_SETJMP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    SDValue lowerEH_SJLJ_LONGJMP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>    SDValue LowerBITCAST(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>    SDValue DAGCombineExtBoolTrunc(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>    SDValue DAGCombineBuildVector(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>    SDValue DAGCombineTruncBoolExt(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    SDValue combineStoreFPToInt(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    SDValue combineFPToIntToFP(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>    SDValue combineSHL(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>    SDValue combineSRA(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>    SDValue combineSRL(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>    SDValue combineMUL(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>    SDValue combineADD(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>    SDValue combineTRUNCATE(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>    SDValue combineSetCC(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>    SDValue combineABS(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>    SDValue combineVSelect(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"></span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">    /// ConvertSETCCToSubtract - looks at SETCC that compares ints. It replaces</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">    /// SETCC with integer subtraction when (1) there is a legal way of doing it</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">    /// (2) keeping the result of comparison in GPR has performance benefit.</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"></span>    SDValue ConvertSETCCToSubtract(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    SDValue getSqrtEstimate(SDValue Operand, SelectionDAG &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>                            <span class="keywordtype">int</span> &amp;RefinementSteps, <span class="keywordtype">bool</span> &amp;UseOneConstNR,</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>                            <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>    SDValue getRecipEstimate(SDValue Operand, SelectionDAG &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>                             <span class="keywordtype">int</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>    <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>    SDValue</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>    combineElementTruncationToVectorTruncation(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>                                               DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"></span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">    /// lowerToVINSERTH - Return the SDValue if this VECTOR_SHUFFLE can be</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">    /// handled by the VINSERTH instruction introduced in ISA 3.0. This is</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">    /// essentially any shuffle of v8i16 vectors that just inserts one element</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">    /// from one vector into the other.</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"></span>    SDValue lowerToVINSERTH(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"></span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">    /// lowerToVINSERTB - Return the SDValue if this VECTOR_SHUFFLE can be</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">    /// handled by the VINSERTB instruction introduced in ISA 3.0. This is</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">    /// essentially v16i8 vector version of VINSERTH.</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"></span>    SDValue lowerToVINSERTB(ShuffleVectorSDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>    <span class="comment">// Return whether the call instruction can potentially be optimized to a</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>    <span class="comment">// tail call. This will cause the optimizers to attempt to move, or</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>    <span class="comment">// duplicate return instructions to help enable tail call optimizations.</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>    <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>    <span class="keywordtype">bool</span> hasBitPreservingFPLogic(EVT VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>    <span class="keywordtype">bool</span> isMaskAndCmp0FoldingBeneficial(<span class="keyword">const</span> Instruction &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  }; <span class="comment">// end class PPCTargetLowering</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="keyword">namespace </span>PPC {</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    FastISel *<a class="code hl_function" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a>(FunctionLoweringInfo &amp;FuncInfo,</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>                             <span class="keyword">const</span> TargetLibraryInfo *LibInfo);</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  } <span class="comment">// end namespace PPC</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">isIntS16Immediate</a>(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, int16_t &amp;Imm);</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">isIntS16Immediate</a>(SDValue Op, int16_t &amp;Imm);</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H</span></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00230">AMDGPULibCalls.cpp:230</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00230">AMDGPULibCalls.cpp:230</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00765">AliasAnalysis.cpp:765</a></div></div>
<div class="ttc" id="aAttributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aInlineAsm_8h_html"><div class="ttname"><a href="InlineAsm_8h.html">InlineAsm.h</a></div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00054">LazyValueInfo.cpp:54</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00146">MSP430Disassembler.cpp:146</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="aMetadata_8h_html"><div class="ttname"><a href="Metadata_8h.html">Metadata.h</a></div><div class="ttdoc">This file contains the declarations for metadata subclasses.</div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00071">NVVMIntrRange.cpp:71</a></div></div>
<div class="ttc" id="aPPCInstrInfo_8h_html"><div class="ttname"><a href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code.</div></div>
<div class="ttc" id="aType_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="aValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00684">APFloat.h:684</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00336">Attributes.h:336</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01394">Instructions.h:1394</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01700">SelectionDAGNodes.h:1700</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilder_html"><div class="ttname"><a href="classllvm_1_1IRBuilder.html">llvm::IRBuilder</a></div><div class="ttdoc">This provides a uniform API for creating instructions and inserting them into a basic block: either a...</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00779">IRBuilder.h:779</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6a09bcc77f427e8a0891897bca81efba7b"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a09bcc77f427e8a0891897bca81efba7b">llvm::InlineAsm::Constraint_o</a></div><div class="ttdeci">@ Constraint_o</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00245">InlineAsm.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6a2537727b3f0b8b545a1180bfa088ff70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a2537727b3f0b8b545a1180bfa088ff70">llvm::InlineAsm::Constraint_Q</a></div><div class="ttdeci">@ Constraint_Q</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00248">InlineAsm.h:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6a3e1bcb4164cc5411446f42f3aa16b957"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a3e1bcb4164cc5411446f42f3aa16b957">llvm::InlineAsm::Constraint_Z</a></div><div class="ttdeci">@ Constraint_Z</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00260">InlineAsm.h:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6a483b7f06cba83d337501881b49e0b311"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a483b7f06cba83d337501881b49e0b311">llvm::InlineAsm::Constraint_es</a></div><div class="ttdeci">@ Constraint_es</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00242">InlineAsm.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6ab95f49adf9bbe66a763a8b8622b97c59"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6ab95f49adf9bbe66a763a8b8622b97c59">llvm::InlineAsm::Constraint_Zy</a></div><div class="ttdeci">@ Constraint_Zy</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00262">InlineAsm.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00064">LLVMContext.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00064">MCContext.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing.</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node.</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00863">Metadata.h:863</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a5afb869dd66a93cbc6ed183e72b8cce8"><div class="ttname"><a href="classllvm_1_1MVT.html#a5afb869dd66a93cbc6ed183e72b8cce8">llvm::MVT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00818">MachineValueType.h:818</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00044">MachineLoopInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00129">MachineMemOperand.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdeci">@ MODereferenceable</div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn't trap).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00141">MachineMemOperand.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00131">MachineMemOperand.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdeci">@ MOInvariant</div><div class="ttdoc">The memory access always returns the same value (or traps).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00067">PPCSubtarget.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html">llvm::PPCTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00582">PPCISelLowering.h:582</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a010fe1720a71b30574703fec238e5cab"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">llvm::PPCTargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT) const override</div><div class="ttdoc">EVT is not used in-tree, but is used by out-of-tree target.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00617">PPCISelLowering.h:617</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a056f22c11083630d8bcc82299cb783af"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a056f22c11083630d8bcc82299cb783af">llvm::PPCTargetLowering::emitEHSjLjLongJmp</a></div><div class="ttdeci">MachineBasicBlock * emitEHSjLjLongJmp(MachineInstr &amp;MI, MachineBasicBlock *MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l10559">PPCISelLowering.cpp:10559</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a0c9601934baa227ce802de96110b47bc"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">llvm::PPCTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">isTruncateFree - Return true if it's free to truncate a value of type Ty1 to type Ty2.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14599">PPCISelLowering.cpp:14599</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a10d6f09e62a827099ec8b54efb4c035d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a10d6f09e62a827099ec8b54efb4c035d">llvm::PPCTargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l10661">PPCISelLowering.cpp:10661</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a1352e47bd29e17d48985fa5a251692d6"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a1352e47bd29e17d48985fa5a251692d6">llvm::PPCTargetLowering::getRegisterByName</a></div><div class="ttdeci">unsigned getRegisterByName(const char *RegName, EVT VT, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Return the register ID of the name passed in.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14309">PPCISelLowering.cpp:14309</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a19198578d08502db0acb9cd75ccbcae0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a19198578d08502db0acb9cd75ccbcae0">llvm::PPCTargetLowering::isFPExtFree</a></div><div class="ttdeci">bool isFPExtFree(EVT DestVT, EVT SrcVT) const override</div><div class="ttdoc">Return true if an fpext operation is free (for instance, because single-precision floating-point numb...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14635">PPCISelLowering.cpp:14635</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a212384cdd746eaffedb7edc7a16a1cef"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a212384cdd746eaffedb7edc7a16a1cef">llvm::PPCTargetLowering::emitEHSjLjSetJmp</a></div><div class="ttdeci">MachineBasicBlock * emitEHSjLjSetJmp(MachineInstr &amp;MI, MachineBasicBlock *MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l10417">PPCISelLowering.cpp:10417</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a22040a96a01d1504b931efe54483505b"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b">llvm::PPCTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">getTargetNodeName() - This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01286">PPCISelLowering.cpp:1286</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a26daafd86d9f5f03a8963dcc9e9b5804"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a26daafd86d9f5f03a8963dcc9e9b5804">llvm::PPCTargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14361">PPCISelLowering.cpp:14361</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a2d0ce4ee513f57d110efb8247ea59afb"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a2d0ce4ee513f57d110efb8247ea59afb">llvm::PPCTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(SDValue Val, EVT VT2) const override</div><div class="ttdoc">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicit...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14615">PPCISelLowering.cpp:14615</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a2e99e64e510ba34954d7fe85b1e30119"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a2e99e64e510ba34954d7fe85b1e30119">llvm::PPCTargetLowering::EmitPartwordAtomicBinary</a></div><div class="ttdeci">MachineBasicBlock * EmitPartwordAtomicBinary(MachineInstr &amp;MI, MachineBasicBlock *MBB, bool is8bit, unsigned Opcode, unsigned CmpOpcode=0, unsigned CmpPred=0) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l10223">PPCISelLowering.cpp:10223</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a35b2d5bd709014ea612750859328b7f3"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">llvm::PPCTargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00730">PPCISelLowering.h:730</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a3a0cf06e062ec0b758d186411b440d90"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">llvm::PPCTargetLowering::isCtlzFast</a></div><div class="ttdeci">bool isCtlzFast() const override</div><div class="ttdoc">Return true if ctlz instruction is fast.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00629">PPCISelLowering.h:629</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a3e60bf8e76e27b02eaccac58a62993f4"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">llvm::PPCTargetLowering::isSelectSupported</a></div><div class="ttdeci">bool isSelectSupported(SelectSupportKind Kind) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00593">PPCISelLowering.h:593</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a3f04233ae02eabefa03b17d72ff73601"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3f04233ae02eabefa03b17d72ff73601">llvm::PPCTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14366">PPCISelLowering.cpp:14366</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a414d9dfa6f85f8ad371a510821713e61"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a414d9dfa6f85f8ad371a510821713e61">llvm::PPCTargetLowering::expandVSXLoadForLE</a></div><div class="ttdeci">SDValue expandVSXLoadForLE(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l12926">PPCISelLowering.cpp:12926</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a42c3e42ba7e54738ed292ded0b6e1538"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">llvm::PPCTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00625">PPCISelLowering.h:625</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a44135eb0a79dfbd49c8235956342fcf7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a44135eb0a79dfbd49c8235956342fcf7">llvm::PPCTargetLowering::hasSPE</a></div><div class="ttdeci">bool hasSPE() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01278">PPCISelLowering.cpp:1278</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a45177ef33427bb2c2c2f17f68d1d3c5d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a45177ef33427bb2c2c2f17f68d1d3c5d">llvm::PPCTargetLowering::insertCopiesSplitCSR</a></div><div class="ttdeci">void insertCopiesSplitCSR(MachineBasicBlock *Entry, const SmallVectorImpl&lt; MachineBasicBlock * &gt; &amp;Exits) const override</div><div class="ttdoc">Insert explicit copies in entry and exit blocks.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14765">PPCISelLowering.cpp:14765</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a49eedef79b249eb098470debb9601eb7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a49eedef79b249eb098470debb9601eb7">llvm::PPCTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">ReplaceNodeResults - Replace the results of node with an illegal result type with new values built ou...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09995">PPCISelLowering.cpp:9995</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a4afa94a9c1b1322546aeebf7618ed40d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">llvm::PPCTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00621">PPCISelLowering.h:621</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a4c9efc5692f1de46d4c8e360c1234b74"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a4c9efc5692f1de46d4c8e360c1234b74">llvm::PPCTargetLowering::initializeSplitCSR</a></div><div class="ttdeci">void initializeSplitCSR(MachineBasicBlock *Entry) const override</div><div class="ttdoc">Perform necessary initialization to handle a subset of CSRs explicitly via copies.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14756">PPCISelLowering.cpp:14756</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a4d153cf3c2cb2b2096a77e6834e8a77d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a4d153cf3c2cb2b2096a77e6834e8a77d">llvm::PPCTargetLowering::getByValTypeAlignment</a></div><div class="ttdeci">unsigned getByValTypeAlignment(Type *Ty, const DataLayout &amp;DL) const override</div><div class="ttdoc">getByValTypeAlignment - Return the desired alignment for ByVal aggregate function arguments in the ca...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01260">PPCISelLowering.cpp:1260</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a541b354a6386df6d03fcdc656d7d9db7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a541b354a6386df6d03fcdc656d7d9db7">llvm::PPCTargetLowering::EmitAtomicBinary</a></div><div class="ttdeci">MachineBasicBlock * EmitAtomicBinary(MachineInstr &amp;MI, MachineBasicBlock *MBB, unsigned AtomicSize, unsigned BinOpcode, unsigned CmpOpcode=0, unsigned CmpPred=0) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l10105">PPCISelLowering.cpp:10105</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a551288909ccbfb41e573e1f31222a605"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">llvm::PPCTargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y —&gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00633">PPCISelLowering.h:633</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a5583b4d2c0c7813f44df3fe6d42d20e1"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a5583b4d2c0c7813f44df3fe6d42d20e1">llvm::PPCTargetLowering::BuildSDIVPow2</a></div><div class="ttdeci">SDValue BuildSDIVPow2(SDNode *N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode * &gt; &amp;Created) const override</div><div class="ttdoc">Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l13833">PPCISelLowering.cpp:13833</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a5be8668f644eaefda25f6905908bd9f3"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a5be8668f644eaefda25f6905908bd9f3">llvm::PPCTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l13866">PPCISelLowering.cpp:13866</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a5dc501f0601464ff8459b49b60b29140"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a5dc501f0601464ff8459b49b60b29140">llvm::PPCTargetLowering::SelectAddressRegRegOnly</a></div><div class="ttdeci">bool SelectAddressRegRegOnly(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const</div><div class="ttdoc">SelectAddressRegRegOnly - Given the specified addressed, force it to be represented as an indexed [r+...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02447">PPCISelLowering.cpp:2447</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a61d752ab70921f29e5c50f5fb75b8c0c"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a61d752ab70921f29e5c50f5fb75b8c0c">llvm::PPCTargetLowering::useSoftFloat</a></div><div class="ttdeci">bool useSoftFloat() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01274">PPCISelLowering.cpp:1274</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a64ca42c56843a34b11476e34d5941628"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a64ca42c56843a34b11476e34d5941628">llvm::PPCTargetLowering::getPICJumpTableRelocBase</a></div><div class="ttdeci">SDValue getPICJumpTableRelocBase(SDValue Table, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns relocation base for the given PIC jumptable.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02730">PPCISelLowering.cpp:2730</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a6651f5dc988cb00064896052b5f7a42d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a6651f5dc988cb00064896052b5f7a42d">llvm::PPCTargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14818">PPCISelLowering.cpp:14818</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a685bfe474ca920468f17fc82cf4664e6"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a685bfe474ca920468f17fc82cf4664e6">llvm::PPCTargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const override</div><div class="ttdoc">Examine constraint string and operand type and determine a weight value.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l13989">PPCISelLowering.cpp:13989</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a6f3484a5a16158cba22281a95a187e38"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a6f3484a5a16158cba22281a95a187e38">llvm::PPCTargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdoc">Return true if target always beneficiates from combining into FMA for a given value type.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01415">PPCISelLowering.cpp:1415</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a74cb3001ec9411483ddcdc74f3ac46e8"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a74cb3001ec9411483ddcdc74f3ac46e8">llvm::PPCTargetLowering::emitLeadingFence</a></div><div class="ttdeci">Instruction * emitLeadingFence(IRBuilder&lt;&gt; &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdoc">Inserts in the IR a target-specific intrinsic specifying a fence.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l10075">PPCISelLowering.cpp:10075</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a76ee5e788bf1969bd98f670b3471a12b"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a76ee5e788bf1969bd98f670b3471a12b">llvm::PPCTargetLowering::getJumpTableEncoding</a></div><div class="ttdeci">unsigned getJumpTableEncoding() const override</div><div class="ttdoc">Return the entry encoding for a jump table in the current function.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02717">PPCISelLowering.cpp:2717</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7747bd26b2eea5f7c32012e5dcdbd61a"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7747bd26b2eea5f7c32012e5dcdbd61a">llvm::PPCTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14207">PPCISelLowering.cpp:14207</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a77bf73c56380e66406d55260d10ea733"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a77bf73c56380e66406d55260d10ea733">llvm::PPCTargetLowering::supportSplitCSR</a></div><div class="ttdeci">bool supportSplitCSR(MachineFunction *MF) const override</div><div class="ttdoc">Return true if the target supports that a subset of CSRs for the given machine function is handled ex...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00643">PPCISelLowering.h:643</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a79450c12a2b980587b2b71d175b15f11"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a79450c12a2b980587b2b71d175b15f11">llvm::PPCTargetLowering::preferIncOfAddToSubOfNot</a></div><div class="ttdeci">bool preferIncOfAddToSubOfNot(EVT VT) const override</div><div class="ttdoc">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add's is IR...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01282">PPCISelLowering.cpp:1282</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7a61d6d5c09da51b4448488e38bd90b5"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7a61d6d5c09da51b4448488e38bd90b5">llvm::PPCTargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14591">PPCISelLowering.cpp:14591</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7b947e723a15a56090d5a4d0f030f44f"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7b947e723a15a56090d5a4d0f030f44f">llvm::PPCTargetLowering::getScratchRegisters</a></div><div class="ttdeci">const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const override</div><div class="ttdoc">Returns a 0 terminated array of registers that can be safely used as scratch registers.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14708">PPCISelLowering.cpp:14708</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7e08a461c58c82e0564d2cd25c6d9990"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7e08a461c58c82e0564d2cd25c6d9990">llvm::PPCTargetLowering::getPreIndexedAddressParts</a></div><div class="ttdeci">bool getPreIndexedAddressParts(SDNode *N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mod...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02523">PPCISelLowering.cpp:2523</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7e3dbf1ce1122add34e8c6e2e0702f92"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7e3dbf1ce1122add34e8c6e2e0702f92">llvm::PPCTargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14131">PPCISelLowering.cpp:14131</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7eaf66864f3f9c0d9287dddcfbf921c9"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7eaf66864f3f9c0d9287dddcfbf921c9">llvm::PPCTargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">unsigned getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14720">PPCISelLowering.cpp:14720</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a8bce339379d3a541ec57b178e6deeca0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0">llvm::PPCTargetLowering::convertSelectOfConstantsToMath</a></div><div class="ttdeci">bool convertSelectOfConstantsToMath(EVT VT) const override</div><div class="ttdoc">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00833">PPCISelLowering.h:833</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a8e8ffd06932382e7c92ab0e03a658c8d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a8e8ffd06932382e7c92ab0e03a658c8d">llvm::PPCTargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">unsigned getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14725">PPCISelLowering.cpp:14725</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a90186243528cfcd7b02837f130da5de2"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a90186243528cfcd7b02837f130da5de2">llvm::PPCTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14823">PPCISelLowering.cpp:14823</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a91d45f6f637b1db940277d23e6d471db"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">llvm::PPCTargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00639">PPCISelLowering.h:639</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a97e1f4e021dcba5a7795f823781e04df"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a97e1f4e021dcba5a7795f823781e04df">llvm::PPCTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">getConstraintType - Given a constraint, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l13955">PPCISelLowering.cpp:13955</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a9e8d81b42a228a0a2e89454cf7a3d017"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a9e8d81b42a228a0a2e89454cf7a3d017">llvm::PPCTargetLowering::getPICJumpTableRelocBaseExpr</a></div><div class="ttdeci">const MCExpr * getPICJumpTableRelocBaseExpr(const MachineFunction *MF, unsigned JTI, MCContext &amp;Ctx) const override</div><div class="ttdoc">This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02746">PPCISelLowering.cpp:2746</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ab02131f91a9d9a10d8aa800bb662d681"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">llvm::PPCTargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">getPreferredVectorAction - The code we generate when vector types are legalized by promoting the inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00606">PPCISelLowering.h:606</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ab2e1d13cec9c82c3747e88acfea44b39"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ab2e1d13cec9c82c3747e88acfea44b39">llvm::PPCTargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">getOptimalMemOpType - Returns the target specific optimal type for load and store operations as a res...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14561">PPCISelLowering.cpp:14561</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ab4ccdcee4c7a2e0892715d0a8094b86e"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ab4ccdcee4c7a2e0892715d0a8094b86e">llvm::PPCTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l13116">PPCISelLowering.cpp:13116</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_abc102b8f36425a29d907d991d28fdf01"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#abc102b8f36425a29d907d991d28fdf01">llvm::PPCTargetLowering::getPrefLoopAlignment</a></div><div class="ttdeci">unsigned getPrefLoopAlignment(MachineLoop *ML) const override</div><div class="ttdoc">Return the preferred loop alignment.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l13906">PPCISelLowering.cpp:13906</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_abedb1f13a35d1ef7beb7968a4c333fcb"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#abedb1f13a35d1ef7beb7968a4c333fcb">llvm::PPCTargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace, unsigned Align=1, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *Fast=nullptr) const override</div><div class="ttdoc">Is unaligned memory access allowed for the given type, and is it fast relative to software emulation.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14652">PPCISelLowering.cpp:14652</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_abf2cd323dcdc4b2b0a4741c62b30d0ba"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#abf2cd323dcdc4b2b0a4741c62b30d0ba">llvm::PPCTargetLowering::expandVSXStoreForLE</a></div><div class="ttdeci">SDValue expandVSXStoreForLE(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l12994">PPCISelLowering.cpp:12994</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ac22ec92c41f728443e5aea105a88ff5d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ac22ec92c41f728443e5aea105a88ff5d">llvm::PPCTargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">Override to support customized stack guard loading.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14811">PPCISelLowering.cpp:14811</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_accdbc78f9abaa2167777220f59617542"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override</div><div class="ttdoc">Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calli...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00890">PPCISelLowering.h:890</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_acd0d1ec671ded7086650e035e3b08142"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#acd0d1ec671ded7086650e035e3b08142">llvm::PPCTargetLowering::SelectAddressRegReg</a></div><div class="ttdeci">bool SelectAddressRegReg(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG, unsigned EncodingAlignment=0) const</div><div class="ttdoc">SelectAddressRegReg - Given the specified addressed, check to see if it can be more efficiently repre...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02261">PPCISelLowering.cpp:2261</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ad6a695102bd6d1036b8c1e5f5dcdf815"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad6a695102bd6d1036b8c1e5f5dcdf815">llvm::PPCTargetLowering::shouldExpandBuildVectorWithShuffles</a></div><div class="ttdeci">bool shouldExpandBuildVectorWithShuffles(EVT VT, unsigned DefinedValues) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14731">PPCISelLowering.cpp:14731</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ad834320ec2b8e1665adfd082eaada868"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad834320ec2b8e1665adfd082eaada868">llvm::PPCTargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(EVT VT) const override</div><div class="ttdoc">isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd i...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14688">PPCISelLowering.cpp:14688</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_adbd50c3354eb8518f52dceb716654e6d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#adbd50c3354eb8518f52dceb716654e6d">llvm::PPCTargetLowering::SelectAddressRegImm</a></div><div class="ttdeci">bool SelectAddressRegImm(SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG, unsigned EncodingAlignment) const</div><div class="ttdoc">SelectAddressRegImm - Returns true if the address N can be represented by a base register plus a sign...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02348">PPCISelLowering.cpp:2348</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_add923d3128dce4cad95ce5ad642f6946"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#add923d3128dce4cad95ce5ad642f6946">llvm::PPCTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14045">PPCISelLowering.cpp:14045</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_adf6c939e7121ecf6c9339ef40eb8bbde"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#adf6c939e7121ecf6c9339ef40eb8bbde">llvm::PPCTargetLowering::isJumpTableRelative</a></div><div class="ttdeci">bool isJumpTableRelative() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02724">PPCISelLowering.cpp:2724</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ae03fd553a0f5e640324a7cdddbffb6b8"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ae03fd553a0f5e640324a7cdddbffb6b8">llvm::PPCTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">LowerOperation - Provide custom lowering hooks for some operations.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09921">PPCISelLowering.cpp:9921</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aea8d3912f4a0d003d32577f1098a8b44"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aea8d3912f4a0d003d32577f1098a8b44">llvm::PPCTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">getSetCCResultType - Return the ISD::SETCC ValueType</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01404">PPCISelLowering.cpp:1404</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aebe7876dc976fe8ce8fe2de35542ed31"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aebe7876dc976fe8ce8fe2de35542ed31">llvm::PPCTargetLowering::emitTrailingFence</a></div><div class="ttdeci">Instruction * emitTrailingFence(IRBuilder&lt;&gt; &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l10085">PPCISelLowering.cpp:10085</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aec3b0201c5cd00acf45cc4eb33708687"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aec3b0201c5cd00acf45cc4eb33708687">llvm::PPCTargetLowering::SelectAddressEVXRegReg</a></div><div class="ttdeci">bool SelectAddressEVXRegReg(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const</div><div class="ttdoc">SelectAddressEVXRegReg - Given the specified addressed, check to see if it can be more efficiently re...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02239">PPCISelLowering.cpp:2239</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aeda0b757f19cd0c67deb589e0ce0cdb9"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aeda0b757f19cd0c67deb589e0ce0cdb9">llvm::PPCTargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14644">PPCISelLowering.cpp:14644</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_af14a8c78bfc30d674ff99092dfccbd51"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">llvm::PPCTargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00786">PPCISelLowering.h:786</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_af2168b4e8c9abe5efab1acc532d50feb"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#af2168b4e8c9abe5efab1acc532d50feb">llvm::PPCTargetLowering::isAccessedAsGotIndirect</a></div><div class="ttdeci">bool isAccessedAsGotIndirect(SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14331">PPCISelLowering.cpp:14331</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_afb9a1efd115f87d617c4bd692181df4c"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#afb9a1efd115f87d617c4bd692181df4c">llvm::PPCTargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo) const override</div><div class="ttdoc">createFastISel - This method returns a target-specific FastISel object, or null if the target does no...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14751">PPCISelLowering.cpp:14751</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aff5e1ccebed969088d63237834e19817"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aff5e1ccebed969088d63237834e19817">llvm::PPCTargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdoc">isLegalAddImmediate - Return true if the specified immediate is legal add immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14648">PPCISelLowering.cpp:14648</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetMachine_html"><div class="ttname"><a href="classllvm_1_1PPCTargetMachine.html">llvm::PPCTargetMachine</a></div><div class="ttdoc">Common code between 32-bit and 64-bit PowerPC targets.</div><div class="ttdef"><b>Definition:</b> <a href="PPCTargetMachine_8h_source.html#l00025">PPCTargetMachine.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00494">SelectionDAGNodes.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00123">SelectionDAGNodes.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00206">TargetLibraryInfo.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdeci">@ Enabled</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00349">TargetLowering.h:348</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00121">TargetLowering.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">llvm::TargetLoweringBase::TypeWidenVector</a></div><div class="ttdeci">@ TypeWidenVector</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00130">TargetLowering.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">llvm::TargetLoweringBase::SelectSupportKind</a></div><div class="ttdeci">SelectSupportKind</div><div class="ttdoc">Enum that describes what type of support for selects the target has.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00146">TargetLowering.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5">llvm::TargetLoweringBase::ScalarCondVectorVal</a></div><div class="ttdeci">@ ScalarCondVectorVal</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00148">TargetLowering.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a59ae7f93fccb0ae431e82f8d74ba443c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">llvm::TargetLoweringBase::getPreferredVectorAction</a></div><div class="ttdeci">virtual TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const</div><div class="ttdoc">Return the preferred vector type legalization action.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00301">TargetLowering.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a62d8f9b1392945a99d900e55b9a2727f"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">llvm::TargetLoweringBase::getSchedulingPreference</a></div><div class="ttdeci">Sched::Preference getSchedulingPreference() const</div><div class="ttdoc">Return target scheduling preference.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00644">TargetLowering.h:644</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02885">TargetLowering.h:2885</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03664">TargetLowering.h:3664</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03673">TargetLowering.h:3673</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03765">TargetLowering.h:3765</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html_a2a394517076e7dd2bdcd7dde33dfcb7d"><div class="ttname"><a href="classllvm_1_1Type.html#a2a394517076e7dd2bdcd7dde33dfcb7d">llvm::Type::isArrayTy</a></div><div class="ttdeci">bool isArrayTy() const</div><div class="ttdoc">True if this is an instance of ArrayType.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00220">Type.h:220</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdeci">@ CXX_FAST_TLS</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00914">ISDOpcodes.h:913</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00920">ISDOpcodes.h:920</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00950">ISDOpcodes.h:950</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00970">ISDOpcodes.h:970</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdeci">@ NON_EXTLOAD</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00971">ISDOpcodes.h:971</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">llvm::PPCISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00046">PPCISelLowering.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a037cba0c11f79e50d82dde996a706e5b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a037cba0c11f79e50d82dde996a706e5b">llvm::PPCISD::QBFLT</a></div><div class="ttdeci">@ QBFLT</div><div class="ttdoc">QBFLT = Access the underlying QPX floating-point boolean representation.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00413">PPCISelLowering.h:413</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">llvm::PPCISD::FCTIDUZ</a></div><div class="ttdeci">@ FCTIDUZ</div><div class="ttdoc">Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for unsigned integers with round ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00070">PPCISelLowering.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">llvm::PPCISD::ADDI_TLSGD_L_ADDR</a></div><div class="ttdeci">@ ADDI_TLSGD_L_ADDR</div><div class="ttdoc">G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSGD_L and GET_TLS_ADDR unti...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00320">PPCISelLowering.h:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">llvm::PPCISD::ATOMIC_CMP_SWAP_16</a></div><div class="ttdeci">@ ATOMIC_CMP_SWAP_16</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00478">PPCISelLowering.h:478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">llvm::PPCISD::DYNALLOC</a></div><div class="ttdeci">@ DYNALLOC</div><div class="ttdoc">The following two target-specific nodes are used for calls through function pointers in the 64-bit SV...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00130">PPCISelLowering.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">llvm::PPCISD::COND_BRANCH</a></div><div class="ttdeci">@ COND_BRANCH</div><div class="ttdoc">CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This corresponds to the COND_BRANCH pseudo ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00249">PPCISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b">llvm::PPCISD::QVGPCI</a></div><div class="ttdeci">@ QVGPCI</div><div class="ttdoc">QVGPCI = This corresponds to the QPX qvgpci instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00403">PPCISelLowering.h:403</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">llvm::PPCISD::CR6UNSET</a></div><div class="ttdeci">@ CR6UNSET</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00272">PPCISelLowering.h:272</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">llvm::PPCISD::VABSD</a></div><div class="ttdeci">@ VABSD</div><div class="ttdoc">An SDNode for Power9 vector absolute value difference.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00397">PPCISelLowering.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0e61868ae188bfc763c3ff95830e84e5"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0e61868ae188bfc763c3ff95830e84e5">llvm::PPCISD::ANDIo_1_EQ_BIT</a></div><div class="ttdeci">@ ANDIo_1_EQ_BIT</div><div class="ttdoc">i1 = ANDIo_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the eq or gt bit of CR0 after execu...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00220">PPCISelLowering.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">llvm::PPCISD::BDNZ</a></div><div class="ttdeci">@ BDNZ</div><div class="ttdoc">CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00253">PPCISelLowering.h:253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">llvm::PPCISD::MTVSRZ</a></div><div class="ttdeci">@ MTVSRZ</div><div class="ttdoc">Direct move from a GPR to a VSX register (zero)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00192">PPCISelLowering.h:192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">llvm::PPCISD::SRL</a></div><div class="ttdeci">@ SRL</div><div class="ttdoc">These nodes represent PPC shifts.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00148">PPCISelLowering.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">llvm::PPCISD::VECINSERT</a></div><div class="ttdeci">@ VECINSERT</div><div class="ttdoc">VECINSERT - The PPC vector insert instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00100">PPCISelLowering.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1fbf4763de48064297d4f8030f1a4f89"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1fbf4763de48064297d4f8030f1a4f89">llvm::PPCISD::QVFPERM</a></div><div class="ttdeci">@ QVFPERM</div><div class="ttdoc">QVFPERM = This corresponds to the QPX qvfperm instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00400">PPCISelLowering.h:400</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">llvm::PPCISD::LXSIZX</a></div><div class="ttdeci">@ LXSIZX</div><div class="ttdoc">GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an integer smaller than 64 bits into ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00447">PPCISelLowering.h:447</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">llvm::PPCISD::RFEBB</a></div><div class="ttdeci">@ RFEBB</div><div class="ttdoc">CHAIN = RFEBB CHAIN, State - Return from event-based branch.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00371">PPCISelLowering.h:371</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2739f8327120cab9e21846dee3a5366b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2739f8327120cab9e21846dee3a5366b">llvm::PPCISD::VCMPo</a></div><div class="ttdeci">@ VCMPo</div><div class="ttdoc">RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the altivec VCMP*o instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00242">PPCISelLowering.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2a34a5ed2588ccc989de4882384c296b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a34a5ed2588ccc989de4882384c296b">llvm::PPCISD::VNMSUBFP</a></div><div class="ttdeci">@ VNMSUBFP</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00088">PPCISelLowering.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">llvm::PPCISD::FCTIWZ</a></div><div class="ttdeci">@ FCTIWZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00066">PPCISelLowering.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">llvm::PPCISD::FCTIDZ</a></div><div class="ttdeci">@ FCTIDZ</div><div class="ttdoc">FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64 operand, producing an f64 value...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00066">PPCISelLowering.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdeci">@ SC</div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00361">PPCISelLowering.h:361</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">llvm::PPCISD::GET_TLS_ADDR</a></div><div class="ttdeci">@ GET_TLS_ADDR</div><div class="ttdoc">x3 = GET_TLS_ADDR x3, Symbol - For the general-dynamic TLS model, produces a call to __tls_get_addr(s...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00315">PPCISelLowering.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">llvm::PPCISD::FP_TO_UINT_IN_VSR</a></div><div class="ttdeci">@ FP_TO_UINT_IN_VSR</div><div class="ttdoc">Floating-point-to-interger conversion instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00073">PPCISelLowering.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2d114dfcb33f15b3f2213e4ab92a2225"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2d114dfcb33f15b3f2213e4ab92a2225">llvm::PPCISD::FP_EXTEND_LH</a></div><div class="ttdeci">@ FP_EXTEND_LH</div><div class="ttdoc">Custom extend v4f32 to v2f64.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00416">PPCISelLowering.h:416</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">llvm::PPCISD::FRE</a></div><div class="ttdeci">@ FRE</div><div class="ttdoc">Reciprocal estimate instructions (unary FP ops).</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00084">PPCISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">llvm::PPCISD::ADDIS_GOT_TPREL_HA</a></div><div class="ttdeci">@ ADDIS_GOT_TPREL_HA</div><div class="ttdoc">G8RC = ADDIS_GOT_TPREL_HA x2, Symbol - Used by the initial-exec TLS model, produces an ADDIS8 instruc...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00285">PPCISelLowering.h:285</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">llvm::PPCISD::CLRBHRB</a></div><div class="ttdeci">@ CLRBHRB</div><div class="ttdoc">CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00364">PPCISelLowering.h:364</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">llvm::PPCISD::SINT_VEC_TO_FP</a></div><div class="ttdeci">@ SINT_VEC_TO_FP</div><div class="ttdoc">Extract a subvector from signed integer vector and convert to FP.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00210">PPCISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">llvm::PPCISD::EXTRACT_SPE</a></div><div class="ttdeci">@ EXTRACT_SPE</div><div class="ttdoc">Extract SPE register component, second argument is high or low.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00204">PPCISelLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">llvm::PPCISD::XXSWAPD</a></div><div class="ttdeci">@ XXSWAPD</div><div class="ttdoc">VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little endian.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00378">PPCISelLowering.h:378</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">llvm::PPCISD::ADDI_TLSLD_L_ADDR</a></div><div class="ttdeci">@ ADDI_TLSLD_L_ADDR</div><div class="ttdoc">G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSLD_L and GET_TLSLD_ADDR un...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00341">PPCISelLowering.h:341</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">llvm::PPCISD::ATOMIC_CMP_SWAP_8</a></div><div class="ttdeci">@ ATOMIC_CMP_SWAP_8</div><div class="ttdoc">ATOMIC_CMP_SWAP - the exact same as the target-independent nodes except they ensure that the compare ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00478">PPCISelLowering.h:478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">llvm::PPCISD::ST_VSR_SCAL_INT</a></div><div class="ttdeci">@ ST_VSR_SCAL_INT</div><div class="ttdoc">Store scalar integers from VSR.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00469">PPCISelLowering.h:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">llvm::PPCISD::VCMP</a></div><div class="ttdeci">@ VCMP</div><div class="ttdoc">RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP* instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00236">PPCISelLowering.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">llvm::PPCISD::BCTRL</a></div><div class="ttdeci">@ BCTRL</div><div class="ttdoc">CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00171">PPCISelLowering.h:171</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4641b97d96da9f08b2609132342ca65b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4641b97d96da9f08b2609132342ca65b">llvm::PPCISD::VMADDFP</a></div><div class="ttdeci">@ VMADDFP</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00088">PPCISelLowering.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">llvm::PPCISD::BUILD_SPE64</a></div><div class="ttdeci">@ BUILD_SPE64</div><div class="ttdoc">BUILD_SPE64 and EXTRACT_SPE are analogous to BUILD_PAIR and EXTRACT_ELEMENT but take f64 arguments in...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00201">PPCISelLowering.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">llvm::PPCISD::LFIWZX</a></div><div class="ttdeci">@ LFIWZX</div><div class="ttdoc">GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00442">PPCISelLowering.h:442</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">llvm::PPCISD::READ_TIME_BASE</a></div><div class="ttdeci">@ READ_TIME_BASE</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00224">PPCISelLowering.h:224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">llvm::PPCISD::STXSIX</a></div><div class="ttdeci">@ STXSIX</div><div class="ttdoc">STXSIX - The STXSI[bh]X instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00452">PPCISelLowering.h:452</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">llvm::PPCISD::SHL</a></div><div class="ttdeci">@ SHL</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00148">PPCISelLowering.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">llvm::PPCISD::MFOCRF</a></div><div class="ttdeci">@ MFOCRF</div><div class="ttdoc">R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00183">PPCISelLowering.h:183</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">llvm::PPCISD::XXSPLT</a></div><div class="ttdeci">@ XXSPLT</div><div class="ttdoc">XXSPLT - The PPC VSX splat instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00096">PPCISelLowering.h:96</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">llvm::PPCISD::TOC_ENTRY</a></div><div class="ttdeci">@ TOC_ENTRY</div><div class="ttdoc">GPRC = TOC_ENTRY GA, TOC Loads the entry for GA from the TOC, where the TOC base is given by the last...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00484">PPCISelLowering.h:483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">llvm::PPCISD::XXPERMDI</a></div><div class="ttdeci">@ XXPERMDI</div><div class="ttdoc">XXPERMDI - The PPC XXPERMDI instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00112">PPCISelLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">llvm::PPCISD::ADDIS_DTPREL_HA</a></div><div class="ttdeci">@ ADDIS_DTPREL_HA</div><div class="ttdoc">G8RC = ADDIS_DTPREL_HA x3, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction t...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00346">PPCISelLowering.h:346</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">llvm::PPCISD::ADD_TLS</a></div><div class="ttdeci">@ ADD_TLS</div><div class="ttdoc">G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS model, produces an ADD instruction that ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00299">PPCISelLowering.h:299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a61d1f29583706380b3ceda1c3c667c9b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a61d1f29583706380b3ceda1c3c667c9b">llvm::PPCISD::QVLFSb</a></div><div class="ttdeci">@ QVLFSb</div><div class="ttdoc">QBRC, CHAIN = QVLFSb CHAIN, Ptr The 4xf32 load used for v4i1 constants.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00473">PPCISelLowering.h:473</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">llvm::PPCISD::MTVSRA</a></div><div class="ttdeci">@ MTVSRA</div><div class="ttdoc">Direct move from a GPR to a VSX register (algebraic)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00189">PPCISelLowering.h:189</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">llvm::PPCISD::VADD_SPLAT</a></div><div class="ttdeci">@ VADD_SPLAT</div><div class="ttdoc">VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded during instruction selection to optimi...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00357">PPCISelLowering.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a6ba98931556e9fd9cab4a5c41d973d18"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6ba98931556e9fd9cab4a5c41d973d18">llvm::PPCISD::XXREVERSE</a></div><div class="ttdeci">@ XXREVERSE</div><div class="ttdoc">XXREVERSE - The PPC VSX reverse instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00104">PPCISelLowering.h:104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">llvm::PPCISD::PPC32_GOT</a></div><div class="ttdeci">@ PPC32_GOT</div><div class="ttdoc">GPRC = address of GLOBAL_OFFSET_TABLE.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00276">PPCISelLowering.h:276</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">llvm::PPCISD::ADDI_DTPREL_L</a></div><div class="ttdeci">@ ADDI_DTPREL_L</div><div class="ttdoc">G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00351">PPCISelLowering.h:351</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">llvm::PPCISD::BCTRL_LOAD_TOC</a></div><div class="ttdeci">@ BCTRL_LOAD_TOC</div><div class="ttdoc">CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl instruction and the TOC reload r...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00175">PPCISelLowering.h:175</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">llvm::PPCISD::PPC32_PICGOT</a></div><div class="ttdeci">@ PPC32_PICGOT</div><div class="ttdoc">GPRC = address of GLOBAL_OFFSET_TABLE.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00280">PPCISelLowering.h:280</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">llvm::PPCISD::FCFID</a></div><div class="ttdeci">@ FCFID</div><div class="ttdoc">FCFID - The FCFID instruction, taking an f64 operand and producing and f64 value containing the FP re...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00057">PPCISelLowering.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">llvm::PPCISD::FCFIDS</a></div><div class="ttdeci">@ FCFIDS</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00061">PPCISelLowering.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">llvm::PPCISD::CR6SET</a></div><div class="ttdeci">@ CR6SET</div><div class="ttdoc">ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00271">PPCISelLowering.h:271</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">llvm::PPCISD::LBRX</a></div><div class="ttdeci">@ LBRX</div><div class="ttdoc">GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a byte-swapping load instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00428">PPCISelLowering.h:428</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">llvm::PPCISD::EH_SJLJ_SETJMP</a></div><div class="ttdeci">@ EH_SJLJ_SETJMP</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00227">PPCISelLowering.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a87c89f4c15d0e297b8e8764dc03c612d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a87c89f4c15d0e297b8e8764dc03c612d">llvm::PPCISD::SExtVElems</a></div><div class="ttdeci">@ SExtVElems</div><div class="ttdoc">SExtVElems, takes an input vector of a smaller type and sign extends to an output vector of a larger ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00081">PPCISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">llvm::PPCISD::FCTIWUZ</a></div><div class="ttdeci">@ FCTIWUZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00070">PPCISelLowering.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">llvm::PPCISD::LD_VSX_LH</a></div><div class="ttdeci">@ LD_VSX_LH</div><div class="ttdoc">VSRC, CHAIN = LD_VSX_LH CHAIN, Ptr - This is a floating-point load of a v2f32 value into the lower ha...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00461">PPCISelLowering.h:461</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">llvm::PPCISD::ADDIS_TLSGD_HA</a></div><div class="ttdeci">@ ADDIS_TLSGD_HA</div><div class="ttdoc">G8RC = ADDIS_TLSGD_HA x2, Symbol - For the general-dynamic TLS model, produces an ADDIS8 instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00304">PPCISelLowering.h:304</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">llvm::PPCISD::GlobalBaseReg</a></div><div class="ttdeci">@ GlobalBaseReg</div><div class="ttdoc">GlobalBaseReg - On Darwin, this node represents the result of the mflr at function entry,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00139">PPCISelLowering.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">llvm::PPCISD::LXVD2X</a></div><div class="ttdeci">@ LXVD2X</div><div class="ttdoc">VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00457">PPCISelLowering.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">llvm::PPCISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdoc">CALL - A direct function call.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00163">PPCISelLowering.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">llvm::PPCISD::MTCTR</a></div><div class="ttdeci">@ MTCTR</div><div class="ttdoc">CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a MTCTR instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00167">PPCISelLowering.h:167</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">llvm::PPCISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdoc">TC_RETURN - A tail call return.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00268">PPCISelLowering.h:268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">llvm::PPCISD::FCFIDUS</a></div><div class="ttdeci">@ FCFIDUS</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00061">PPCISelLowering.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">llvm::PPCISD::STFIWX</a></div><div class="ttdeci">@ STFIWX</div><div class="ttdoc">STFIWX - The STFIWX instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00432">PPCISelLowering.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">llvm::PPCISD::MFFS</a></div><div class="ttdeci">@ MFFS</div><div class="ttdoc">F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00261">PPCISelLowering.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">llvm::PPCISD::SRA</a></div><div class="ttdeci">@ SRA</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00148">PPCISelLowering.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">llvm::PPCISD::BUILD_FP128</a></div><div class="ttdeci">@ BUILD_FP128</div><div class="ttdoc">Direct move of 2 consecutive GPR to a VSX register.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00195">PPCISelLowering.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">llvm::PPCISD::VEXTS</a></div><div class="ttdeci">@ VEXTS</div><div class="ttdoc">VEXTS, ByteWidth - takes an input in VSFRC and produces an output in VSFRC that is sign-extended from...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00077">PPCISelLowering.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aba5e389ea54fbe75f154ba731d290247"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aba5e389ea54fbe75f154ba731d290247">llvm::PPCISD::ANDIo_1_GT_BIT</a></div><div class="ttdeci">@ ANDIo_1_GT_BIT</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00220">PPCISelLowering.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">llvm::PPCISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00048">PPCISelLowering.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">llvm::PPCISD::Lo</a></div><div class="ttdeci">@ Lo</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00122">PPCISelLowering.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">llvm::PPCISD::VPERM</a></div><div class="ttdeci">@ VPERM</div><div class="ttdoc">VPERM - The PPC VPERM Instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00092">PPCISelLowering.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">llvm::PPCISD::ADDIS_TLSLD_HA</a></div><div class="ttdeci">@ ADDIS_TLSLD_HA</div><div class="ttdoc">G8RC = ADDIS_TLSLD_HA x2, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00325">PPCISelLowering.h:325</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">llvm::PPCISD::FRSQRTE</a></div><div class="ttdeci">@ FRSQRTE</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00084">PPCISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">llvm::PPCISD::GET_TLSLD_ADDR</a></div><div class="ttdeci">@ GET_TLSLD_ADDR</div><div class="ttdoc">x3 = GET_TLSLD_ADDR x3, Symbol - For the local-dynamic TLS model, produces a call to __tls_get_addr(s...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00336">PPCISelLowering.h:336</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">llvm::PPCISD::ADDI_TLSGD_L</a></div><div class="ttdeci">@ ADDI_TLSGD_L</div><div class="ttdoc">x3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS model, produces an ADDI8 instruction t...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00310">PPCISelLowering.h:310</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">llvm::PPCISD::DYNAREAOFFSET</a></div><div class="ttdeci">@ DYNAREAOFFSET</div><div class="ttdoc">This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to compute an offset from native ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00135">PPCISelLowering.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac81525fe199c6932493c8c82a7263dc6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81525fe199c6932493c8c82a7263dc6">llvm::PPCISD::QVALIGNI</a></div><div class="ttdeci">@ QVALIGNI</div><div class="ttdoc">QVALIGNI = This corresponds to the QPX qvaligni instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00406">PPCISelLowering.h:406</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">llvm::PPCISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdoc">Return with a flag operand, matched by 'blr'.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00178">PPCISelLowering.h:178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">llvm::PPCISD::CMPB</a></div><div class="ttdeci">@ CMPB</div><div class="ttdoc">The CMPB instruction (takes two operands of i32 or i64).</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00115">PPCISelLowering.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">llvm::PPCISD::VECSHL</a></div><div class="ttdeci">@ VECSHL</div><div class="ttdoc">VECSHL - The PPC vector shift left instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00108">PPCISelLowering.h:108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">llvm::PPCISD::ADDI_TLSLD_L</a></div><div class="ttdeci">@ ADDI_TLSLD_L</div><div class="ttdoc">x3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction tha...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00331">PPCISelLowering.h:331</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">llvm::PPCISD::FADDRTZ</a></div><div class="ttdeci">@ FADDRTZ</div><div class="ttdoc">F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding towards zero.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00258">PPCISelLowering.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">llvm::PPCISD::SRA_ADDZE</a></div><div class="ttdeci">@ SRA_ADDZE</div><div class="ttdoc">The combination of sra[wd]i and addze used to implemented signed integer division by a power of 2.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00158">PPCISelLowering.h:158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">llvm::PPCISD::EXTSWSLI</a></div><div class="ttdeci">@ EXTSWSLI</div><div class="ttdoc">EXTSWSLI = The PPC extswsli instruction, which does an extend-sign word and shift left immediate.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00152">PPCISelLowering.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">llvm::PPCISD::STXVD2X</a></div><div class="ttdeci">@ STXVD2X</div><div class="ttdoc">CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00466">PPCISelLowering.h:466</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">llvm::PPCISD::CALL_NOP</a></div><div class="ttdeci">@ CALL_NOP</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00163">PPCISelLowering.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">llvm::PPCISD::BDZ</a></div><div class="ttdeci">@ BDZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00253">PPCISelLowering.h:253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae0cbd00a9731600600f5718ddf05a31e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae0cbd00a9731600600f5718ddf05a31e">llvm::PPCISD::QVESPLATI</a></div><div class="ttdeci">@ QVESPLATI</div><div class="ttdoc">QVESPLATI = This corresponds to the QPX qvesplati instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00409">PPCISelLowering.h:409</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">llvm::PPCISD::EH_SJLJ_LONGJMP</a></div><div class="ttdeci">@ EH_SJLJ_LONGJMP</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00230">PPCISelLowering.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">llvm::PPCISD::UINT_VEC_TO_FP</a></div><div class="ttdeci">@ UINT_VEC_TO_FP</div><div class="ttdoc">Extract a subvector from unsigned integer vector and convert to FP.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00214">PPCISelLowering.h:214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">llvm::PPCISD::FP_TO_SINT_IN_VSR</a></div><div class="ttdeci">@ FP_TO_SINT_IN_VSR</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00073">PPCISelLowering.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">llvm::PPCISD::MFBHRBE</a></div><div class="ttdeci">@ MFBHRBE</div><div class="ttdoc">GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch history rolling buffer entry.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00368">PPCISelLowering.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">llvm::PPCISD::FCFIDU</a></div><div class="ttdeci">@ FCFIDU</div><div class="ttdoc">Newer FCFID[US] integer-to-floating-point conversion instructions for unsigned integers and single-pr...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00061">PPCISelLowering.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">llvm::PPCISD::FSEL</a></div><div class="ttdeci">@ FSEL</div><div class="ttdoc">FSEL - Traditional three-operand fsel node.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00052">PPCISelLowering.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">llvm::PPCISD::SWAP_NO_CHAIN</a></div><div class="ttdeci">@ SWAP_NO_CHAIN</div><div class="ttdoc">An SDNode for swaps that are not associated with any loads/stores and thereby have no chain.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00382">PPCISelLowering.h:382</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">llvm::PPCISD::LFIWAX</a></div><div class="ttdeci">@ LFIWAX</div><div class="ttdoc">GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00437">PPCISelLowering.h:437</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">llvm::PPCISD::STBRX</a></div><div class="ttdeci">@ STBRX</div><div class="ttdoc">CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a byte-swapping store instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00422">PPCISelLowering.h:422</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">llvm::PPCISD::LD_GOT_TPREL_L</a></div><div class="ttdeci">@ LD_GOT_TPREL_L</div><div class="ttdoc">G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec TLS model, produces a LD instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00291">PPCISelLowering.h:291</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">llvm::PPCISD::MFVSR</a></div><div class="ttdeci">@ MFVSR</div><div class="ttdoc">Direct move from a VSX register to a GPR.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00186">PPCISelLowering.h:186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">llvm::PPCISD::Hi</a></div><div class="ttdeci">@ Hi</div><div class="ttdoc">Hi/Lo - These represent the high and low 16-bit parts of a global address respectively.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00122">PPCISelLowering.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a1a14301103c8d97e52ed0ca117ea6b65"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">llvm::PPC::get_VSPLTI_elt</a></div><div class="ttdeci">SDValue get_VSPLTI_elt(SDNode *N, unsigned ByteSize, SelectionDAG &amp;DAG)</div><div class="ttdoc">get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] i...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02084">PPCISelLowering.cpp:2084</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a2a25cc9341eead72b29eb9646e631244"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2a25cc9341eead72b29eb9646e631244">llvm::PPC::isXXBRDShuffleMask</a></div><div class="ttdeci">bool isXXBRDShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01999">PPCISelLowering.cpp:1999</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a2cd7fb94f62f409bc4faf2a20e0904eb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">llvm::PPC::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo)</div><div class="ttdef"><b>Definition:</b> <a href="PPCFastISel_8cpp_source.html#l02463">PPCFastISel.cpp:2463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a3f48ceee4d4e7b13efb21c415b8fc330"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">llvm::PPC::isVMRGHShuffleMask</a></div><div class="ttdeci">bool isVMRGHShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01610">PPCISelLowering.cpp:1610</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a43b885afb337e155a5f9e5257081de8b"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">llvm::PPC::isVPKUDUMShuffleMask</a></div><div class="ttdeci">bool isVPKUDUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01517">PPCISelLowering.cpp:1517</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a5abe83e8c9d9553cfc708a024c204807"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a5abe83e8c9d9553cfc708a024c204807">llvm::PPC::isVMRGEOShuffleMask</a></div><div class="ttdeci">bool isVMRGEOShuffleMask(ShuffleVectorSDNode *N, bool CheckEven, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instructi...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01700">PPCISelLowering.cpp:1700</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6e40fdad18c650272628e91ecadce173"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6e40fdad18c650272628e91ecadce173">llvm::PPC::isXXBRQShuffleMask</a></div><div class="ttdeci">bool isXXBRQShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02003">PPCISelLowering.cpp:2003</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a88c93b88a2a89e226d5312299a4e1790"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a88c93b88a2a89e226d5312299a4e1790">llvm::PPC::isXXBRWShuffleMask</a></div><div class="ttdeci">bool isXXBRWShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01995">PPCISelLowering.cpp:1995</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a8bbd98a4e85245f40c2ef2ea6f14e7c6"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a8bbd98a4e85245f40c2ef2ea6f14e7c6">llvm::PPC::isXXPERMDIShuffleMask</a></div><div class="ttdeci">bool isXXPERMDIShuffleMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02015">PPCISelLowering.cpp:2015</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a8bc23d2b734425aad94289c4dc5df21f"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a8bc23d2b734425aad94289c4dc5df21f">llvm::PPC::isXXBRHShuffleMask</a></div><div class="ttdeci">bool isXXBRHShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01991">PPCISelLowering.cpp:1991</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a96447619c3b90a88e75aed44d332114c"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a96447619c3b90a88e75aed44d332114c">llvm::PPC::isXXSLDWIShuffleMask</a></div><div class="ttdeci">bool isXXSLDWIShuffleMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01916">PPCISelLowering.cpp:1916</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a987580c5cd30f7664d4d0321c498dcb4"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a987580c5cd30f7664d4d0321c498dcb4">llvm::PPC::getVSPLTImmediate</a></div><div class="ttdeci">unsigned getVSPLTImmediate(SDNode *N, unsigned EltSize, SelectionDAG &amp;DAG)</div><div class="ttdoc">getVSPLTImmediate - Return the appropriate VSPLT* immediate to splat the specified isSplatShuffleMask...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02070">PPCISelLowering.cpp:2070</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_aa45ea0323da7012ed4e0f58aef3619bb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">llvm::PPC::isVSLDOIShuffleMask</a></div><div class="ttdeci">int isVSLDOIShuffleMask(SDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01729">PPCISelLowering.cpp:1729</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_ab27448838ea5635fa836a68c3aa97b29"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">llvm::PPC::isVMRGLShuffleMask</a></div><div class="ttdeci">bool isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01585">PPCISelLowering.cpp:1585</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_ab4b63a1d90b1ae4268d6cf7655c98c75"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ab4b63a1d90b1ae4268d6cf7655c98c75">llvm::PPC::isQVALIGNIShuffleMask</a></div><div class="ttdeci">int isQVALIGNIShuffleMask(SDNode *N)</div><div class="ttdoc">If this is a qvaligni shuffle mask, return the shift amount, otherwise return -1.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02186">PPCISelLowering.cpp:2186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_acb2d86096213925077b7a8b248745e34"><div class="ttname"><a href="namespacellvm_1_1PPC.html#acb2d86096213925077b7a8b248745e34">llvm::PPC::isXXINSERTWMask</a></div><div class="ttdeci">bool isXXINSERTWMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, unsigned &amp;InsertAtByte, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by the XXINSERTW instruction intr...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01841">PPCISelLowering.cpp:1841</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_adf912033ee385662cb4e40bd06206b67"><div class="ttname"><a href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">llvm::PPC::isSplatShuffleMask</a></div><div class="ttdeci">bool isSplatShuffleMask(ShuffleVectorSDNode *N, unsigned EltSize)</div><div class="ttdoc">isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a singl...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01773">PPCISelLowering.cpp:1773</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_ae9f806005e684e4cbd25d76849ee1775"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">llvm::PPC::isVPKUWUMShuffleMask</a></div><div class="ttdeci">bool isVPKUWUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01480">PPCISelLowering.cpp:1480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_aee91c58b3a130d49788e05c85b12dce4"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">llvm::PPC::isVPKUHUMShuffleMask</a></div><div class="ttdeci">bool isVPKUHUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01449">PPCISelLowering.cpp:1449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">llvm::Sched::Preference</a></div><div class="ttdeci">Preference</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00094">TargetLowering.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a267dbd8fce711ee4a1adc8ee2b42fa0a"><div class="ttname"><a href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">llvm::isIntS16Immediate</a></div><div class="ttdeci">bool isIntS16Immediate(SDNode *N, int16_t &amp;Imm)</div><div class="ttdoc">isIntS16Immediate - This method tests to see if the node is either a 32-bit or 64-bit immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02222">PPCISelLowering.cpp:2222</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1AAMDNodes_html"><div class="ttname"><a href="structllvm_1_1AAMDNodes.html">llvm::AAMDNodes</a></div><div class="ttdoc">A collection of metadata nodes that might be associated with a memory access used by the alias-analys...</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00643">Metadata.h:643</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00145">ValueTypes.h:145</a></div></div>
<div class="ttc" id="astructllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00040">TimeProfiler.cpp:40</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00022">KnownBits.h:22</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:24:14 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
