Track-8 Checker V0.4

read_arch /home/public/Arch/fpga.lib /home/public/Arch/fpga.scl /home/public/Arch/fpga.clk
  Successfully read architecture files.

report_arch
  Number of columns: 150
  Number of rows: 300
  Number of clock regions: 25

  Tile Count by Type:
  ------------------------------------------
  Type                | Count
  ------------------------------------------
  GCLK                | 5
  IOA                 | 42
  IOB                 | 112
  RAMB                | 120
  RAMA                | 1200
  DSP                 | 1800
  IPPIN               | 2700
  PLB                 | 30840
  ------------------------------------------

read_design /home/public/Benchmark/public_release/case_2.nodes /home/public/Benchmark/public_release/case_2.nets /home/public/Benchmark/public_release/case_2.timing
  Successfully read design files.

report_design
  Number of instances: 35661
  ------------------------------------------
  Type                | Total     | Fixed     
  ------------------------------------------
  CARRY4              | 239       | 239       
  DRAM                | 364       | 364       
  DSP                 | 4         | 4         
  F7MUX               | 286       | 286       
  F8MUX               | 128       | 128       
  GCLK                | 4         | 4         
  IOA                 | 23        | 23        
  IOB                 | 1         | 1         
  IPPIN               | 5578      | 5578      
  LUT                 | 13517     | 1600      
  RAMA                | 1         | 1         
  SEQ                 | 15516     | 0         
  ------------------------------------------

  Number of nets: 29747
  Number of clock nets: 25
  ------------------------------------------
  Group                 | Count   
  ------------------------------------------
  grp1: < 2 pins        | 0         
  grp2: 2 pins          | 16025     
  grp3: 3~10 pins       | 12125     
  grp4: 11~50 pins      | 1471      
  grp5: 51~100 pins     | 98        
  grp6: 101~1000 pins   | 25        
  grp7: >1000 pins      | 3         
  ------------------------------------------

  6779 out of 29747 are intra-tile nets.
  10990 out of 157011 are timing critical pins.

read_output /home/public/Test/Result/case_2.nodes.out

  Instance Statistics:
  -----------------------------------------------
  Category | Count     | Re-placed   | %Re-placed 
  -----------------------------------------------
  Total    | 35661     | -           | -          
  Fixed    | 8228      | 0           | 0.0      % 
  Movable  | 27433     | 0           | 0.0      % 
  -----------------------------------------------
  Successfully read output file.

legal_check
  1.1 Check instance location and tile capacity.
        Baseline placement passed capacity check.
        Optimized placement passed capacity check.
  1.2 Check control set constraint.
        Baseline placement:
          Checked control set on 30840 tiles.
          Control Set Statistics(tile count v.s number of control nets):
          ---------------------------------------
          |       |  0  |  1  |  2  |  3  |  4  |
          ---------------------------------------
          | Clock |27397|3364 |79   |0    |0    |
          | Reset |28370|2181 |289  |0    |0    |
          | CE    |28875|1794 |171  |0    |0    |
          ---------------------------------------
        Optimized placement:
          Checked control set on 30840 tiles.
          Control Set Statistics(tile count v.s number of control nets):
          ---------------------------------------
          |       |  0  |  1  |  2  |  3  |  4  |
          ---------------------------------------
          | Clock |27397|3364 |79   |0    |0    |
          | Reset |28370|2181 |289  |0    |0    |
          | CE    |28875|1794 |171  |0    |0    |
          ---------------------------------------
  1.3 Check clock region constraint.
        Baseline placement:
          | 0 | 0 | 1 | 2 | 2 | 
          | 0 | 1 | 3 | 3 | 3 | 
          | 0 | 0 | 1 | 1 | 2 | 
          | 1 | 0 | 0 | 0 | 0 | 
          | 2 | 0 | 0 | 0 | 0 | 
          All clock regions passed legal check.
        Optimized placement:
          | 0 | 0 | 1 | 2 | 2 | 
          | 0 | 1 | 3 | 3 | 3 | 
          | 0 | 0 | 1 | 1 | 2 | 
          | 1 | 0 | 0 | 0 | 0 | 
          | 2 | 0 | 0 | 0 | 0 | 
          All clock regions passed legal check.
  Legalization check passed.

report_wirelength
  Baseline wirelength: total = 209305; crit = 44912 (21.46%)
  Optimized wirelength: total  = 209305; crit = 44912 (21.46%)

report_pin_density
  Baseline: 
    Checked pin density on 3998 tiles; top 5% count = 199 tiles.
    List of Top-10 Congested Tiles
    ------------------------------------------
    Location | Input  | Output | Pin Density %
    X132Y174 | 33/112  | 14/32  | 32.64%
    X132Y210 | 37/112  | 9 /32  | 31.94%
    X131Y282 | 38/112  | 8 /32  | 31.94%
    X137Y222 | 28/112  | 17/32  | 31.25%
    X136Y273 | 28/112  | 17/32  | 31.25%
    X132Y281 | 40/112  | 5 /32  | 31.25%
    X132Y279 | 40/112  | 5 /32  | 31.25%
    X131Y262 | 38/112  | 7 /32  | 31.25%
    X97Y172  | 32/112  | 13/32  | 31.25%
    ...
    ------------------------------------------
    Baseline top 5% congested tiles (199 tiles) avg. pin density: 25.84%

  Optimized: 
    Checked pin density on 3998 tiles.
    List of Top-10 Congested Tiles
    ------------------------------------------
    Location | Input  | Output | Pin Density %
    X132Y174 | 33/112  | 14/32  | 32.64%
    X132Y210 | 37/112  | 9 /32  | 31.94%
    X131Y282 | 38/112  | 8 /32  | 31.94%
    X137Y222 | 28/112  | 17/32  | 31.25%
    X136Y273 | 28/112  | 17/32  | 31.25%
    X132Y281 | 40/112  | 5 /32  | 31.25%
    X132Y279 | 40/112  | 5 /32  | 31.25%
    X131Y262 | 38/112  | 7 /32  | 31.25%
    X97Y172  | 32/112  | 13/32  | 31.25%
    ...
    ------------------------------------------
    Optimized top 5% congested tiles(199 tiles) avg. pin density: 25.84%


exit
Main program result: true
