<module name="CBASS0_QOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_slv_grp_0_grp_map1" acronym="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_slv_grp_0_grp_map1" offset="0x400" width="32" description="The Group Map Register defines the final orderid for the master Isam62a_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_slv_grp_0_grp_map2" acronym="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_slv_grp_0_grp_map2" offset="0x404" width="32" description="The Group Map Register defines the final orderid for the master Isam62a_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_map0" acronym="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_map0" offset="0x500" width="32" description="The Map Register defines the fields for the master Isam62a_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_slv_grp_0_grp_map1" acronym="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_slv_grp_0_grp_map1" offset="0x800" width="32" description="The Group Map Register defines the final orderid for the master Isam62a_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_slv_grp_0_grp_map2" acronym="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_slv_grp_0_grp_map2" offset="0x804" width="32" description="The Group Map Register defines the final orderid for the master Isam62a_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_map0" acronym="QOS_REGS_Isam62a_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_map0" offset="0x900" width="32" description="The Map Register defines the fields for the master Isam62a_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_slv_grp_0_grp_map1" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_slv_grp_0_grp_map1" offset="0x1800" width="32" description="The Group Map Register defines the final orderid for the master Idebugss_k3_wrap_cv0_main_0.vbusmw for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_slv_grp_0_grp_map2" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_slv_grp_0_grp_map2" offset="0x1804" width="32" description="The Group Map Register defines the final orderid for the master Idebugss_k3_wrap_cv0_main_0.vbusmw for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_map0" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_map0" offset="0x1900" width="32" description="The Map Register defines the fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmw per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_slv_grp_0_grp_map1" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_slv_grp_0_grp_map1" offset="0x1C00" width="32" description="The Group Map Register defines the final orderid for the master Idebugss_k3_wrap_cv0_main_0.vbusmr for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_slv_grp_0_grp_map2" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_slv_grp_0_grp_map2" offset="0x1C04" width="32" description="The Group Map Register defines the final orderid for the master Idebugss_k3_wrap_cv0_main_0.vbusmr for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_map0" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_map0" offset="0x1D00" width="32" description="The Map Register defines the fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_slv_grp_0_grp_map1" acronym="QOS_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_slv_grp_0_grp_map1" offset="0x2000" width="32" description="The Group Map Register defines the final orderid for the master Igic500ss_1_4_main_0.mem_wr_vbusm for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_slv_grp_0_grp_map2" acronym="QOS_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_slv_grp_0_grp_map2" offset="0x2004" width="32" description="The Group Map Register defines the final orderid for the master Igic500ss_1_4_main_0.mem_wr_vbusm for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_map0" acronym="QOS_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_map0" offset="0x2100" width="32" description="The Map Register defines the fields for the master Igic500ss_1_4_main_0.mem_wr_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_slv_grp_0_grp_map1" acronym="QOS_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_slv_grp_0_grp_map1" offset="0x2400" width="32" description="The Group Map Register defines the final orderid for the master Igic500ss_1_4_main_0.mem_rd_vbusm for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_slv_grp_0_grp_map2" acronym="QOS_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_slv_grp_0_grp_map2" offset="0x2404" width="32" description="The Group Map Register defines the final orderid for the master Igic500ss_1_4_main_0.mem_rd_vbusm for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_map0" acronym="QOS_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_map0" offset="0x2500" width="32" description="The Map Register defines the fields for the master Igic500ss_1_4_main_0.mem_rd_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_slv_grp_0_grp_map1" acronym="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_slv_grp_0_grp_map1" offset="0x2800" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd8ss_main_0.emmcsdss_rd for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_slv_grp_0_grp_map2" acronym="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_slv_grp_0_grp_map2" offset="0x2804" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd8ss_main_0.emmcsdss_rd for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_map0" acronym="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_map0" offset="0x2900" width="32" description="The Map Register defines the fields for the master Iemmcsd8ss_main_0.emmcsdss_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_slv_grp_0_grp_map1" acronym="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_slv_grp_0_grp_map1" offset="0x2C00" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd8ss_main_0.emmcsdss_wr for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_slv_grp_0_grp_map2" acronym="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_slv_grp_0_grp_map2" offset="0x2C04" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd8ss_main_0.emmcsdss_wr for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_map0" acronym="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_map0" offset="0x2D00" width="32" description="The Map Register defines the fields for the master Iemmcsd8ss_main_0.emmcsdss_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_0_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_0_grp_map1" offset="0x3000" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd4ss_main_0.emmcsdss_rd for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_0_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_0_grp_map2" offset="0x3004" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd4ss_main_0.emmcsdss_rd for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_map0" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_map0" offset="0x3100" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_0.emmcsdss_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_0_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_0_grp_map1" offset="0x3400" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd4ss_main_0.emmcsdss_wr for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_0_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_0_grp_map2" offset="0x3404" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd4ss_main_0.emmcsdss_wr for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_map0" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_map0" offset="0x3500" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_0.emmcsdss_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_slv_grp_0_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_slv_grp_0_grp_map1" offset="0x3800" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd4ss_main_1.emmcsdss_wr for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_slv_grp_0_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_slv_grp_0_grp_map2" offset="0x3804" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd4ss_main_1.emmcsdss_wr for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_map0" acronym="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_map0" offset="0x3900" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_1.emmcsdss_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_slv_grp_0_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_slv_grp_0_grp_map1" offset="0x3C00" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd4ss_main_1.emmcsdss_rd for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_slv_grp_0_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_slv_grp_0_grp_map2" offset="0x3C04" width="32" description="The Group Map Register defines the final orderid for the master Iemmcsd4ss_main_1.emmcsdss_rd for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_map0" acronym="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_map0" offset="0x3D00" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_1.emmcsdss_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_0_mstw0_slv_grp_0_grp_map1" acronym="QOS_REGS_Iusb2ss_16ffc_main_0_mstw0_slv_grp_0_grp_map1" offset="0x4000" width="32" description="The Group Map Register defines the final orderid for the master Iusb2ss_16ffc_main_0.mstw0 for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_0_mstw0_slv_grp_0_grp_map2" acronym="QOS_REGS_Iusb2ss_16ffc_main_0_mstw0_slv_grp_0_grp_map2" offset="0x4004" width="32" description="The Group Map Register defines the final orderid for the master Iusb2ss_16ffc_main_0.mstw0 for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_0_mstw0_map0" acronym="QOS_REGS_Iusb2ss_16ffc_main_0_mstw0_map0" offset="0x4100" width="32" description="The Map Register defines the fields for the master Iusb2ss_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_0_mstr0_slv_grp_0_grp_map1" acronym="QOS_REGS_Iusb2ss_16ffc_main_0_mstr0_slv_grp_0_grp_map1" offset="0x4400" width="32" description="The Group Map Register defines the final orderid for the master Iusb2ss_16ffc_main_0.mstr0 for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_0_mstr0_slv_grp_0_grp_map2" acronym="QOS_REGS_Iusb2ss_16ffc_main_0_mstr0_slv_grp_0_grp_map2" offset="0x4404" width="32" description="The Group Map Register defines the final orderid for the master Iusb2ss_16ffc_main_0.mstr0 for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_0_mstr0_map0" acronym="QOS_REGS_Iusb2ss_16ffc_main_0_mstr0_map0" offset="0x4500" width="32" description="The Map Register defines the fields for the master Iusb2ss_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_1_mstr0_slv_grp_0_grp_map1" acronym="QOS_REGS_Iusb2ss_16ffc_main_1_mstr0_slv_grp_0_grp_map1" offset="0x4800" width="32" description="The Group Map Register defines the final orderid for the master Iusb2ss_16ffc_main_1.mstr0 for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_1_mstr0_slv_grp_0_grp_map2" acronym="QOS_REGS_Iusb2ss_16ffc_main_1_mstr0_slv_grp_0_grp_map2" offset="0x4804" width="32" description="The Group Map Register defines the final orderid for the master Iusb2ss_16ffc_main_1.mstr0 for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_1_mstr0_map0" acronym="QOS_REGS_Iusb2ss_16ffc_main_1_mstr0_map0" offset="0x4900" width="32" description="The Map Register defines the fields for the master Iusb2ss_16ffc_main_1.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_1_mstw0_slv_grp_0_grp_map1" acronym="QOS_REGS_Iusb2ss_16ffc_main_1_mstw0_slv_grp_0_grp_map1" offset="0x4C00" width="32" description="The Group Map Register defines the final orderid for the master Iusb2ss_16ffc_main_1.mstw0 for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_1_mstw0_slv_grp_0_grp_map2" acronym="QOS_REGS_Iusb2ss_16ffc_main_1_mstw0_slv_grp_0_grp_map2" offset="0x4C04" width="32" description="The Group Map Register defines the final orderid for the master Iusb2ss_16ffc_main_1.mstw0 for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_1_mstw0_map0" acronym="QOS_REGS_Iusb2ss_16ffc_main_1_mstw0_map0" offset="0x4D00" width="32" description="The Map Register defines the fields for the master Iusb2ss_16ffc_main_1.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_slv_grp_0_grp_map1" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_slv_grp_0_grp_map1" offset="0x5000" width="32" description="The Group Map Register defines the final orderid for the master Ik3_dss_ul_main_0.vbusm_dma for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_slv_grp_0_grp_map2" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_slv_grp_0_grp_map2" offset="0x5004" width="32" description="The Group Map Register defines the final orderid for the master Ik3_dss_ul_main_0.vbusm_dma for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map0" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map0" offset="0x5100" width="32" description="The Map Register defines the fields for the master Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map1" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map1" offset="0x5104" width="32" description="The Map Register defines the fields for the master Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map2" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map2" offset="0x5108" width="32" description="The Map Register defines the fields for the master Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map3" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map3" offset="0x510C" width="32" description="The Map Register defines the fields for the master Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa3ss_am62a_main_0_ctxcach_ext_dma_slv_grp_0_grp_map1" acronym="QOS_REGS_Isa3ss_am62a_main_0_ctxcach_ext_dma_slv_grp_0_grp_map1" offset="0x5400" width="32" description="The Group Map Register defines the final orderid for the master Isa3ss_am62a_main_0.ctxcach_ext_dma for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa3ss_am62a_main_0_ctxcach_ext_dma_slv_grp_0_grp_map2" acronym="QOS_REGS_Isa3ss_am62a_main_0_ctxcach_ext_dma_slv_grp_0_grp_map2" offset="0x5404" width="32" description="The Group Map Register defines the final orderid for the master Isa3ss_am62a_main_0.ctxcach_ext_dma for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa3ss_am62a_main_0_ctxcach_ext_dma_map0" acronym="QOS_REGS_Isa3ss_am62a_main_0_ctxcach_ext_dma_map0" offset="0x5500" width="32" description="The Map Register defines the fields for the master Isa3ss_am62a_main_0.ctxcach_ext_dma per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_w_slv_grp_0_grp_map1" acronym="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_w_slv_grp_0_grp_map1" offset="0x5800" width="32" description="The Group Map Register defines the final orderid for the master Ik3_jpgenc_e5010_main_0.m_vbusm_w for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_w_slv_grp_0_grp_map2" acronym="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_w_slv_grp_0_grp_map2" offset="0x5804" width="32" description="The Group Map Register defines the final orderid for the master Ik3_jpgenc_e5010_main_0.m_vbusm_w for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_w_map0" acronym="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_w_map0" offset="0x5900" width="32" description="The Map Register defines the fields for the master Ik3_jpgenc_e5010_main_0.m_vbusm_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_r_slv_grp_0_grp_map1" acronym="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_r_slv_grp_0_grp_map1" offset="0x5C00" width="32" description="The Group Map Register defines the final orderid for the master Ik3_jpgenc_e5010_main_0.m_vbusm_r for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_r_slv_grp_0_grp_map2" acronym="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_r_slv_grp_0_grp_map2" offset="0x5C04" width="32" description="The Group Map Register defines the final orderid for the master Ik3_jpgenc_e5010_main_0.m_vbusm_r for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_r_map0" acronym="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_r_map0" offset="0x5D00" width="32" description="The Map Register defines the fields for the master Ik3_jpgenc_e5010_main_0.m_vbusm_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_r_map1" acronym="QOS_REGS_Ik3_jpgenc_e5010_main_0_m_vbusm_r_map1" offset="0x5D04" width="32" description="The Map Register defines the fields for the master Ik3_jpgenc_e5010_main_0.m_vbusm_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_slv_grp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_slv_grp_0_grp_map1" offset="0x6800" width="32" description="The Group Map Register defines the final orderid for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_slv_grp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_slv_grp_0_grp_map2" offset="0x6804" width="32" description="The Group Map Register defines the final orderid for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map0" offset="0x6900" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map1" offset="0x6904" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map2" offset="0x6908" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map3" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map3" offset="0x690C" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map4" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_map4" offset="0x6910" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_slv_grp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_slv_grp_0_grp_map1" offset="0x6C00" width="32" description="The Group Map Register defines the final orderid for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_slv_grp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_slv_grp_0_grp_map2" offset="0x6C04" width="32" description="The Group Map Register defines the final orderid for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map0" offset="0x6D00" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map1" offset="0x6D04" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map2" offset="0x6D08" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map3" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map3" offset="0x6D0C" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map4" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_map4" offset="0x6D10" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_slv_grp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_slv_grp_0_grp_map1" offset="0x7000" width="32" description="The Group Map Register defines the final orderid for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_slv_grp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_slv_grp_0_grp_map2" offset="0x7004" width="32" description="The Group Map Register defines the final orderid for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_map0" offset="0x7100" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_slv_grp_0_grp_map1" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_slv_grp_0_grp_map1" offset="0x7400" width="32" description="The Group Map Register defines the final orderid for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_slv_grp_0_grp_map2" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_slv_grp_0_grp_map2" offset="0x7404" width="32" description="The Group Map Register defines the final orderid for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_map0" acronym="QOS_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_map0" offset="0x7500" width="32" description="The Map Register defines the fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_c7xv_wrap_main_0_c7xv_soc_slv_grp_0_grp_map1" acronym="QOS_REGS_Isam62a_c7xv_wrap_main_0_c7xv_soc_slv_grp_0_grp_map1" offset="0x7800" width="32" description="The Group Map Register defines the final orderid for the master Isam62a_c7xv_wrap_main_0.c7xv_soc for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_c7xv_wrap_main_0_c7xv_soc_slv_grp_0_grp_map2" acronym="QOS_REGS_Isam62a_c7xv_wrap_main_0_c7xv_soc_slv_grp_0_grp_map2" offset="0x7804" width="32" description="The Group Map Register defines the final orderid for the master Isam62a_c7xv_wrap_main_0.c7xv_soc for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_c7xv_wrap_main_0_c7xv_soc_map0" acronym="QOS_REGS_Isam62a_c7xv_wrap_main_0_c7xv_soc_map0" offset="0x7900" width="32" description="The Map Register defines the fields for the master Isam62a_c7xv_wrap_main_0.c7xv_soc per channel.">
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_c7xv_wrap_main_0_c7xv_soc_map1" acronym="QOS_REGS_Isam62a_c7xv_wrap_main_0_c7xv_soc_map1" offset="0x7904" width="32" description="The Map Register defines the fields for the master Isam62a_c7xv_wrap_main_0.c7xv_soc per channel.">
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_slv_grp_0_grp_map1" acronym="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_slv_grp_0_grp_map1" offset="0x8000" width="32" description="The Group Map Register defines the final orderid for the master Isam62a_vpac_wrap_main_0.ldc0_m_mst for group slv_grp_0.">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_slv_grp_0_grp_map2" acronym="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_slv_grp_0_grp_map2" offset="0x8004" width="32" description="The Group Map Register defines the final orderid for the master Isam62a_vpac_wrap_main_0.ldc0_m_mst for group slv_grp_0.">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_map0" acronym="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_map0" offset="0x8100" width="32" description="The Map Register defines the fields for the master Isam62a_vpac_wrap_main_0.ldc0_m_mst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_map1" acronym="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_map1" offset="0x8104" width="32" description="The Map Register defines the fields for the master Isam62a_vpac_wrap_main_0.ldc0_m_mst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_map2" acronym="QOS_REGS_Isam62a_vpac_wrap_main_0_ldc0_m_mst_map2" offset="0x8108" width="32" description="The Map Register defines the fields for the master Isam62a_vpac_wrap_main_0.ldc0_m_mst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>