/*
 * everr_hints.h
 *
 * Copyright 1991, Silicon Graphics, Inc.
 * All Rights Reserved.
 *
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Silicon Graphics, Inc.;
 * the contents of this file may not be disclosed to third parties, copied or
 * duplicated in any form, in whole or in part, without the prior written
 * permission of Silicon Graphics, Inc.
 *
 * RESTRICTED RIGHTS LEGEND:
 * Use, duplication or disclosure by the Government is subject to restrictions
 * as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
 * and Computer Software clause at DFARS 252.227-7013, and/or in similar or
 * successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
 * rights reserved under the Copyright Laws of the United States.
 */

#ident "arcs/ide/EVEREST/include/everr_hints.h $Revision: 1.36 $"


/* EVEREST subsystem specific error hints to be used in the EVEREST IDE */
#include <sys/types.h>
#include <err_hints.h>


#define TLBR_HI		(IP19_TLB | 1)
#define TLBR_EVENLO	(IP19_TLB | 2)
#define TLBR_ODDLO	(IP19_TLB | 3)
#define TLBM_CUWEXCP	(IP19_TLB | 4)
#define TLBM_CUW	(IP19_TLB | 5)
#define TLBM_UCWEXCP	(IP19_TLB | 6)
#define TLBM_UCW	(IP19_TLB | 7)
#define TLBM_UCWREXCP	(IP19_TLB | 8)
#define TLBM_UCWR	(IP19_TLB | 9)
#define TLBM_UCRWR	(IP19_TLB | 10)
#define TLBMOD_BVADDR	(IP19_TLB | 11)
#define TLBMOD_NOEXCP	(IP19_TLB | 12)
#define TLBMOD_UNEXP	(IP19_TLB | 13)
#define TLBMOD_MOD	(IP19_TLB | 14)
#define TLBC_PERR	(IP19_TLB | 15)
#define TLBC_WR		(IP19_TLB | 16)
#define TLBC_CEXCP	(IP19_TLB | 17)
#define TLBC_CRW	(IP19_TLB | 18)
#define TLBC_UEXCP	(IP19_TLB | 19)
#define TLBC_URW	(IP19_TLB | 20)
#define TLBP_UNEXP	(IP19_TLB | 21)
#define TLBP_BVADDR	(IP19_TLB | 22)
#define TLBP_NOEXCP	(IP19_TLB | 23)
#define TLBPR_ERR	(IP19_TLB | 24)
#define TLBV_BVADDR	(IP19_TLB | 25)
#define TLBV_NOEXCP	(IP19_TLB | 26)
#define TLBX_UNEXP	(IP19_TLB | 27)
#define TLBX_ERR	(IP19_TLB | 28)
#define TLBG_UNEXP	(IP19_TLB | 29)

#define FADDSUBD_RES	(IP19_FPU | 1)
#define FADDSUBD_STS	(IP19_FPU | 2)
#define FADDSUBD_FIX	(IP19_FPU | 3)
#define FADDSUBS_RES	(IP19_FPU | 4)
#define FADDSUBS_STS	(IP19_FPU | 5)
#define FADDSUBS_FIX	(IP19_FPU | 6)
#define FDIVZRO_STS	(IP19_FPU | 7)
#define FDIVZRO_DIVD	(IP19_FPU | 8)
#define FDIVZRO_DIVS	(IP19_FPU | 9)
#define FINEX_STS	(IP19_FPU | 10)
#define FINV_NOEXCP	(IP19_FPU | 11)
#define FINV_STS	(IP19_FPU | 12)
#define FINV_FIX	(IP19_FPU | 13)
#define FCMPUT_UNEXP	(IP19_FPU | 14)
#define FMULDIVD_DIV	(IP19_FPU | 15)
#define FMULDIVD_MUL	(IP19_FPU | 16)
#define FMULDIVS_DIV	(IP19_FPU | 17)
#define FMULDIVS_MUL	(IP19_FPU | 18)
#define FMULSUBD_RES	(IP19_FPU | 19)
#define FMULSUBD_FIX	(IP19_FPU | 20)
#define FMULSUBD_STS	(IP19_FPU | 21)
#define FMULSUBS_RES	(IP19_FPU | 22)
#define FMULSUBS_FIX	(IP19_FPU | 23)
#define FMULSUBS_STS	(IP19_FPU | 24)
#define FOVER_STS	(IP19_FPU | 25)
#define FCOMPUTE_S	(IP19_FPU | 26)
#define FCOMPUTE_D	(IP19_FPU | 27)
#define FPMEM_DATA	(IP19_FPU | 28)
#define FPMEM_INVD	(IP19_FPU | 29)
#define FPREG_DATA	(IP19_FPU | 30)
#define FPREG_INVD	(IP19_FPU | 31)
#define FUNDER_EXCP	(IP19_FPU | 32)
#define FUNDER_NOEXCP	(IP19_FPU | 33)

/* IO4 Mapram related message numbers	*/

#define MAPR_GENR	(IO4_MAPRAM | 1)
#define	MAPR_RDWR	(IO4_MAPRAM | 2)
#define	MAPR_ADDR	(IO4_MAPRAM | 3)
#define	MAPR_WALK1	(IO4_MAPRAM | 4)
#define	MAPR_ERR	(IO4_MAPRAM | 5)

/* IO4 SCSI numbers */
#define	S1_REG_RW	(IO4_SCIP | 1)
#define	S1_ADAP		(IO4_SCIP | 2)

#define WD95_REG_RW	(IO4_SCSI | 1)
#define WD95_REG_RW2	(IO4_SCSI | 2)
#define WD95_PRESNT1	(IO4_SCSI | 3)
#define WD95_PRESNT2	(IO4_SCSI | 4)
#define WD95_PRESNT3	(IO4_SCSI | 5)
#define WD95_INTR_LEV	(IO4_SCSI | 6)
#define WD95_INTR_HP	(IO4_SCSI | 7)
#define WD95_INTR_NOCAUSE	(IO4_SCSI | 8)
#define WD95_INTR_IPNZ	(IO4_SCSI | 9)
#define WD95_INTR_HPNZ	(IO4_SCSI | 0xa)
#define WD95_INTR_CANZ	(IO4_SCSI | 0xb)
#define WD95_INTR_NOINT	(IO4_SCSI | 0xc)
#define WD95_INTR_NOEBUS	(IO4_SCSI | 0xd)
#define WD95_INTR_ENOCPU	(IO4_SCSI | 0xe)
#define WD95_TALK	(IO4_SCSI | 0xf)
#define WD95_SC_TIMEOUT	(IO4_SCSI | 0x10)
#define WD95_SC_HARDERR	(IO4_SCSI | 0x11)
#define WD95_SC_PARITY	(IO4_SCSI | 0x12)
#define WD95_SC_MEMERR	(IO4_SCSI | 0x13)
#define WD95_SC_CMDTIME	(IO4_SCSI | 0x14)
#define WD95_SC_ALIGN	(IO4_SCSI | 0x15)
#define WD95_SC_ATTN	(IO4_SCSI | 0x16)
#define WD95_SC_REQ	(IO4_SCSI | 0x17)
#define WD95_SC_UNKNOWN	(IO4_SCSI | 0x18)
#define WD95_DMA_RD	(IO4_SCSI | 0x19)
#define WD95_DMA_RDCNT	(IO4_SCSI | 0x1a)
#define WD95_DMA_WRCNT	(IO4_SCSI | 0x1b)
#define WD95_DMA_WR	(IO4_SCSI | 0x1c)
#define WD95_DMA_SK	(IO4_SCSI | 0x1d)
#define WD95_DMA_WRDATA	(IO4_SCSI | 0x1e)
#define WD95_INTR_NOCACHE (IO4_SCSI | 0x1f)
#define WD95_INTR_IAEBUSREG (IO4_SCSI | 0x20)
#define WD95_INTR_IOAORIG (IO4_SCSI | 0x21)
#define WD95_INTR_IOADDR (IO4_SCSI | 0x22)

/* Fchip related message numbers 	*/
#define	F_GENRIC	(IO4_FCHIP | 1)
#define	F_BADVER	(IO4_FCHIP | 2)
#define	F_INVMID	(IO4_FCHIP | 3)
#define	F_BADREG	(IO4_FCHIP | 4)
#define	F_LWREG		(IO4_FCHIP | 5)
#define	F_INTSET	(IO4_FCHIP | 6)
#define	F_INTRST	(IO4_FCHIP | 7)
#define	F_ERRCLR	(IO4_FCHIP | 8)
#define	F_BADRADR	(IO4_FCHIP | 9)
#define	F_SWERR		(IO4_FCHIP | 10)
#define	F_BADGVER	(IO4_FCHIP | 11)



/* VMEcc related message numbers	*/
#define	VMEINT_TO	(IO4_VMECC | 1)
#define	VMEINT_ERR	(IO4_VMECC | 2)

#define	VME_REGR	(IO4_VMECC | 3)
#define	VME_BADMID	(IO4_VMECC | 4)
#define	VME_BADREG	(IO4_VMECC | 5)
#define	VME_BADRADR	(IO4_VMECC | 6)
#define	VME_BADCLR	(IO4_VMECC | 7)
#define	VME_BADCAU	(IO4_VMECC | 8)
#define	VME_INTSET	(IO4_VMECC | 9)
#define	VME_INTCLR	(IO4_VMECC | 10)
#define	VME_BUSERR	(IO4_VMECC | 11)
#define	VME_BUSUNE	(IO4_VMECC | 12)
#define	VME_DMAERR	(IO4_VMECC | 13)
#define	VME_DMARD 	(IO4_VMECC | 14)
#define	VME_DMAWR 	(IO4_VMECC | 15)
#define	VME_DMAXFER	(IO4_VMECC | 16)
#define	VME_IGENR	(IO4_VMECC | 17)
/* Messages numbers used by the Loopback read operation */
#define	VME_A32L1	(IO4_VMECC | 18)
#define	VME_A32L2	(IO4_VMECC | 19)
#define	VME_A24L1	(IO4_VMECC | 20)
#define	VME_A24L2	(IO4_VMECC | 21) 
#define	VME_LPBKB	(IO4_VMECC | 22) /* Loopback byte operation failed */
#define	VME_LPBKH	(IO4_VMECC | 23) /* Loopback half operation failed */
#define	VME_LPBKW	(IO4_VMECC | 24) /* Loopback word operation failed */
#define	VME_LPWRB	(IO4_VMECC | 25) /* byte write operation failed */
#define	VME_LPWRH	(IO4_VMECC | 26) /* half write operation failed */
#define	VME_LPWRW	(IO4_VMECC | 27) /* word write operation failed */
#define	VME_LPCOB	(IO4_VMECC | 28) /* byte read in coh space failed */
#define	VME_LPCOH	(IO4_VMECC | 29) /* half read in coh space failed */
#define	VME_LPCOW	(IO4_VMECC | 30) /* word read in coh space failed */
#define	VME_XINTR	(IO4_VMECC | 31) /* got exception in vme_xintr */
#define	VME_XNOINT	(IO4_VMECC | 31) /* Got no external intr */
#define	VME_XIACK	(IO4_VMECC | 32) /* IACK from external board is bad */
#define	VME_XCPUINT	(IO4_VMECC | 33) /* CPU did not get xternal intr */
#define	VME_ENGERR	(IO4_VMECC | 34) /* DMA engine reported error!! */
#define	VME_SWERR	(IO4_VMECC | 39)

/* VMEcc CDSIO test related numbers	*/
#define	CDSIO_GEN	(IO4_VMECC | 40)
#define	CDSIO_RDY	(IO4_VMECC | 41)
#define	CDSIO_ERR	(IO4_VMECC | 42)
#define	CDSIO_ERR1	(IO4_VMECC | 43)
#define	CDSIO_DERR	(IO4_VMECC | 44)
#define	CDSIO_IGEN	(IO4_VMECC | 45)
#define	CDSIO_BINT	(IO4_VMECC | 46)
#define	CDSIO_VECT	(IO4_VMECC | 47)
#define	CDSIO_SINT	(IO4_VMECC | 48)

/* DANG Chip related messages */
#define DANG_GENRIC        (IO4_DANG | 0)
/* used by dang pio register test */
#define DANG_BADREG        (IO4_DANG | 1)
#define DANG_INTSET        (IO4_DANG | 2)
#define DANG_ERRCLR        (IO4_DANG | 3)
#define DANG_BADRADR       (IO4_DANG | 4)
#define DANG_SWERR         (IO4_DANG | 5)
/* used by gio shared ram test */
#define DANG_BADSHRAM      (IO4_DANG | 6)
/* used by master dma test */
#define DANG_BADDMA        (IO4_DANG | 7)
#define DANG_BADDDATA      (IO4_DANG | 8)
#define DANG_DMAVECT       (IO4_DANG | 9)
#define DANG_DMACOMP       (IO4_DANG | 10)

/* IO4 Ethernet messages */
#define	ENET_XMIT	(IO4_EPC | 0x1)
#define	ENET_RCV	(IO4_EPC | 0X2)
#define	ENET_DATA 	(IO4_EPC | 0X3)
#define ENET_TSTAT	(IO4_EPC | 0X4)
#define ENET_RSTAT	(IO4_EPC | 0X5)

#define FECC_IBIT	(MC3_MD_HINT | 0x1)
#define FECC_CACHEWR	(MC3_MD_HINT | 0x2)
#define FECC_SET_ECC	(MC3_MD_HINT | 0x3)
#define FECC_NOIP6ERR	(MC3_MD_HINT | 0x4)
#define FECC_ERTOIP	(MC3_MD_HINT | 0x5)
#define FECC_IBITOFF	(MC3_MD_HINT | 0x6)
#define FECC_CERTOIP	(MC3_MD_HINT | 0x7)

#define ADDRU_ERR	(MC3_BANK_HINT | 0x1)
#define CACHEMEM_ERR	(MC3_BANK_HINT | 0x2)
#define CONNECT_ERR	(MC3_BANK_HINT | 0x3)
#define MARCHX_ERR	(MC3_BANK_HINT | 0x4)
#define MARCHY_ERR	(MC3_BANK_HINT | 0x5)
#define MEM_ECC_ERR	(MC3_BANK_HINT | 0x6)
#define MEM_PAT_ERR	(MC3_BANK_HINT | 0x7)
#define MEMWLK_ERR	(MC3_BANK_HINT | 0x8)
#define MEMWRRD_ERR	(MC3_BANK_HINT | 0x9)
#define MEMADDR_ERR	(MC3_BANK_HINT | 0xa)
#define MEMADDR_HINT	(MC3_BANK_HINT | 0xb)
#define DECODE_ERR	(MC3_BANK_HINT | 0xc)
#define DECODE_Y_ERR	(MC3_BANK_HINT | 0xd)
#define DECODE_RANGE_ERR	(MC3_BANK_HINT | 0xe)
#define MEMBWRRD_ERR	(MC3_BANK_HINT | 0xf)
#define DBLMARCHY_ERR	(MC3_BANK_HINT | 0x10)
#define MEM_KH_ERR	(MC3_BANK_HINT | 0x11)
#define MEMERR_REG	(MC3_BANK_HINT | 0x12)
#define MC3INTR_IP6	(MC3_BANK_HINT | 0x13)
#define MC3INTR_IP6NC	(MC3_BANK_HINT | 0x14)
#define MC3INTR_ERTOIP	(MC3_BANK_HINT | 0x15)
#define MC3INTR_CERTOIP	(MC3_BANK_HINT | 0x16)

#define MC3_REG_ERR	(MC3_MA_HINT | 0x1)
#define MC3_INTR_ERR	(MC3_MA_HINT | 0x2)

/* C A C H E   M O D U L E   E R R O R   C O D E S */
#define	TAGHI_ERR1	(IP19_PCACHE | 0x1)	
#define	TAGHI_ERR2	(IP19_PCACHE | 0x2)	
#define	TAGLO_ERR1	(IP19_PCACHE | 0x3)	
#define	TAGLO_ERR2	(IP19_PCACHE | 0x4)	
#define DTAGWLK_ERR1	(IP19_PCACHE | 0x5)
#define DTAGADR_ERR1	(IP19_PCACHE | 0x6)
#define DTAGKH_ERR1	(IP19_PCACHE | 0x7)
#define DTAGKH_ERR2	(IP19_PCACHE | 0x8)
#define DTAGKH_ERR3	(IP19_PCACHE | 0x9)
#define DTAGKH_ERR4	(IP19_PCACHE | 0xa)
#define DTAGKH_ERR5	(IP19_PCACHE | 0xb)
#define DTAGKH_ERR6	(IP19_PCACHE | 0xc)
#define ITAGWLK_ERR1	(IP19_PCACHE | 0xd)
#define ITAGADR_ERR1	(IP19_PCACHE | 0xe)
#define ITAGKH_ERR1	(IP19_PCACHE | 0xf)
#define ITAGKH_ERR2	(IP19_PCACHE | 0x10)
#define ITAGKH_ERR3	(IP19_PCACHE | 0x11)
#define ITAGKH_ERR4	(IP19_PCACHE | 0x12)
#define ITAGKH_ERR5	(IP19_PCACHE | 0x13)
#define ITAGKH_ERR6	(IP19_PCACHE | 0x14)
#define SDTAGWLK_ERR1	(IP19_SCACHE | 0x15)
#define SDTAGADR_ERR1	(IP19_SCACHE | 0x16)
#define SDTAGKH_ERR1	(IP19_SCACHE | 0x17)
#define DTAGPAR_ERR1	(IP19_PCACHE | 0x18)
#define DTAGCMP_ERR1	(IP19_PCACHE | 0x19)
#define DTAGCMP_ERR2	(IP19_PCACHE | 0x20)
#define DTAGFUNCT_ERR1	(IP19_PCACHE | 0x21)
#define DTAGFUNCT_ERR2	(IP19_PCACHE | 0x22)
#define DSLIDEDATA_ERR1 (IP19_CACHE  | 0x23)
#define DSLIDEDATA_ERR2 (IP19_CACHE | 0x24)
#define DSLIDEADR_ERR1	(IP19_CACHE | 0x25)
#define DSLIDEADR_ERR2	(IP19_CACHE | 0x26)
#define DKH_ERR1	(IP19_CACHE | 0x27)
#define DKH_ERR2	(IP19_CACHE | 0x28)
#define DKH_ERR3	(IP19_CACHE | 0x29)
#define DKH_ERR4	(IP19_CACHE | 0x2a)
#define DKH_ERR5	(IP19_CACHE |  0x2b)
#define DKH_ERR6	(IP19_CACHE | 0x2c)
#define DSDWLK_ERR1	(IP19_CACHE | 0x2d)
#define DSDWLK_ERR2	(IP19_CACHE | 0x2e)
#define SDAINA_ERR1	(IP19_SCACHE | 0x2f)
#define SDAINA_ERR2	(IP19_SCACHE | 0x30)
#define DFUNCT_ERR1	(IP19_PCACHE | 0x31)
#define DFUNCT_ERR2	(IP19_PCACHE | 0x32)
#define DFUNCT_ERR3	(IP19_PCACHE | 0x33)
#define DFUNCT_ERR4	(IP19_PCACHE | 0x34)
#define DFUNCT_ERR5	(IP19_PCACHE | 0x35)
#define DPAR_ERR1	(IP19_PCACHE | 0x36)
#define ITAGPAR_ERR1	(IP19_PCACHE | 0x37)
#define ITAGCMP_ERR1	(IP19_PCACHE | 0x38)
#define ITAGCMP_ERR2	(IP19_PCACHE | 0x39)
#define ITAGCMP_ERR3	(IP19_PCACHE | 0x3a)
#define ITAGFUNC_ERR1	(IP19_PCACHE | 0x3b)
#define ITAGFUNC_ERR2	(IP19_PCACHE | 0x3c)
#define ITAGCMP_ERR4	(IP19_PCACHE | 0x3d)
#define ISLIDED_ERR1	(IP19_PCACHE | 0x3f)
#define ISLIDED_ERR2	(IP19_PCACHE | 0x40)
#define IAINA_ERR1	(IP19_CACHE | 0x41)
#define IFUNCT_ERR1	(IP19_CACHE | 0x42)
#define IPAR_ERR1	(IP19_PCACHE | 0x43)
#define IHITINV_ERR1	(IP19_PCACHE | 0x44)
#define IHITINV_ERR2	(IP19_PCACHE | 0x45)
#define IHITINV_ERR3	(IP19_PCACHE | 0x46)
#define IHITWB_ERR1	(IP19_PCACHE | 0x47)
#define IHITWB_ERR2	(IP19_PCACHE | 0x48)
#define IHITWB_ERR3	(IP19_PCACHE | 0x49)
#define ECCREG_ERR1	(IP19_PCACHE | 0x4a)
#define ECCREG_ERR2	(IP19_PCACHE | 0x4b)
#define DHITINV_ERR1	(IP19_PCACHE | 0x4c)
#define DHITINV_ERR2	(IP19_PCACHE | 0x4d)
#define DHITINV_ERR3	(IP19_PCACHE | 0x4e)
#define DHITWB_ERR1	(IP19_PCACHE | 0x4f)
#define DHITWB_ERR2	(IP19_PCACHE | 0x50)
#define DHITWB_ERR3	(IP19_PCACHE | 0x51)
#define DHITWB_ERR4	(IP19_PCACHE | 0x52)
#define DHITWB_ERR5	(IP19_PCACHE | 0x53)
#define DIRTYWBW_ERR1	(IP19_PCACHE | 0x54)
#define DIRTYWBW_ERR2	(IP19_PCACHE | 0x55)
#define DREFILL_ERR1	(IP19_PCACHE | 0x56)
#define DREFILL_ERR2	(IP19_PCACHE | 0x57)
#define SDIRTYWBW_ERR1	(IP19_SCACHE | 0x58)
#define SDIRTYWBW_ERR2	(IP19_SCACHE | 0x59)
#define SDIRTYWBH_ERR1	(IP19_SCACHE | 0x5a)
#define SDIRTYWBH_ERR2	(IP19_SCACHE | 0x5b)
#define SDIRTYWBB_ERR1	(IP19_SCACHE | 0x5c)
#define SDIRTYWBB_ERR2	(IP19_SCACHE | 0x5d)
#define SDTAGECC_ERR1	(IP19_SCACHE | 0x5e)
#define SDTAGECC_ERR2	(IP19_SCACHE | 0x5f)
#define SDHITINV_ERR1	(IP19_SCACHE | 0x60)
#define SDHITINV_ERR2	(IP19_SCACHE | 0x61)
#define SDHITINV_ERR3	(IP19_SCACHE | 0x62)
#define SDHITINV_ERR4	(IP19_SCACHE | 0x63)
#define SDHITINV_ERR5	(IP19_SCACHE | 0x64)
#define SDHITINV_ERR6	(IP19_SCACHE | 0x65)
#define SDHITINV_ERR7	(IP19_SCACHE | 0x66)
#define SDHITWB_ERR1	(IP19_SCACHE | 0x67)
#define SDHITWB_ERR2	(IP19_SCACHE | 0x68)
#define SDHITWB_ERR3	(IP19_SCACHE | 0x69)
#define SDHITWB_ERR4	(IP19_SCACHE | 0x6a)
#define SDHITWB_ERR5	(IP19_SCACHE | 0x6b)
#define SDHITWB_ERR6	(IP19_SCACHE | 0x6c)
#define SDHITWB_ERR7	(IP19_SCACHE | 0x6d)
#define SDHITWBINV_ERR1	(IP19_SCACHE | 0x6e)
#define SDHITWBINV_ERR2	(IP19_SCACHE | 0x6f)
#define SDHITWBINV_ERR3	(IP19_SCACHE | 0x70)
#define SDHITWBINV_ERR4	(IP19_SCACHE | 0x71)
#define SDHITWBINV_ERR5	(IP19_SCACHE | 0x72)
#define SDHITWBINV_ERR6	(IP19_SCACHE | 0x73)
#define SDHITWBINV_ERR7	(IP19_SCACHE | 0x74)
#define CLSTR_ERR1	(IP19_SCACHE | 0x75)
#define CLSTR_ERR2	(IP19_SCACHE | 0x76)
#define CLSTRWB_ERR1	(IP19_SCACHE | 0x77)
#define CLSTRWB_ERR2	(IP19_SCACHE | 0x78)
#define CLSTRWB_ERR3	(IP19_SCACHE | 0x79)
#define CSTRESS_ERR	(IP19_SCACHE | 0x7a)
#define CSTRESS_PDERR	(IP19_PCACHE | 0x7b)
#define CSTRESS_SERR	(IP19_SCACHE | 0x7c)
#define CSTATE0_ERR	(IP19_CACHE | 0x7d)
#define CSTATE1_ERR	(IP19_CACHE | 0x7e)
#define CSTATE4_ERR	(IP19_CACHE | 0x7f)
#define CSTATE5_ERR	(IP19_CACHE | 0x80)
#define CSTATE6_ERR	(IP19_CACHE | 0x81)
#define CSTATE7_ERR	(IP19_CACHE | 0x82)
#define CSTATE12_ERR	(IP19_CACHE | 0x83)
#define CSTATE13_ERR	(IP19_CACHE | 0x84)
#define CSTATE14_ERR	(IP19_CACHE | 0x85)
#define CSTATE_STATE	(IP19_CACHE | 0x86)
#define CSTATE_ADDR	(IP19_CACHE | 0x87)
#define CSTATE_MEM	(IP19_CACHE | 0x88)
#define CSTATE_WRBK	(IP19_CACHE | 0x89)
#define CSTATE_2ND	(IP19_CACHE | 0x8a)
#define MP_EXCP		(IP19_CACHE | 0x8b)
#define MP_CDATA	(IP19_CACHE | 0x8c)
#define MP_CSIZE	(IP19_CACHE | 0x8d)
#define MP_JUMPER	(IP19_CACHE | 0x8e)

/* IP19 CC related message numbers */

#define	LOCAL_REGERR	(IP19_CC | 0x1)
#define	CONFIG_ERR	(IP19_CC | 0x2)
#define	BUSTAG_ERR	(IP19_CC | 0x3)
#define	INT_L0_IP	(IP19_CC | 0x4)
#define	INT_L0_HPIL	(IP19_CC | 0x5)
#define	INT_L0_CAUSE	(IP19_CC | 0x6)
#define	INT_L0_IPCLR	(IP19_CC | 0x7)
#define	INT_L0_HPILCLR	(IP19_CC | 0x8)
#define	INT_L0_CAUSECLR	(IP19_CC | 0x9)
#define	INT_L0_CEL	(IP19_CC | 0xa)
#define	INT_L0_CELHI	(IP19_CC | 0xb)
#define	INT_L0_CELLO	(IP19_CC | 0xc)
#define	INT_L0_CELCLR	(IP19_CC | 0xd)
#define	INT_L0_MULT	(IP19_CC | 0xe)
#define	INT_L0_MULTIP0	(IP19_CC | 0xf)
#define	INT_L0_MULTIP1	(IP19_CC | 0x10)
#define	INT_L0_MULTCL0	(IP19_CC | 0x11)
#define	INT_L0_MULTCL1	(IP19_CC | 0x12)
#define	INT_L0_MULTCLH	(IP19_CC | 0x13)
#define	INT_L0_MULTCLC	(IP19_CC | 0x14)
#define	INT_L0_NOINT	(IP19_CC | 0x15)
#define INT_L3_IP6	(IP19_CC | 0x16)
#define INT_L3_ERTOIP	(IP19_CC | 0x17)
#define INT_L3_IP6NC	(IP19_CC | 0x18)
#define INT_L3_CERTOIP	(IP19_CC | 0x19)
#define INT_L3_NOINT	(IP19_CC | 0x1a)
#define TIMER_INV_INT	(IP19_CC | 0x1b)
#define TIMER_NOINT	(IP19_CC | 0x1c)
#define TIMER_CAUSECLR	(IP19_CC | 0x1d)
#define	GROUP_IP	(IP19_CC | 0x1e)
#define	GROUP_HPIL	(IP19_CC | 0x1f)
#define	GROUP_CAUSE	(IP19_CC | 0x20)
#define	GROUP_IPCLR	(IP19_CC | 0x21)
#define	GROUP_HPILCLR	(IP19_CC | 0x22)
#define	GROUP_CAUSECLR	(IP19_CC | 0x23)
#define	GROUP_NOINT	(IP19_CC | 0x24)
#define	GROUP_IP3NC	(IP19_CC | 0x25)
#define	WG_CMDERR	(IP19_CC | 0x26)
#define	WG_MIXERR	(IP19_CC | 0x27)
#define	WG_DATAERR	(IP19_CC | 0x28)
#define MPRAND_ERR	(IP19_CC | 0x1)

/* IP19 R4K related message numbers */

#define COMPARE_DERR	(IP19_R4K | 0x1)
#define COUNTER_BAD	(IP19_R4K | 0x2)
#define COUNTER_PINT	(IP19_R4K | 0x3)
#define COUNTER_NOINT	(IP19_R4K | 0x4)
