Total Coverage:
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| count | bits     | name  | type           | signal   | expression                                         | source location |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 0/1   | 00000000 | True  | assert_out     | _GEN_395 | ((((insn_ret + io_exception) <= 1) or reset) == 0) | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | assert_out     | _GEN_395 | ((((insn_ret + io_exception) <= 1) or reset) == 0) | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 0/1   | 00000000 | True  | auto_cover_out | _GEN_0   | command_write                                      | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_0   | command_write                                      | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 0/1   | 00000000 | True  | auto_cover_out | _GEN_1   | (command_transfer and (abstractcs_cmderr != 0))    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_1   | (command_transfer and (abstractcs_cmderr != 0))    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_0   | (4111 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_0   | (4111 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_1   | (273678451 == io_dat_inst)                         | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_1   | (273678451 == io_dat_inst)                         | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_2   | (1048691 == io_dat_inst)                           | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_2   | (1048691 == io_dat_inst)                           | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_3   | (2065694835 == io_dat_inst)                        | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_3   | (2065694835 == io_dat_inst)                        | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_4   | (807403635 == io_dat_inst)                         | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_4   | (807403635 == io_dat_inst)                         | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_5   | (115 == io_dat_inst)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_5   | (115 == io_dat_inst)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_6   | (12403 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_6   | (12403 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_7   | (8307 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_7   | (8307 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_8   | (4211 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_8   | (4211 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_9   | (28787 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_9   | (28787 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_10  | (24691 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_10  | (24691 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_11  | (20595 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_11  | (20595 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_12  | (24675 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_12  | (24675 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_13  | (16483 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_13  | (16483 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_14  | (28771 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_14  | (28771 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_15  | (20579 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_15  | (20579 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_16  | (4195 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_16  | (4195 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_17  | (99 == (io_dat_inst and 28799))                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_17  | (99 == (io_dat_inst and 28799))                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_18  | (103 == (io_dat_inst and 28799))                   | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_18  | (103 == (io_dat_inst and 28799))                   | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_19  | (111 == (io_dat_inst and 127))                     | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_19  | (111 == (io_dat_inst and 127))                     | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_20  | (20531 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_20  | (20531 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_21  | (1073762355 == (io_dat_inst and 4261441663))       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_21  | (1073762355 == (io_dat_inst and 4261441663))       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_22  | (16435 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_22  | (16435 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_23  | (24627 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_23  | (24627 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_24  | (28723 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_24  | (28723 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_25  | (12339 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_25  | (12339 == (io_dat_inst and 4261441663))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_26  | (8243 == (io_dat_inst and 4261441663))             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_26  | (8243 == (io_dat_inst and 4261441663))             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_27  | (1073741875 == (io_dat_inst and 4261441663))       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_27  | (1073741875 == (io_dat_inst and 4261441663))       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_28  | (51 == (io_dat_inst and 4261441663))               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_28  | (51 == (io_dat_inst and 4261441663))               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_29  | (4147 == (io_dat_inst and 4261441663))             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_29  | (4147 == (io_dat_inst and 4261441663))             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_30  | (20499 == (io_dat_inst and 4227887231))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_30  | (20499 == (io_dat_inst and 4227887231))            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_31  | (1073762323 == (io_dat_inst and 4227887231))       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_31  | (1073762323 == (io_dat_inst and 4227887231))       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_32  | (4115 == (io_dat_inst and 4227887231))             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_32  | (4115 == (io_dat_inst and 4227887231))             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_33  | (12307 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_33  | (12307 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_34  | (8211 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_34  | (8211 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_35  | (16403 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_35  | (16403 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_36  | (24595 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_36  | (24595 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_37  | (28691 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_37  | (28691 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_38  | (19 == (io_dat_inst and 28799))                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_38  | (19 == (io_dat_inst and 28799))                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_39  | (55 == (io_dat_inst and 127))                      | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_39  | (55 == (io_dat_inst and 127))                      | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_40  | (23 == (io_dat_inst and 127))                      | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_40  | (23 == (io_dat_inst and 127))                      | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_41  | (4131 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_41  | (4131 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_42  | (35 == (io_dat_inst and 28799))                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_42  | (35 == (io_dat_inst and 28799))                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_43  | (8227 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_43  | (8227 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_44  | (20483 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_44  | (20483 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_45  | (4099 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_45  | (4099 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_46  | (16387 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_46  | (16387 == (io_dat_inst and 28799))                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_47  | (3 == (io_dat_inst and 28799))                     | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_47  | (3 == (io_dat_inst and 28799))                     | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_48  | (8195 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_48  | (8195 == (io_dat_inst and 28799))                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_396 | (io_dat_br_eq == 0)                                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_396 | (io_dat_br_eq == 0)                                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_397 | io_dat_br_eq                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_397 | io_dat_br_eq                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_398 | (io_dat_br_lt == 0)                                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_398 | (io_dat_br_lt == 0)                                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_399 | (io_dat_br_ltu == 0)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_399 | (io_dat_br_ltu == 0)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_400 | io_dat_br_lt                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_400 | io_dat_br_lt                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_401 | io_dat_br_ltu                                      | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_401 | io_dat_br_ltu                                      | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_402 | (cs_br_type == 8)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_402 | (cs_br_type == 8)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_403 | (cs_br_type == 7)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_403 | (cs_br_type == 7)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_404 | (cs_br_type == 6)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_404 | (cs_br_type == 6)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_405 | (cs_br_type == 5)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_405 | (cs_br_type == 5)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_406 | (cs_br_type == 4)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_406 | (cs_br_type == 4)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_407 | (cs_br_type == 3)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_407 | (cs_br_type == 3)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_408 | (cs_br_type == 2)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_408 | (cs_br_type == 2)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_409 | (cs_br_type == 1)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_409 | (cs_br_type == 1)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_410 | (cs_br_type == 0)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_410 | (cs_br_type == 0)                                  | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_411 | (io_dat_csr_eret or io_ctl_exception)              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_411 | (io_dat_csr_eret or io_ctl_exception)              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_412 | (stall or io_ctl_exception)                        | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_412 | (stall or io_ctl_exception)                        | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_413 | csr_ren                                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_413 | csr_ren                                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_414 | stall                                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_414 | stall                                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_3   | (Reg(_T_176) + 1)[6:6]                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_3   | (Reg(_T_176) + 1)[6:6]                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_5   | (Reg(_T_188) + io_retire)[6:6]                     | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_5   | (Reg(_T_188) + io_retire)[6:6]                     | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_7   | ((io_rw_cmd == 2) or (io_rw_cmd == 3))             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_7   | ((io_rw_cmd == 2) or (io_rw_cmd == 3))             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_11  | (io_rw_cmd == 3)                                   | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_11  | (io_rw_cmd == 3)                                   | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_153 | io_exception                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_153 | io_exception                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_155 | (insn_ret and io_decode_csr[10:10])                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_155 | (insn_ret and io_decode_csr[10:10])                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_157 | (insn_ret and (io_decode_csr[10:10] == 0))         | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_157 | (insn_ret and (io_decode_csr[10:10] == 0))         | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_161 | insn_call                                          | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_161 | insn_call                                          | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_163 | insn_break                                         | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_163 | insn_break                                         | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_165 | (io_decode_csr == 2816)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_165 | (io_decode_csr == 2816)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_166 | (io_decode_csr == 2818)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_166 | (io_decode_csr == 2818)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_167 | (io_decode_csr == 3859)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_167 | (io_decode_csr == 3859)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_168 | (io_decode_csr == 769)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_168 | (io_decode_csr == 769)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_169 | (io_decode_csr == 768)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_169 | (io_decode_csr == 768)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_170 | (io_decode_csr == 773)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_170 | (io_decode_csr == 773)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_171 | (io_decode_csr == 836)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_171 | (io_decode_csr == 836)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_172 | (io_decode_csr == 772)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_172 | (io_decode_csr == 772)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_173 | (io_decode_csr == 832)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_173 | (io_decode_csr == 832)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_174 | (io_decode_csr == 833)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_174 | (io_decode_csr == 833)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_175 | (io_decode_csr == 835)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_175 | (io_decode_csr == 835)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_176 | (io_decode_csr == 834)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_176 | (io_decode_csr == 834)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_177 | (io_decode_csr == 3860)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_177 | (io_decode_csr == 3860)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_178 | (io_decode_csr == 1968)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_178 | (io_decode_csr == 1968)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_179 | (io_decode_csr == 1969)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_179 | (io_decode_csr == 1969)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_180 | (io_decode_csr == 1970)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_180 | (io_decode_csr == 1970)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_181 | (io_decode_csr == 770)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_181 | (io_decode_csr == 770)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_182 | (io_decode_csr == 2819)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_182 | (io_decode_csr == 2819)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_183 | (io_decode_csr == 2947)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_183 | (io_decode_csr == 2947)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_184 | (io_decode_csr == 2820)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_184 | (io_decode_csr == 2820)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_185 | (io_decode_csr == 2948)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_185 | (io_decode_csr == 2948)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_186 | (io_decode_csr == 2821)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_186 | (io_decode_csr == 2821)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_187 | (io_decode_csr == 2949)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_187 | (io_decode_csr == 2949)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_188 | (io_decode_csr == 2822)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_188 | (io_decode_csr == 2822)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_189 | (io_decode_csr == 2950)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_189 | (io_decode_csr == 2950)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_190 | (io_decode_csr == 2823)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_190 | (io_decode_csr == 2823)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_191 | (io_decode_csr == 2951)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_191 | (io_decode_csr == 2951)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_192 | (io_decode_csr == 2824)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_192 | (io_decode_csr == 2824)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_193 | (io_decode_csr == 2952)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_193 | (io_decode_csr == 2952)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_194 | (io_decode_csr == 2825)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_194 | (io_decode_csr == 2825)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_195 | (io_decode_csr == 2953)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_195 | (io_decode_csr == 2953)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_196 | (io_decode_csr == 2826)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_196 | (io_decode_csr == 2826)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_197 | (io_decode_csr == 2954)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_197 | (io_decode_csr == 2954)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_198 | (io_decode_csr == 2827)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_198 | (io_decode_csr == 2827)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_199 | (io_decode_csr == 2955)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_199 | (io_decode_csr == 2955)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_200 | (io_decode_csr == 2828)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_200 | (io_decode_csr == 2828)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_201 | (io_decode_csr == 2956)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_201 | (io_decode_csr == 2956)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_202 | (io_decode_csr == 2829)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_202 | (io_decode_csr == 2829)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_203 | (io_decode_csr == 2957)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_203 | (io_decode_csr == 2957)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_204 | (io_decode_csr == 2830)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_204 | (io_decode_csr == 2830)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_205 | (io_decode_csr == 2958)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_205 | (io_decode_csr == 2958)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_206 | (io_decode_csr == 2831)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_206 | (io_decode_csr == 2831)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_207 | (io_decode_csr == 2959)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_207 | (io_decode_csr == 2959)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_208 | (io_decode_csr == 2832)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_208 | (io_decode_csr == 2832)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_209 | (io_decode_csr == 2960)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_209 | (io_decode_csr == 2960)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_210 | (io_decode_csr == 2833)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_210 | (io_decode_csr == 2833)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_211 | (io_decode_csr == 2961)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_211 | (io_decode_csr == 2961)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_212 | (io_decode_csr == 2834)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_212 | (io_decode_csr == 2834)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_213 | (io_decode_csr == 2962)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_213 | (io_decode_csr == 2962)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_214 | (io_decode_csr == 2835)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_214 | (io_decode_csr == 2835)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_215 | (io_decode_csr == 2963)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_215 | (io_decode_csr == 2963)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_216 | (io_decode_csr == 2836)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_216 | (io_decode_csr == 2836)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_217 | (io_decode_csr == 2964)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_217 | (io_decode_csr == 2964)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_218 | (io_decode_csr == 2837)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_218 | (io_decode_csr == 2837)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_219 | (io_decode_csr == 2965)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_219 | (io_decode_csr == 2965)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_220 | (io_decode_csr == 2838)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_220 | (io_decode_csr == 2838)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_221 | (io_decode_csr == 2966)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_221 | (io_decode_csr == 2966)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_222 | (io_decode_csr == 2839)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_222 | (io_decode_csr == 2839)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_223 | (io_decode_csr == 2967)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_223 | (io_decode_csr == 2967)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_224 | (io_decode_csr == 2840)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_224 | (io_decode_csr == 2840)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_225 | (io_decode_csr == 2968)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_225 | (io_decode_csr == 2968)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_226 | (io_decode_csr == 2841)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_226 | (io_decode_csr == 2841)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_227 | (io_decode_csr == 2969)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_227 | (io_decode_csr == 2969)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_228 | (io_decode_csr == 2842)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_228 | (io_decode_csr == 2842)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_229 | (io_decode_csr == 2970)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_229 | (io_decode_csr == 2970)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_230 | (io_decode_csr == 2843)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_230 | (io_decode_csr == 2843)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_231 | (io_decode_csr == 2971)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_231 | (io_decode_csr == 2971)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_232 | (io_decode_csr == 2844)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_232 | (io_decode_csr == 2844)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_233 | (io_decode_csr == 2972)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_233 | (io_decode_csr == 2972)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_234 | (io_decode_csr == 2845)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_234 | (io_decode_csr == 2845)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_235 | (io_decode_csr == 2973)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_235 | (io_decode_csr == 2973)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_236 | (io_decode_csr == 2846)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_236 | (io_decode_csr == 2846)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_237 | (io_decode_csr == 2974)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_237 | (io_decode_csr == 2974)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_238 | (io_decode_csr == 2847)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_238 | (io_decode_csr == 2847)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_239 | (io_decode_csr == 2975)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_239 | (io_decode_csr == 2975)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_240 | (io_decode_csr == 2848)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_240 | (io_decode_csr == 2848)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_241 | (io_decode_csr == 2976)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_241 | (io_decode_csr == 2976)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_242 | (io_decode_csr == 2849)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_242 | (io_decode_csr == 2849)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_243 | (io_decode_csr == 2977)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_243 | (io_decode_csr == 2977)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_244 | (io_decode_csr == 2850)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_244 | (io_decode_csr == 2850)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_245 | (io_decode_csr == 2978)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_245 | (io_decode_csr == 2978)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_317 | (io_decode_csr == 2944)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_317 | (io_decode_csr == 2944)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_321 | (io_decode_csr == 2946)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_321 | (io_decode_csr == 2946)                            | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_332 | wen                                                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_332 | wen                                                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_1   | (io_ctl_pc_sel == 4)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_1   | (io_ctl_pc_sel == 4)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_2   | io_imem_resp_valid                                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_2   | io_imem_resp_valid                                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_3   | (rs1_addr != 0)                                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_3   | (rs1_addr != 0)                                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_4   | imm_i[11:11]                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_4   | imm_i[11:11]                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_5   | (io_ctl_pc_sel == 3)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_5   | (io_ctl_pc_sel == 3)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_6   | imm_j[19:19]                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_6   | imm_j[19:19]                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_7   | (io_ctl_pc_sel == 2)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_7   | (io_ctl_pc_sel == 2)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_8   | imm_b[11:11]                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_8   | imm_b[11:11]                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_9   | (io_ctl_pc_sel == 1)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_9   | (io_ctl_pc_sel == 1)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_10  | (io_ctl_pc_sel == 0)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_10  | (io_ctl_pc_sel == 0)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_11  | (io_ctl_stall == 0)                                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_11  | (io_ctl_stall == 0)                                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_12  | (io_ctl_op1_sel == 2)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_12  | (io_ctl_op1_sel == 2)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_13  | (io_ctl_op1_sel == 1)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_13  | (io_ctl_op1_sel == 1)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_14  | (io_ctl_op1_sel == 0)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_14  | (io_ctl_op1_sel == 0)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_15  | (rs2_addr != 0)                                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_15  | (rs2_addr != 0)                                    | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_16  | imm_s[11:11]                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_16  | imm_s[11:11]                                       | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_17  | (io_ctl_op2_sel == 2)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_17  | (io_ctl_op2_sel == 2)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_18  | (io_ctl_op2_sel == 1)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_18  | (io_ctl_op2_sel == 1)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_19  | (io_ctl_op2_sel == 3)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_19  | (io_ctl_op2_sel == 3)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_20  | (io_ctl_op2_sel == 0)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_20  | (io_ctl_op2_sel == 0)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_21  | (io_ctl_alu_fun == 11)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_21  | (io_ctl_alu_fun == 11)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_22  | (io_ctl_alu_fun == 4)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_22  | (io_ctl_alu_fun == 4)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_23  | (io_ctl_alu_fun == 5)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_23  | (io_ctl_alu_fun == 5)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_24  | (io_ctl_alu_fun == 3)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_24  | (io_ctl_alu_fun == 3)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_25  | (io_ctl_alu_fun == 10)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_25  | (io_ctl_alu_fun == 10)                             | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_26  | (io_ctl_alu_fun == 9)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_26  | (io_ctl_alu_fun == 9)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_27  | (io_ctl_alu_fun == 8)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_27  | (io_ctl_alu_fun == 8)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_28  | (io_ctl_alu_fun == 7)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_28  | (io_ctl_alu_fun == 7)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_29  | (io_ctl_alu_fun == 6)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_29  | (io_ctl_alu_fun == 6)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_30  | (io_ctl_alu_fun == 2)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_30  | (io_ctl_alu_fun == 2)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_31  | (io_ctl_alu_fun == 1)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_31  | (io_ctl_alu_fun == 1)                              | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_32  | (io_ctl_wb_sel == 3)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_32  | (io_ctl_wb_sel == 3)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_33  | (io_ctl_wb_sel == 2)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_33  | (io_ctl_wb_sel == 2)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_34  | (io_ctl_wb_sel == 1)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_34  | (io_ctl_wb_sel == 1)                               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_0   | (async_data).dataInstr_0_data[7:7]                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_0   | (async_data).dataInstr_0_data[7:7]                 | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_1   | (async_data).dataInstr_0_data[15:15]               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_1   | (async_data).dataInstr_0_data[15:15]               | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_2   | (io_core_ports_0_req_bits_typ == 6)                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_2   | (io_core_ports_0_req_bits_typ == 6)                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_3   | (io_core_ports_0_req_bits_typ == 5)                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_3   | (io_core_ports_0_req_bits_typ == 5)                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_4   | (io_core_ports_0_req_bits_typ == 2)                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_4   | (io_core_ports_0_req_bits_typ == 2)                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | True  | auto_cover_out | _GEN_5   | (io_core_ports_0_req_bits_typ == 1)                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
| 1/1   | 00000001 | False | auto_cover_out | _GEN_5   | (io_core_ports_0_req_bits_typ == 1)                | :-1             |
+-------+----------+-------+----------------+----------+----------------------------------------------------+-----------------+
120489.9 runs/s (2109880776 tests total)
Discovered 1010377 new paths.
Discovered 142 new inputs.
Bitmap: [255, 254, 255, 254, 255, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 255, 255, 255, 255, 255, 255]



Fuzz Server:
Allocated Bytes per Input:    8
Allocated Bytes per Coverage: 414
created tx fifo
created rx fifo
opened tx fifo
opened rx fifo
Test/s:   120495
Cycles/s: 344837
kHz:      344.837
MHz:      0.344837
Runtime:  17510 s
Simulation completed after 6038107989 cycles

