Reading timing models for corner min_tt_025C_5v00…
Reading cell library for the 'min_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/51-openroad-fillinsertion/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'min_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/53-openroad-rcx/min/tt_um_felixfeierabend.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000570    0.556718 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.010644    0.163146    0.728936    1.285655 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.163146    0.000099    1.285753 v _166_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007462    0.300860    0.233012    1.518766 ^ _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.300860    0.000162    1.518928 ^ _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003318    0.149111    0.138907    1.657835 v _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.149111    0.000032    1.657867 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.657867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000570    0.556718 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656718   clock uncertainty
                                  0.000000    0.656718   clock reconvergence pessimism
                                  0.126295    0.783013   library hold time
                                              0.783013   data required time
---------------------------------------------------------------------------------------------
                                              0.783013   data required time
                                             -1.657867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874854   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000350    0.556498 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015772    0.205570    0.763337    1.319834 v _218_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.205572    0.000399    1.320233 v _158_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004592    0.246129    0.204362    1.524596 ^ _158_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _077_ (net)
                      0.246129    0.000086    1.524682 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003534    0.173305    0.161449    1.686131 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.173305    0.000035    1.686166 v _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.686166   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000350    0.556498 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656498   clock uncertainty
                                  0.000000    0.656498   clock reconvergence pessimism
                                  0.121328    0.777825   library hold time
                                              0.777825   data required time
---------------------------------------------------------------------------------------------
                                              0.777825   data required time
                                             -1.686166   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908340   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000354    0.556502 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015842    0.206172    0.763880    1.320382 v _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.206173    0.000291    1.320673 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005070    0.268904    0.205301    1.525975 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _079_ (net)
                      0.268904    0.000099    1.526074 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004080    0.180310    0.171337    1.697411 v _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.180310    0.000080    1.697491 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.697491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000354    0.556502 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656502   clock uncertainty
                                  0.000000    0.656502   clock reconvergence pessimism
                                  0.119889    0.776391   library hold time
                                              0.776391   data required time
---------------------------------------------------------------------------------------------
                                              0.776391   data required time
                                             -1.697491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921100   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000558    0.556706 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019075    0.233618    0.785721    1.342427 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.233618    0.000143    1.342569 v _164_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005678    0.292007    0.275746    1.618316 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.292007    0.000114    1.618429 ^ _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003772    0.154546    0.142645    1.761074 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.154546    0.000038    1.761112 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.761112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000558    0.556706 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656706   clock uncertainty
                                  0.000000    0.656706   clock reconvergence pessimism
                                  0.125179    0.781885   library hold time
                                              0.781885   data required time
---------------------------------------------------------------------------------------------
                                              0.781885   data required time
                                             -1.761112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.979227   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000506    0.556654 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025131    0.474038    1.078110    1.634764 ^ _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.474038    0.000303    1.635067 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003699    0.177942    0.121591    1.756658 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.177942    0.000068    1.756726 v _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.756726   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000506    0.556654 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656654   clock uncertainty
                                  0.000000    0.656654   clock reconvergence pessimism
                                  0.120376    0.777030   library hold time
                                              0.777030   data required time
---------------------------------------------------------------------------------------------
                                              0.777030   data required time
                                             -1.756726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.979696   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000506    0.556654 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025131    0.286741    0.822789    1.379443 v _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.286741    0.000329    1.379771 v _156_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006245    0.299023    0.306701    1.686472 ^ _156_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _076_ (net)
                      0.299023    0.000130    1.686603 ^ _157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004400    0.162583    0.150571    1.837173 v _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.162583    0.000049    1.837223 v _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.837223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000549    0.556696 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656696   clock uncertainty
                                  0.000000    0.656696   clock reconvergence pessimism
                                  0.123529    0.780225   library hold time
                                              0.780225   data required time
---------------------------------------------------------------------------------------------
                                              0.780225   data required time
                                             -1.837223   data arrival time
---------------------------------------------------------------------------------------------
                                              1.056997   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000744    0.555669 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005137    0.176682    0.879945    1.435615 ^ _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.176682    0.000053    1.435668 ^ _150_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010593    0.191859    0.165875    1.601542 v _150_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _071_ (net)
                      0.191859    0.000128    1.601671 v _152_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.016886    0.353880    0.271332    1.873003 ^ _152_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _073_ (net)
                      0.353880    0.000201    1.873204 ^ _203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003512    0.150447    0.112186    1.985390 v _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.150447    0.000064    1.985454 v _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.985454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000387    0.555312 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655312   clock uncertainty
                                  0.000000    0.655312   clock reconvergence pessimism
                                  0.125745    0.781057   library hold time
                                              0.781057   data required time
---------------------------------------------------------------------------------------------
                                              0.781057   data required time
                                             -1.985454   data arrival time
---------------------------------------------------------------------------------------------
                                              1.204397   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393921    0.001756    4.458968 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.458968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000387    0.555312 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655312   clock uncertainty
                                  0.000000    0.655312   clock reconvergence pessimism
                                  0.367413    1.022726   library removal time
                                              1.022726   data required time
---------------------------------------------------------------------------------------------
                                              1.022726   data required time
                                             -4.458968   data arrival time
---------------------------------------------------------------------------------------------
                                              3.436242   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374640    0.002704    4.942759 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.942759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000506    0.556654 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656654   clock uncertainty
                                  0.000000    0.656654   clock reconvergence pessimism
                                  0.366075    1.022729   library removal time
                                              1.022729   data required time
---------------------------------------------------------------------------------------------
                                              1.022729   data required time
                                             -4.942759   data arrival time
---------------------------------------------------------------------------------------------
                                              3.920030   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374660    0.003181    4.943237 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000549    0.556696 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656696   clock uncertainty
                                  0.000000    0.656696   clock reconvergence pessimism
                                  0.366077    1.022773   library removal time
                                              1.022773   data required time
---------------------------------------------------------------------------------------------
                                              1.022773   data required time
                                             -4.943237   data arrival time
---------------------------------------------------------------------------------------------
                                              3.920464   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374664    0.003274    4.943330 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000558    0.556706 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656706   clock uncertainty
                                  0.000000    0.656706   clock reconvergence pessimism
                                  0.366077    1.022783   library removal time
                                              1.022783   data required time
---------------------------------------------------------------------------------------------
                                              1.022783   data required time
                                             -4.943330   data arrival time
---------------------------------------------------------------------------------------------
                                              3.920547   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374687    0.003777    4.943832 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000570    0.556718 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656718   clock uncertainty
                                  0.000000    0.656718   clock reconvergence pessimism
                                  0.366079    1.022797   library removal time
                                              1.022797   data required time
---------------------------------------------------------------------------------------------
                                              1.022797   data required time
                                             -4.943832   data arrival time
---------------------------------------------------------------------------------------------
                                              3.921036   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374691    0.003876    4.943932 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000744    0.555669 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655669   clock uncertainty
                                  0.000000    0.655669   clock reconvergence pessimism
                                  0.365841    1.021510   library removal time
                                              1.021510   data required time
---------------------------------------------------------------------------------------------
                                              1.021510   data required time
                                             -4.943932   data arrival time
---------------------------------------------------------------------------------------------
                                              3.922422   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374695    0.003950    4.944005 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000741    0.555667 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655667   clock uncertainty
                                  0.000000    0.655667   clock reconvergence pessimism
                                  0.365841    1.021508   library removal time
                                              1.021508   data required time
---------------------------------------------------------------------------------------------
                                              1.021508   data required time
                                             -4.944005   data arrival time
---------------------------------------------------------------------------------------------
                                              3.922498   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374699    0.004040    4.944096 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000711    0.555637 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655637   clock uncertainty
                                  0.000000    0.655637   clock reconvergence pessimism
                                  0.365841    1.021478   library removal time
                                              1.021478   data required time
---------------------------------------------------------------------------------------------
                                              1.021478   data required time
                                             -4.944096   data arrival time
---------------------------------------------------------------------------------------------
                                              3.922617   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374702    0.004083    4.944138 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944138   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000570    0.555496 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655496   clock uncertainty
                                  0.000000    0.655496   clock reconvergence pessimism
                                  0.365841    1.021337   library removal time
                                              1.021337   data required time
---------------------------------------------------------------------------------------------
                                              1.021337   data required time
                                             -4.944138   data arrival time
---------------------------------------------------------------------------------------------
                                              3.922801   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340619    0.001331    5.403936 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.403936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000354    0.556502 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656502   clock uncertainty
                                  0.000000    0.656502   clock reconvergence pessimism
                                  0.363294    1.019796   library removal time
                                              1.019796   data required time
---------------------------------------------------------------------------------------------
                                              1.019796   data required time
                                             -5.403936   data arrival time
---------------------------------------------------------------------------------------------
                                              4.384140   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340619    0.001335    5.403941 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.403941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000959    0.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193    0.556148 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000350    0.556498 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.656498   clock uncertainty
                                  0.000000    0.656498   clock reconvergence pessimism
                                  0.363294    1.019792   library removal time
                                              1.019792   data required time
---------------------------------------------------------------------------------------------
                                              1.019792   data required time
                                             -5.403941   data arrival time
---------------------------------------------------------------------------------------------
                                              4.384149   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340620    0.001513    5.404119 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.404119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000396    0.555321 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655321   clock uncertainty
                                  0.000000    0.655321   clock reconvergence pessimism
                                  0.363054    1.018375   library removal time
                                              1.018375   data required time
---------------------------------------------------------------------------------------------
                                              1.018375   data required time
                                             -5.404119   data arrival time
---------------------------------------------------------------------------------------------
                                              4.385745   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340620    0.001537    5.404143 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.404143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026644    0.142097    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000    0.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252390    0.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000935    0.319930 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234995    0.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099038    0.000187    0.555113 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655113   clock uncertainty
                                  0.000000    0.655113   clock reconvergence pessimism
                                  0.363054    1.018167   library removal time
                                              1.018167   data required time
---------------------------------------------------------------------------------------------
                                              1.018167   data required time
                                             -5.404143   data arrival time
---------------------------------------------------------------------------------------------
                                              4.385976   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000383    4.632055 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004080    0.393017    0.280885    4.912940 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.393017    0.000080    4.913020 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.913020   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000355   20.556503 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456503   clock uncertainty
                                  0.000000   20.456503   clock reconvergence pessimism
                                 -0.351843   20.104660   library setup time
                                             20.104660   data required time
---------------------------------------------------------------------------------------------
                                             20.104660   data required time
                                             -4.913020   data arrival time
---------------------------------------------------------------------------------------------
                                             15.191639   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000397    4.632069 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003534    0.377709    0.268372    4.900441 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.377709    0.000035    4.900476 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.900476   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000350   20.556498 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456497   clock uncertainty
                                  0.000000   20.456497   clock reconvergence pessimism
                                 -0.349487   20.107010   library setup time
                                             20.107010   data required time
---------------------------------------------------------------------------------------------
                                             20.107010   data required time
                                             -4.900476   data arrival time
---------------------------------------------------------------------------------------------
                                             15.206535   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340620    0.001537    5.404143 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.404143   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099038    0.000188   20.555113 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455114   clock uncertainty
                                  0.000000   20.455114   clock reconvergence pessimism
                                  0.208525   20.663639   library recovery time
                                             20.663639   data required time
---------------------------------------------------------------------------------------------
                                             20.663639   data required time
                                             -5.404143   data arrival time
---------------------------------------------------------------------------------------------
                                             15.259496   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340620    0.001513    5.404119 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.404119   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000396   20.555321 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455322   clock uncertainty
                                  0.000000   20.455322   clock reconvergence pessimism
                                  0.208525   20.663847   library recovery time
                                             20.663847   data required time
---------------------------------------------------------------------------------------------
                                             20.663847   data required time
                                             -5.404119   data arrival time
---------------------------------------------------------------------------------------------
                                             15.259727   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340619    0.001335    5.403941 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.403941   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000350   20.556498 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456497   clock uncertainty
                                  0.000000   20.456497   clock reconvergence pessimism
                                  0.208748   20.665247   library recovery time
                                             20.665247   data required time
---------------------------------------------------------------------------------------------
                                             20.665247   data required time
                                             -5.403941   data arrival time
---------------------------------------------------------------------------------------------
                                             15.261306   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340619    0.001331    5.403936 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.403936   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000355   20.556503 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456503   clock uncertainty
                                  0.000000   20.456503   clock reconvergence pessimism
                                  0.208748   20.665251   library recovery time
                                             20.665251   data required time
---------------------------------------------------------------------------------------------
                                             20.665251   data required time
                                             -5.403936   data arrival time
---------------------------------------------------------------------------------------------
                                             15.261314   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000612    4.632284 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004400    0.262333    0.227193    4.859478 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.262333    0.000049    4.859527 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.859527   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000549   20.556696 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456696   clock uncertainty
                                  0.000000   20.456696   clock reconvergence pessimism
                                 -0.329333   20.127363   library setup time
                                             20.127363   data required time
---------------------------------------------------------------------------------------------
                                             20.127363   data required time
                                             -4.859527   data arrival time
---------------------------------------------------------------------------------------------
                                             15.267838   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000513    4.632185 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003772    0.249131    0.216263    4.848449 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.249131    0.000038    4.848486 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.848486   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000560   20.556707 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456707   clock uncertainty
                                  0.000000   20.456707   clock reconvergence pessimism
                                 -0.326819   20.129889   library setup time
                                             20.129889   data required time
---------------------------------------------------------------------------------------------
                                             20.129889   data required time
                                             -4.848486   data arrival time
---------------------------------------------------------------------------------------------
                                             15.281402   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000555    4.632227 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003699    0.247479    0.210548    4.842775 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.247479    0.000068    4.842843 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.842843   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000506   20.556654 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456654   clock uncertainty
                                  0.000000   20.456654   clock reconvergence pessimism
                                 -0.326505   20.130148   library setup time
                                             20.130148   data required time
---------------------------------------------------------------------------------------------
                                             20.130148   data required time
                                             -4.842843   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287306   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000507    4.632179 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003318    0.237266    0.208356    4.840535 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.237266    0.000032    4.840566 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.840566   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000572   20.556719 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456720   clock uncertainty
                                  0.000000   20.456720   clock reconvergence pessimism
                                 -0.324560   20.132160   library setup time
                                             20.132160   data required time
---------------------------------------------------------------------------------------------
                                             20.132160   data required time
                                             -4.840566   data arrival time
---------------------------------------------------------------------------------------------
                                             15.291595   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000336    4.378306 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004309    0.238135    0.177666    4.555973 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.238135    0.000041    4.556014 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003512    0.313883    0.259926    4.815940 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.313883    0.000064    4.816004 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.816004   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000387   20.555313 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455313   clock uncertainty
                                  0.000000   20.455313   clock reconvergence pessimism
                                 -0.339373   20.115940   library setup time
                                             20.115940   data required time
---------------------------------------------------------------------------------------------
                                             20.115940   data required time
                                             -4.816004   data arrival time
---------------------------------------------------------------------------------------------
                                             15.299936   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374702    0.004083    4.944138 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944138   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000570   20.555496 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455496   clock uncertainty
                                  0.000000   20.455496   clock reconvergence pessimism
                                  0.203226   20.658722   library recovery time
                                             20.658722   data required time
---------------------------------------------------------------------------------------------
                                             20.658722   data required time
                                             -4.944138   data arrival time
---------------------------------------------------------------------------------------------
                                             15.714583   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374699    0.004040    4.944096 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944096   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000712   20.555637 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455637   clock uncertainty
                                  0.000000   20.455637   clock reconvergence pessimism
                                  0.203227   20.658863   library recovery time
                                             20.658863   data required time
---------------------------------------------------------------------------------------------
                                             20.658863   data required time
                                             -4.944096   data arrival time
---------------------------------------------------------------------------------------------
                                             15.714768   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374695    0.003950    4.944005 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.944005   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000743   20.555668 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455667   clock uncertainty
                                  0.000000   20.455667   clock reconvergence pessimism
                                  0.203227   20.658895   library recovery time
                                             20.658895   data required time
---------------------------------------------------------------------------------------------
                                             20.658895   data required time
                                             -4.944005   data arrival time
---------------------------------------------------------------------------------------------
                                             15.714890   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374691    0.003876    4.943932 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943932   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099040    0.000744   20.555670 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455669   clock uncertainty
                                  0.000000   20.455669   clock reconvergence pessimism
                                  0.203228   20.658897   library recovery time
                                             20.658897   data required time
---------------------------------------------------------------------------------------------
                                             20.658897   data required time
                                             -4.943932   data arrival time
---------------------------------------------------------------------------------------------
                                             15.714966   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374687    0.003777    4.943832 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943832   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000572   20.556719 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456720   clock uncertainty
                                  0.000000   20.456720   clock reconvergence pessimism
                                  0.203446   20.660166   library recovery time
                                             20.660166   data required time
---------------------------------------------------------------------------------------------
                                             20.660166   data required time
                                             -4.943832   data arrival time
---------------------------------------------------------------------------------------------
                                             15.716333   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374664    0.003274    4.943330 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943330   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000560   20.556707 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456707   clock uncertainty
                                  0.000000   20.456707   clock reconvergence pessimism
                                  0.203449   20.660156   library recovery time
                                             20.660156   data required time
---------------------------------------------------------------------------------------------
                                             20.660156   data required time
                                             -4.943330   data arrival time
---------------------------------------------------------------------------------------------
                                             15.716827   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374660    0.003181    4.943237 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.943237   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100590    0.000549   20.556696 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456696   clock uncertainty
                                  0.000000   20.456696   clock reconvergence pessimism
                                  0.203450   20.660147   library recovery time
                                             20.660147   data required time
---------------------------------------------------------------------------------------------
                                             20.660147   data required time
                                             -4.943237   data arrival time
---------------------------------------------------------------------------------------------
                                             15.716909   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374640    0.002704    4.942759 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.942759   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000506   20.556654 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456654   clock uncertainty
                                  0.000000   20.456654   clock reconvergence pessimism
                                  0.203453   20.660107   library recovery time
                                             20.660107   data required time
---------------------------------------------------------------------------------------------
                                             20.660107   data required time
                                             -4.942759   data arrival time
---------------------------------------------------------------------------------------------
                                             15.717348   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393921    0.001756    4.458968 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.458968   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099039    0.000387   20.555313 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455313   clock uncertainty
                                  0.000000   20.455313   clock reconvergence pessimism
                                  0.200238   20.655550   library recovery time
                                             20.655550   data required time
---------------------------------------------------------------------------------------------
                                             20.655550   data required time
                                             -4.458968   data arrival time
---------------------------------------------------------------------------------------------
                                             16.196585   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004177    0.116552    0.041501    4.041502 ^ rst_n (in)
                                                         rst_n (net)
                      0.116552    0.000000    4.041502 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044629    0.393895    0.415710    4.457211 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.393916    0.001561    4.458773 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084060    0.374565    0.481283    4.940056 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.374573    0.000630    4.940686 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074690    0.340617    0.461920    5.402606 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.340620    0.001537    5.404143 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.404143   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000934   20.319931 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031419    0.099038    0.234994   20.554926 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099038    0.000188   20.555113 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455114   clock uncertainty
                                  0.000000   20.455114   clock reconvergence pessimism
                                  0.208525   20.663639   library recovery time
                                             20.663639   data required time
---------------------------------------------------------------------------------------------
                                             20.663639   data required time
                                             -5.404143   data arrival time
---------------------------------------------------------------------------------------------
                                             15.259496   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004198    0.116877    0.041697    4.041698 ^ ena (in)
                                                         ena (net)
                      0.116877    0.000000    4.041698 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018446    0.341680    0.336273    4.377970 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341680    0.000410    4.378380 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034038    0.315997    0.253292    4.631672 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.315997    0.000383    4.632055 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004080    0.393017    0.280885    4.912940 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.393017    0.000080    4.913020 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.913020   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026644    0.142097    0.066605   20.066605 ^ clk (in)
                                                         clk (net)
                      0.142098    0.000000   20.066605 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049485    0.114582    0.252392   20.318996 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114585    0.000957   20.319954 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033205    0.100589    0.236193   20.556149 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.100589    0.000355   20.556503 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456503   clock uncertainty
                                  0.000000   20.456503   clock reconvergence pessimism
                                 -0.351843   20.104660   library setup time
                                             20.104660   data required time
---------------------------------------------------------------------------------------------
                                             20.104660   data required time
                                             -4.913020   data arrival time
---------------------------------------------------------------------------------------------
                                             15.191639   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.944818e-04 8.784884e-05 1.372578e-08 5.823444e-04  42.8%
Combinational        6.137004e-05 5.400719e-05 1.568403e-08 1.153929e-04   8.5%
Clock                5.196016e-04 1.426360e-04 2.788323e-08 6.622655e-04  48.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.075453e-03 2.844921e-04 5.729303e-08 1.360003e-03 100.0%
                            79.1%        20.9%         0.0%
%OL_METRIC_F power__internal__total 0.001075453357771039
%OL_METRIC_F power__switching__total 0.0002844920672941953
%OL_METRIC_F power__leakage__total 5.7293028987714933e-8
%OL_METRIC_F power__total 0.0013600026722997427

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_tt_025C_5v00 -0.10160543527460646
======================= min_tt_025C_5v00 Corner ===================================

Clock clk
0.555113 source latency _224_/CLK ^
-0.556718 target latency _221_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101605 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_tt_025C_5v00 0.10140587268028607
======================= min_tt_025C_5v00 Corner ===================================

Clock clk
0.556718 source latency _221_/CLK ^
-0.555312 target latency _247_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101406 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_tt_025C_5v00 0.8748537697457334
min_tt_025C_5v00: 0.8748537697457334
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_tt_025C_5v00 15.191638599302625
min_tt_025C_5v00: 15.191638599302625
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_tt_025C_5v00 0
min_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_tt_025C_5v00 0.874854
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.555113         network latency _224_/CLK
        2.490171 network latency _238_/CLK
---------------
0.555113 2.490171 latency
        1.935058 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.355493         network latency _245_/CLK
        2.185136 network latency _238_/CLK
---------------
1.355493 2.185136 latency
        0.829644 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.512211         network latency _224_/CLK
        0.513926 network latency _221_/CLK
---------------
0.512211 0.513926 latency
        0.001715 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.91 fmax = 343.47
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/54-openroad-stapostpnr/min_tt_025C_5v00/tt_um_felixfeierabend__min_tt_025C_5v00.lib…
