# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_28.srcs/sources_1/new/CONT_UNIT_0.vhd" \
"../../../../Project_28.srcs/sim_1/new/CONT_UNIT_0_TB.vhd" \

# Do not sort compile order
nosort
