+define+BIST_AFU
test_sw1.sv
test_rdwr.sv
test_lpbk1.sv
requestor.sv
nlb_lpbk.sv
nlb_csr.sv
nlb_C1Tx_fifo.sv
ccip_std_afu.sv
ccip_interface_reg.sv
ccip_debug.sv
arbiter.sv
nlb_gram_sdp.v
pipeline.sv
platform/${OPAE_PLATFORM_FPGA_FAMILY}/local_mem.sv
platform/${OPAE_PLATFORM_FPGA_FAMILY}/nlb_400.json
resync.v
altera_std_synchronizer_nocut.v

QSYS_IPs/${OPAE_PLATFORM_FPGA_FAMILY}/RAM/req_C1TxRAM2PORT.qsys
QSYS_IPs/${OPAE_PLATFORM_FPGA_FAMILY}/RAM/lpbk1_RdRspRAM2PORT.qsys

include_files/common
../par/stp_basic.stp
../par/nlb_0_stp.sdc
