-- VHDL Entity Beamer_test.ahbBeamer_tester.interface
--
-- Created:
--          by - johan.chenaux.UNKNOWN (WEA30906)
--          at - 14:04:01 29.04.2019
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2018.1 (Build 12)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY AhbLite;
  USE AhbLite.ahbLite.all;

ENTITY ahbBeamer_tester IS
   GENERIC( 
      patternAddressBitNb : positive := 1;
      signalBitNb         : positive := 1
   );
   PORT( 
      hRData      : IN     std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0);
      hReady      : IN     std_uLogic;
      hResp       : IN     std_uLogic;
      lowpassOutY : IN     unsigned (signalBitNb-1 DOWNTO 0);
      outX        : IN     std_ulogic;
      outY        : IN     std_ulogic;
      clock       : OUT    std_ulogic;
      hAddr       : OUT    unsigned ( ahbAddressBitNb-1 DOWNTO 0 );
      hClk        : OUT    std_uLogic;
      hReset_n    : OUT    std_uLogic;
      hSel        : OUT    std_uLogic;
      hTrans      : OUT    std_ulogic_vector (ahbTransBitNb-1 DOWNTO 0);
      hWData      : OUT    std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0);
      hWrite      : OUT    std_uLogic;
      reset       : OUT    std_ulogic;
      selSinCos   : OUT    std_ulogic
   );

-- Declarations

END ahbBeamer_tester ;

