<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Flip_Flop_ASynch_Reset.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Example_04_Flip_Flop_ASynch_Reset_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Flip_Flop_ASynch_Reset.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Flip_Flop_ASynch_Reset.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Flip_Flop_ASynch_Reset.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Flip_Flop_ASynch_Reset.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Flip_Flop_ASynch_Reset.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Flip_Flop_ASynch_Reset.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Flip_Flop_ASynch_Reset.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Flip_Flop_ASynch_Reset.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Flip_Flop_ASynch_Reset.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Flip_Flop_ASynch_Reset.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Flip_Flop_ASynch_Reset.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Flip_Flop_ASynch_Reset.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Flip_Flop_ASynch_Reset.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Flip_Flop_ASynch_Reset.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Flip_Flop_ASynch_Reset.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Flip_Flop_ASynch_Reset_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Flip_Flop_ASynch_Reset_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Flip_Flop_ASynch_Reset_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Flip_Flop_ASynch_Reset_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Flip_Flop_ASynch_Reset_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Flip_Flop_ASynch_Reset_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Flip_Flop_ASynch_Reset_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flip_Flop_ASynch_Reset_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flip_Flop_ASynch_Reset_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flip_Flop_ASynch_Reset_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Flip_Flop_ASynch_Reset_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Flip_Flop_ASynch_Reset_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Flip_Flop_ASynch_Reset_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flip_Flop_ASynch_Reset_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1741364400" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1741364400">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364452" xil_pn:in_ck="-8976135281098590055" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1741364452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.vhd"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741364456" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2318574456411300646" xil_pn:start_ts="1741364456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364456" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4372345489137280344" xil_pn:start_ts="1741364456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364400" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8228879270116650285" xil_pn:start_ts="1741364400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364456" xil_pn:in_ck="-8976135281098590055" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1741364456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.vhd"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741364459" xil_pn:in_ck="-8976135281098590055" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5600513334890463737" xil_pn:start_ts="1741364456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_TB_beh.prj"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1741364459" xil_pn:in_ck="156055624345702310" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="720585393539453940" xil_pn:start_ts="1741364459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1741364218" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1741364218">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364367" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1625407617842414019" xil_pn:start_ts="1741364367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364367" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8228879270116650285" xil_pn:start_ts="1741364367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364218" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1741364218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364367" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-359360346538001723" xil_pn:start_ts="1741364367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364218" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1741364218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364367" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8029142530411399581" xil_pn:start_ts="1741364367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364373" xil_pn:in_ck="-791240453421263758" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2074638836870727148" xil_pn:start_ts="1741364367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.lso"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.ngc"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.ngr"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.prj"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.stx"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.syr"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.xst"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1741364373" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-981890987315222694" xil_pn:start_ts="1741364373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741364378" xil_pn:in_ck="-4964989824440824002" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-369048872073484290" xil_pn:start_ts="1741364373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.bld"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.ngd"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741364382" xil_pn:in_ck="7261317908951705216" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1741364378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.pcf"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_map.map"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_map.mrp"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_map.ncd"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_map.ngm"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_map.xrpt"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_summary.xml"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741364389" xil_pn:in_ck="4037770380673290738" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1741364382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.ncd"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.pad"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.par"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.ptwx"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.unroutes"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.xpi"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_pad.csv"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_pad.txt"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741364389" xil_pn:in_ck="-1744568486131160968" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1741364386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.twr"/>
      <outfile xil_pn:name="Flip_Flop_ASynch_Reset.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
