/// Auto-generated register definitions for DMA2
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::dma2 {

// ============================================================================
// DMA2 - DMA controller
// Base Address: 0x40026400
// ============================================================================

/// DMA2 Register Structure
struct DMA2_Registers {

    /// low interrupt status register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t LISR;

    /// high interrupt status register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t HISR;

    /// low interrupt flag clear register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t LIFCR;

    /// high interrupt flag clear register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t HIFCR;

    /// stream x configuration register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S0CR;

    /// stream x number of data register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S0NDTR;

    /// stream x peripheral address register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S0PAR;

    /// stream x memory 0 address register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S0M0AR;

    /// stream x memory 1 address register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S0M1AR;

    /// stream x FIFO control register
    /// Offset: 0x0024
    /// Reset value: 0x00000021
    volatile uint32_t S0FCR;

    /// stream x configuration register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S1CR;

    /// stream x number of data register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S1NDTR;

    /// stream x peripheral address register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S1PAR;

    /// stream x memory 0 address register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S1M0AR;

    /// stream x memory 1 address register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S1M1AR;

    /// stream x FIFO control register
    /// Offset: 0x003C
    /// Reset value: 0x00000021
    volatile uint32_t S1FCR;

    /// stream x configuration register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S2CR;

    /// stream x number of data register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S2NDTR;

    /// stream x peripheral address register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S2PAR;

    /// stream x memory 0 address register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S2M0AR;

    /// stream x memory 1 address register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S2M1AR;

    /// stream x FIFO control register
    /// Offset: 0x0054
    /// Reset value: 0x00000021
    volatile uint32_t S2FCR;

    /// stream x configuration register
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S3CR;

    /// stream x number of data register
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S3NDTR;

    /// stream x peripheral address register
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S3PAR;

    /// stream x memory 0 address register
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S3M0AR;

    /// stream x memory 1 address register
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S3M1AR;

    /// stream x FIFO control register
    /// Offset: 0x006C
    /// Reset value: 0x00000021
    volatile uint32_t S3FCR;

    /// stream x configuration register
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S4CR;

    /// stream x number of data register
    /// Offset: 0x0074
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S4NDTR;

    /// stream x peripheral address register
    /// Offset: 0x0078
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S4PAR;

    /// stream x memory 0 address register
    /// Offset: 0x007C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S4M0AR;

    /// stream x memory 1 address register
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S4M1AR;

    /// stream x FIFO control register
    /// Offset: 0x0084
    /// Reset value: 0x00000021
    volatile uint32_t S4FCR;

    /// stream x configuration register
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S5CR;

    /// stream x number of data register
    /// Offset: 0x008C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S5NDTR;

    /// stream x peripheral address register
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S5PAR;

    /// stream x memory 0 address register
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S5M0AR;

    /// stream x memory 1 address register
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S5M1AR;

    /// stream x FIFO control register
    /// Offset: 0x009C
    /// Reset value: 0x00000021
    volatile uint32_t S5FCR;

    /// stream x configuration register
    /// Offset: 0x00A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S6CR;

    /// stream x number of data register
    /// Offset: 0x00A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S6NDTR;

    /// stream x peripheral address register
    /// Offset: 0x00A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S6PAR;

    /// stream x memory 0 address register
    /// Offset: 0x00AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S6M0AR;

    /// stream x memory 1 address register
    /// Offset: 0x00B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S6M1AR;

    /// stream x FIFO control register
    /// Offset: 0x00B4
    /// Reset value: 0x00000021
    volatile uint32_t S6FCR;

    /// stream x configuration register
    /// Offset: 0x00B8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S7CR;

    /// stream x number of data register
    /// Offset: 0x00BC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S7NDTR;

    /// stream x peripheral address register
    /// Offset: 0x00C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S7PAR;

    /// stream x memory 0 address register
    /// Offset: 0x00C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S7M0AR;

    /// stream x memory 1 address register
    /// Offset: 0x00C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t S7M1AR;

    /// stream x FIFO control register
    /// Offset: 0x00CC
    /// Reset value: 0x00000021
    volatile uint32_t S7FCR;
};

static_assert(sizeof(DMA2_Registers) >= 208, "DMA2_Registers size mismatch");

/// DMA2 peripheral instance
inline DMA2_Registers* DMA2() {
    return reinterpret_cast<DMA2_Registers*>(0x40026400);
}

}  // namespace alloy::hal::st::stm32f4::dma2
