
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102154                       # Number of seconds simulated
sim_ticks                                102154269756                       # Number of ticks simulated
final_tick                               629148167034                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120647                       # Simulator instruction rate (inst/s)
host_op_rate                                   152220                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5617976                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885780                       # Number of bytes of host memory used
host_seconds                                 18183.46                       # Real time elapsed on the host
sim_insts                                  2193786877                       # Number of instructions simulated
sim_ops                                    2767888270                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5445248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3516544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8965120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2213888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2213888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        42541                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27473                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 70040                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17296                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17296                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53304165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34423857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                87760600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21672007                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21672007                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21672007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53304165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34423857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              109432606                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               244974269                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21933596                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17770508                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011829                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9009082                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8282321                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464830                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91243                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185532490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121903851                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21933596                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10747151                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26704801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6156036                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4534435                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11610719                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2011303                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220871605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.050057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194166804     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484503      1.12%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959680      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590534      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          995400      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553173      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185822      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742020      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13193669      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220871605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089534                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.497619                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183447325                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6679338                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26597983                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        88480                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4058473                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780325                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42039                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149489181                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75306                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4058473                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183953642                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1784610                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3441694                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26148902                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1484278                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149356831                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        34401                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        276565                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539446                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       226078                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210133989                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696925359                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696925359                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39438471                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36477                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4756354                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14511318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7207080                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1601516                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148291601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139348644                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142218                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24684682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51265835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3393                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220871605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630903                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301993                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160786188     72.80%     72.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25757152     11.66%     84.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12495355      5.66%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8332153      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7723447      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591220      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677413      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379459      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129218      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220871605                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400060     59.30%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136426     20.22%     79.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138126     20.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117041375     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113508      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13025622      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7151605      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139348644                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.568830                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             674612                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004841                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500385721                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173013218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135774705                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140023256                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351524                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3277381                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1030                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       181354                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4058473                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1074708                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96978                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148328062                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10121                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14511318                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7207080                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19927                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097708                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1136309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234017                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136810229                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12576540                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2538413                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19726905                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19398028                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7150365                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.558468                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135775494                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135774705                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80417615                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221923332                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.554241                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362367                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25519903                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2014430                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216813132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165238088     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24272310     11.20%     87.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602600      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019930      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358056      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712227      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322729      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       955186      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332006      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216813132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332006                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362810412                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300717126                       # The number of ROB writes
system.switch_cpus0.timesIdled                3011572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24102664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.449743                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.449743                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.408206                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.408206                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616258897                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189111027                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138071050                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               244974269                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19785221                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16178343                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1928389                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8061074                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7756538                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2023516                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86736                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190423098                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111174017                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19785221                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9780054                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23153192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5364844                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5770972                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11668823                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1929789                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222751713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.955041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199598521     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1110088      0.50%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1691757      0.76%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2314673      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2380574      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1987792      0.89%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1125316      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1661016      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10881976      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222751713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080764                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453819                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188232643                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7979857                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23089173                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45830                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3404208                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3263309                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136218059                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1333                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3404208                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188768431                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1400315                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5226638                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22608971                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1343148                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136132994                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1578                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        309351                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1333                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189169977                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    633568044                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    633568044                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163305598                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25864373                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37287                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21344                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3903001                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12933245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7082399                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125457                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1592783                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         135942515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37260                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        128852058                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25092                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15613136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37157803                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5376                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222751713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578456                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.267724                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168227242     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22256095      9.99%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11504733      5.16%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8645080      3.88%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6722193      3.02%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2702829      1.21%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1715717      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       868554      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       109270      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222751713                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22971      9.98%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86518     37.58%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120712     52.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    107958213     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1999196      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15942      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11850579      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7028128      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     128852058                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.525982                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             230201                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    480711122                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151593228                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    126912051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129082259                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       302692                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2156518                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       174805                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           66                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3404208                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1115609                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       127373                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    135979775                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12933245                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7082399                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21318                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91838                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1119486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1103200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2222686                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127093423                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11174070                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1758635                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18200720                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17963604                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7026650                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.518803                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             126912279                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            126912051                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73065820                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        195748539                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.518063                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373264                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95640759                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117546419                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18437212                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31884                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1959809                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219347505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.384811                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171257278     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23730163     10.82%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9003346      4.10%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4339141      1.98%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3620532      1.65%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2145003      0.98%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1812689      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       805960      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2633393      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219347505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95640759                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117546419                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17684317                       # Number of memory references committed
system.switch_cpus1.commit.loads             10776723                       # Number of loads committed
system.switch_cpus1.commit.membars              15942                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16858719                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105952340                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2398435                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2633393                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           352697743                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          275371675                       # The number of ROB writes
system.switch_cpus1.timesIdled                2974090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22222556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95640759                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117546419                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95640759                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.561400                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.561400                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.390411                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.390411                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       572785433                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176100556                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126758595                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31884                       # number of misc regfile writes
system.l2.replacements                          70186                       # number of replacements
system.l2.tagsinuse                       2047.983564                       # Cycle average of tags in use
system.l2.total_refs                            89250                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72234                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.235568                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            14.959358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.272669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1039.213132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.291909                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    887.079277                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             50.198311                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             55.968907                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000133                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.507428                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000143                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.433144                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.024511                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.027329                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999992                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        30917                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        22873                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   53790                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23447                       # number of Writeback hits
system.l2.Writeback_hits::total                 23447                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        30917                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        22873                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53790                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        30917                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        22873                       # number of overall hits
system.l2.overall_hits::total                   53790                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        42541                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        27468                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 70035                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        42541                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        27473                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70040                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        42541                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        27473                       # number of overall misses
system.l2.overall_misses::total                 70040                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2002758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   7020636118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1931135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4541546792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     11566116803                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       679372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        679372                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2002758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   7020636118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1931135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4542226164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11566796175                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2002758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   7020636118                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1931135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4542226164                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11566796175                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50341                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123825                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23447                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23447                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123830                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123830                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.579120                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.545639                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.565597                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.579120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.545684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565614                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.579120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.545684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565614                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154058.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165032.230507                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148548.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165339.551187                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165147.666210                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 135874.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135874.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154058.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165032.230507                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148548.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165334.188622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165145.576456                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154058.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165032.230507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148548.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165334.188622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165145.576456                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17296                       # number of writebacks
system.l2.writebacks::total                     17296                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        42541                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        27468                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            70035                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        42541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        27473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70040                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        42541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        27473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            70040                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4541694622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1174008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2940389915                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7484504331                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       387284                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       387284                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1245786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4541694622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1174008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2940777199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7484891615                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1245786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4541694622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1174008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2940777199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7484891615                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.579120                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.545639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.565597                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.579120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.545684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565614                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.579120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.545684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.565614                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95829.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106760.410475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90308.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107047.834389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106868.056415                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77456.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77456.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95829.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106760.410475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90308.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107042.448913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106865.956810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95829.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106760.410475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90308.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107042.448913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106865.956810                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996663                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011618328                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060322.460285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996663                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11610704                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11610704                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11610704                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11610704                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11610704                       # number of overall hits
system.cpu0.icache.overall_hits::total       11610704                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2502333                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2502333                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2502333                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2502333                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2502333                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2502333                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11610719                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11610719                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11610719                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11610719                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11610719                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11610719                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166822.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166822.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166822.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166822.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166822.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166822.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2110658                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2110658                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2110658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2110658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2110658                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2110658                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162358.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162358.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162358.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162358.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162358.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162358.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73458                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482799                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73714                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2434.853610                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.996002                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.003998                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9418510                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9418510                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19696                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16411168                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16411168                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16411168                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16411168                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180846                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180846                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180846                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180846                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180846                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180846                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24373531056                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24373531056                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24373531056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24373531056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24373531056                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24373531056                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9599356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9599356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16592014                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16592014                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16592014                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16592014                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018839                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018839                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010900                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010900                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010900                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134775.063070                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134775.063070                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134775.063070                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134775.063070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134775.063070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134775.063070                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7681                       # number of writebacks
system.cpu0.dcache.writebacks::total             7681                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107388                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107388                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107388                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73458                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73458                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73458                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73458                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9408886290                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9408886290                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9408886290                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9408886290                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9408886290                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9408886290                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004427                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004427                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004427                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004427                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 128085.249939                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 128085.249939                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 128085.249939                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 128085.249939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 128085.249939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 128085.249939                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996640                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009822539                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048321.580122                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996640                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11668805                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11668805                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11668805                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11668805                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11668805                       # number of overall hits
system.cpu1.icache.overall_hits::total       11668805                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2815064                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2815064                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2815064                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2815064                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2815064                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2815064                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11668823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11668823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11668823                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11668823                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11668823                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11668823                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156392.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156392.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156392.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156392.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156392.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156392.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2044584                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2044584                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2044584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2044584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2044584                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2044584                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157275.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157275.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157275.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157275.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157275.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157275.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50346                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170866980                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50602                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3376.684321                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.202555                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.797445                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910947                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089053                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8199668                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8199668                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6871924                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6871924                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16741                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16741                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15942                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15942                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15071592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15071592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15071592                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15071592                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141782                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141782                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2813                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2813                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144595                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144595                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144595                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144595                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19689236912                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19689236912                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    411059723                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    411059723                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20100296635                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20100296635                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20100296635                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20100296635                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8341450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8341450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6874737                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6874737                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15942                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15942                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15216187                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15216187                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15216187                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15216187                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016997                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016997                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009503                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009503                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009503                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009503                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 138869.792442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 138869.792442                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 146128.589762                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 146128.589762                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 139011.007538                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 139011.007538                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 139011.007538                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 139011.007538                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       691266                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 98752.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15766                       # number of writebacks
system.cpu1.dcache.writebacks::total            15766                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91441                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2808                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2808                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94249                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94249                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94249                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94249                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50341                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50341                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50346                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50346                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6286527106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6286527106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       720872                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       720872                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6287247978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6287247978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6287247978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6287247978                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006035                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006035                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003309                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003309                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003309                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003309                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124878.868239                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124878.868239                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 144174.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 144174.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 124880.784531                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 124880.784531                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 124880.784531                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 124880.784531                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
