// Seed: 3292650585
module module_0 (
    output supply1 id_0,
    input tri0 id_1
    , id_5,
    input wor id_2,
    output tri0 id_3
);
  assign id_0 = (-1) === -1'b0;
  assign module_2.id_1 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri  id_3,
    output wand id_4
);
  logic id_6;
  ;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_4
  );
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    output logic id_3,
    output tri1 id_4
);
  reg id_6;
  assign id_4 = 1'b0;
  logic id_7;
  always @(negedge -1) begin : LABEL_0
    if (1) begin : LABEL_1
      $signed(65);
      ;
      if (1) begin : LABEL_2
        id_6 <= id_7[-1];
        id_3 <= 1;
      end
    end
  end
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
  wire id_9;
  ;
endmodule
