# FIR_verilog_fixed

bram 31 width 131071 depth
brom 32 width 350 depth
