INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/Instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sim_1/new/tb_Instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Instr_mem
