// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/12/2017 19:16:13"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ksa (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("rc4_v_fast.sdo");
// synopsys translate_on

wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \write_to_ram|Add0~10_combout ;
wire \write_to_ram|Add0~12_combout ;
wire \write_to_ram|Add1~6_combout ;
wire \write_to_ram|Add1~9 ;
wire \write_to_ram|Add1~11 ;
wire \write_to_ram|Add1~10_combout ;
wire \write_to_ram|Add1~13 ;
wire \write_to_ram|Add1~12_combout ;
wire \write_to_ram|mem_addr_j[6]~21 ;
wire \write_to_ram|Add1~14_combout ;
wire \write_to_ram|mem_addr_j[7]~22_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_6~0_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_1~0_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_1~2_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_2~0_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_2~2_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_3~0_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_3~2_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_4~2_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_5~2_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \write_to_ram|mem_addr[5]~9_combout ;
wire \write_to_ram|Mux12~0_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \write_to_ram|Decoder0~2_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ;
wire \write_to_ram|Mux7~0_combout ;
wire \write_to_ram|Mux6~0_combout ;
wire \write_to_ram|Mux5~0_combout ;
wire \write_to_ram|Mux3~0_combout ;
wire \write_to_ram|Mux0~0_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~GND~combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \write_to_ram|Add0~0_combout ;
wire \write_to_ram|Add0~1 ;
wire \write_to_ram|Add0~2_combout ;
wire \write_to_ram|Add0~3 ;
wire \write_to_ram|Add0~4_combout ;
wire \write_to_ram|Mux2~0_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_5~0_combout ;
wire \write_to_ram|secret_key_data[7]~10_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_6~1 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_6~2_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_4~0_combout ;
wire \write_to_ram|Add0~7 ;
wire \write_to_ram|Add0~9 ;
wire \write_to_ram|Add0~11 ;
wire \write_to_ram|Add0~13 ;
wire \write_to_ram|Add0~14_combout ;
wire \write_to_ram|mem_addr[5]~8_combout ;
wire \write_to_ram|mem_addr[7]~7_combout ;
wire \write_to_ram|mem_addr[5]~10_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_1~1 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_1~3 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_1~5_cout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_2~1 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_2~3 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_2~5_cout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_3~1 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_3~3 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_3~5_cout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_4~1 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_4~3 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_4~5_cout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_6~3 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_6~5_cout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout ;
wire \write_to_ram|secret_key_data[7]~8_combout ;
wire \write_to_ram|secret_key_data[7]~9_combout ;
wire \write_to_ram|Mux4~0_combout ;
wire \write_to_ram|mem_addr_j[0]~9 ;
wire \write_to_ram|mem_addr_j[1]~10_combout ;
wire \write_to_ram|Add1~1 ;
wire \write_to_ram|Add1~2_combout ;
wire \write_to_ram|mem_addr_j[1]~11 ;
wire \write_to_ram|mem_addr_j[2]~13 ;
wire \write_to_ram|mem_addr_j[3]~15 ;
wire \write_to_ram|mem_addr_j[4]~17 ;
wire \write_to_ram|mem_addr_j[5]~18_combout ;
wire \write_to_ram|Mux14~0_combout ;
wire \write_to_ram|mem_addr[5]~5_combout ;
wire \write_to_ram|Mux26~0_combout ;
wire \write_to_ram|mem_data_i[2]~feeder_combout ;
wire \write_to_ram|Decoder0~0_combout ;
wire \write_to_ram|Mux25~0_combout ;
wire \write_to_ram|mem_data_j[2]~feeder_combout ;
wire \write_to_ram|Decoder0~1_combout ;
wire \write_to_ram|mem_data[1]~0_combout ;
wire \write_to_ram|mem_data[1]~1_combout ;
wire \write_to_ram|Mux23~0_combout ;
wire \write_to_ram|mem_data_j[4]~feeder_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \write_to_ram|mem_data_i[7]~feeder_combout ;
wire \write_to_ram|Mux20~0_combout ;
wire \write_to_ram|mem_data_j[7]~feeder_combout ;
wire \write_to_ram|mem_data_i[6]~feeder_combout ;
wire \write_to_ram|Mux21~0_combout ;
wire \write_to_ram|mem_data_j[6]~feeder_combout ;
wire \write_to_ram|mem_data_i[5]~feeder_combout ;
wire \write_to_ram|Mux22~0_combout ;
wire \write_to_ram|mem_data_j[5]~feeder_combout ;
wire \write_to_ram|mem_data_i[3]~feeder_combout ;
wire \write_to_ram|Mux24~0_combout ;
wire \write_to_ram|mem_data_j[3]~feeder_combout ;
wire \write_to_ram|mem_data_j[1]~feeder_combout ;
wire \write_to_ram|mem_addr_j[3]~14_combout ;
wire \write_to_ram|Add1~3 ;
wire \write_to_ram|Add1~5 ;
wire \write_to_ram|Add1~7 ;
wire \write_to_ram|Add1~8_combout ;
wire \write_to_ram|mem_addr_j[4]~16_combout ;
wire \write_to_ram|Mux15~0_combout ;
wire \write_to_ram|Add0~8_combout ;
wire \write_to_ram|mem_addr[4]~4_combout ;
wire \write_to_ram|Add1~4_combout ;
wire \write_to_ram|mem_addr_j[2]~12_combout ;
wire \write_to_ram|Mux17~0_combout ;
wire \write_to_ram|mem_addr[2]~2_combout ;
wire \write_to_ram|Add0~5 ;
wire \write_to_ram|Add0~6_combout ;
wire \write_to_ram|Mux16~0_combout ;
wire \write_to_ram|mem_addr[3]~3_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_5~1 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_5~3 ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_5~5_cout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ;
wire \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ;
wire \write_to_ram|Mux1~0_combout ;
wire \write_to_ram|mem_addr_j[5]~19 ;
wire \write_to_ram|mem_addr_j[6]~20_combout ;
wire \write_to_ram|Mux13~0_combout ;
wire \write_to_ram|mem_addr[6]~6_combout ;
wire \write_to_ram|LessThan0~0_combout ;
wire \write_to_ram|LessThan0~1_combout ;
wire \write_to_ram|Mux8~0_combout ;
wire \write_to_ram|Decoder0~3_combout ;
wire \write_to_ram|Mux18~0_combout ;
wire \write_to_ram|mem_addr[1]~1_combout ;
wire \write_to_ram|Add1~0_combout ;
wire \write_to_ram|mem_addr_j[0]~8_combout ;
wire \write_to_ram|Mux19~0_combout ;
wire \write_to_ram|mem_addr[0]~0_combout ;
wire \write_to_ram|Mux9~4_combout ;
wire \write_to_ram|Mux9~3_combout ;
wire \write_to_ram|Mux11~0_combout ;
wire \write_to_ram|Mux11~1_combout ;
wire \write_to_ram|Mux9~1_combout ;
wire \write_to_ram|Mux9~0_combout ;
wire \write_to_ram|Mux9~2_combout ;
wire \write_to_ram|Mux10~0_combout ;
wire \write_to_ram|mem_data_i[0]~feeder_combout ;
wire \write_to_ram|Mux27~0_combout ;
wire \write_to_ram|mem_data_j[0]~feeder_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [17:0] \SW~combout ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [3:0] \write_to_ram|state ;
wire [7:0] \write_to_ram|secret_key_data ;
wire [7:0] \write_to_ram|mem_data_j ;
wire [7:0] \write_to_ram|mem_data_i ;
wire [7:0] \write_to_ram|mem_data ;
wire [7:0] \write_to_ram|mem_addr_j ;
wire [7:0] \write_to_ram|mem_addr_i ;
wire [7:0] \write_to_ram|mem_addr ;
wire [7:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;

wire [7:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;

assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

// Location: LCFF_X9_Y19_N19
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X9_Y19_N25
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X9_Y19_N21
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X9_Y19_N17
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X9_Y19_N23
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X9_Y19_N16
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N18
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N20
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N22
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \write_to_ram|Add0~10 (
// Equation(s):
// \write_to_ram|Add0~10_combout  = (\write_to_ram|mem_addr [5] & (!\write_to_ram|Add0~9 )) # (!\write_to_ram|mem_addr [5] & ((\write_to_ram|Add0~9 ) # (GND)))
// \write_to_ram|Add0~11  = CARRY((!\write_to_ram|Add0~9 ) # (!\write_to_ram|mem_addr [5]))

	.dataa(\write_to_ram|mem_addr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add0~9 ),
	.combout(\write_to_ram|Add0~10_combout ),
	.cout(\write_to_ram|Add0~11 ));
// synopsys translate_off
defparam \write_to_ram|Add0~10 .lut_mask = 16'h5A5F;
defparam \write_to_ram|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \write_to_ram|Add0~12 (
// Equation(s):
// \write_to_ram|Add0~12_combout  = (\write_to_ram|mem_addr [6] & (\write_to_ram|Add0~11  $ (GND))) # (!\write_to_ram|mem_addr [6] & (!\write_to_ram|Add0~11  & VCC))
// \write_to_ram|Add0~13  = CARRY((\write_to_ram|mem_addr [6] & !\write_to_ram|Add0~11 ))

	.dataa(\write_to_ram|mem_addr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add0~11 ),
	.combout(\write_to_ram|Add0~12_combout ),
	.cout(\write_to_ram|Add0~13 ));
// synopsys translate_off
defparam \write_to_ram|Add0~12 .lut_mask = 16'hA50A;
defparam \write_to_ram|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y19_N31
cycloneii_lcell_ff \write_to_ram|mem_addr_j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr_j[7]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_j [7]));

// Location: LCCOMB_X16_Y19_N6
cycloneii_lcell_comb \write_to_ram|Add1~6 (
// Equation(s):
// \write_to_ram|Add1~6_combout  = (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & ((\write_to_ram|mem_addr_j [3] & (\write_to_ram|Add1~5  & VCC)) # (!\write_to_ram|mem_addr_j [3] & (!\write_to_ram|Add1~5 )))) 
// # (!\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & ((\write_to_ram|mem_addr_j [3] & (!\write_to_ram|Add1~5 )) # (!\write_to_ram|mem_addr_j [3] & ((\write_to_ram|Add1~5 ) # (GND)))))
// \write_to_ram|Add1~7  = CARRY((\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & (!\write_to_ram|mem_addr_j [3] & !\write_to_ram|Add1~5 )) # 
// (!\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & ((!\write_to_ram|Add1~5 ) # (!\write_to_ram|mem_addr_j [3]))))

	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datab(\write_to_ram|mem_addr_j [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add1~5 ),
	.combout(\write_to_ram|Add1~6_combout ),
	.cout(\write_to_ram|Add1~7 ));
// synopsys translate_off
defparam \write_to_ram|Add1~6 .lut_mask = 16'h9617;
defparam \write_to_ram|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \write_to_ram|Add1~8 (
// Equation(s):
// \write_to_ram|Add1~8_combout  = ((\write_to_ram|mem_addr_j [4] $ (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] $ (!\write_to_ram|Add1~7 )))) # (GND)
// \write_to_ram|Add1~9  = CARRY((\write_to_ram|mem_addr_j [4] & ((\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]) # (!\write_to_ram|Add1~7 ))) # (!\write_to_ram|mem_addr_j [4] & 
// (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & !\write_to_ram|Add1~7 )))

	.dataa(\write_to_ram|mem_addr_j [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add1~7 ),
	.combout(\write_to_ram|Add1~8_combout ),
	.cout(\write_to_ram|Add1~9 ));
// synopsys translate_off
defparam \write_to_ram|Add1~8 .lut_mask = 16'h698E;
defparam \write_to_ram|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneii_lcell_comb \write_to_ram|Add1~10 (
// Equation(s):
// \write_to_ram|Add1~10_combout  = (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & ((\write_to_ram|mem_addr_j [5] & (\write_to_ram|Add1~9  & VCC)) # (!\write_to_ram|mem_addr_j [5] & (!\write_to_ram|Add1~9 
// )))) # (!\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & ((\write_to_ram|mem_addr_j [5] & (!\write_to_ram|Add1~9 )) # (!\write_to_ram|mem_addr_j [5] & ((\write_to_ram|Add1~9 ) # (GND)))))
// \write_to_ram|Add1~11  = CARRY((\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & (!\write_to_ram|mem_addr_j [5] & !\write_to_ram|Add1~9 )) # 
// (!\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & ((!\write_to_ram|Add1~9 ) # (!\write_to_ram|mem_addr_j [5]))))

	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datab(\write_to_ram|mem_addr_j [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add1~9 ),
	.combout(\write_to_ram|Add1~10_combout ),
	.cout(\write_to_ram|Add1~11 ));
// synopsys translate_off
defparam \write_to_ram|Add1~10 .lut_mask = 16'h9617;
defparam \write_to_ram|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneii_lcell_comb \write_to_ram|Add1~12 (
// Equation(s):
// \write_to_ram|Add1~12_combout  = ((\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] $ (\write_to_ram|mem_addr_j [6] $ (!\write_to_ram|Add1~11 )))) # (GND)
// \write_to_ram|Add1~13  = CARRY((\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & ((\write_to_ram|mem_addr_j [6]) # (!\write_to_ram|Add1~11 ))) # 
// (!\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & (\write_to_ram|mem_addr_j [6] & !\write_to_ram|Add1~11 )))

	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datab(\write_to_ram|mem_addr_j [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add1~11 ),
	.combout(\write_to_ram|Add1~12_combout ),
	.cout(\write_to_ram|Add1~13 ));
// synopsys translate_off
defparam \write_to_ram|Add1~12 .lut_mask = 16'h698E;
defparam \write_to_ram|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneii_lcell_comb \write_to_ram|mem_addr_j[6]~20 (
// Equation(s):
// \write_to_ram|mem_addr_j[6]~20_combout  = ((\write_to_ram|Add1~12_combout  $ (\write_to_ram|secret_key_data [6] $ (!\write_to_ram|mem_addr_j[5]~19 )))) # (GND)
// \write_to_ram|mem_addr_j[6]~21  = CARRY((\write_to_ram|Add1~12_combout  & ((\write_to_ram|secret_key_data [6]) # (!\write_to_ram|mem_addr_j[5]~19 ))) # (!\write_to_ram|Add1~12_combout  & (\write_to_ram|secret_key_data [6] & !\write_to_ram|mem_addr_j[5]~19 
// )))

	.dataa(\write_to_ram|Add1~12_combout ),
	.datab(\write_to_ram|secret_key_data [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|mem_addr_j[5]~19 ),
	.combout(\write_to_ram|mem_addr_j[6]~20_combout ),
	.cout(\write_to_ram|mem_addr_j[6]~21 ));
// synopsys translate_off
defparam \write_to_ram|mem_addr_j[6]~20 .lut_mask = 16'h698E;
defparam \write_to_ram|mem_addr_j[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneii_lcell_comb \write_to_ram|Add1~14 (
// Equation(s):
// \write_to_ram|Add1~14_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] $ (\write_to_ram|Add1~13  $ (\write_to_ram|mem_addr_j [7]))

	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|mem_addr_j [7]),
	.cin(\write_to_ram|Add1~13 ),
	.combout(\write_to_ram|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Add1~14 .lut_mask = 16'hA55A;
defparam \write_to_ram|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneii_lcell_comb \write_to_ram|mem_addr_j[7]~22 (
// Equation(s):
// \write_to_ram|mem_addr_j[7]~22_combout  = \write_to_ram|Add1~14_combout  $ (\write_to_ram|mem_addr_j[6]~21  $ (\write_to_ram|secret_key_data [7]))

	.dataa(vcc),
	.datab(\write_to_ram|Add1~14_combout ),
	.datac(vcc),
	.datad(\write_to_ram|secret_key_data [7]),
	.cin(\write_to_ram|mem_addr_j[6]~21 ),
	.combout(\write_to_ram|mem_addr_j[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr_j[7]~22 .lut_mask = 16'hC33C;
defparam \write_to_ram|mem_addr_j[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_6~0_combout  = \write_to_ram|mem_addr [0] $ (VCC)
// \write_to_ram|Mod0|auto_generated|divider|divider|op_6~1  = CARRY(\write_to_ram|mem_addr [0])

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h33CC;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_1~0_combout  = \write_to_ram|mem_addr [5] $ (VCC)
// \write_to_ram|Mod0|auto_generated|divider|divider|op_1~1  = CARRY(\write_to_ram|mem_addr [5])

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h33CC;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_1~2_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  & (!\write_to_ram|Mod0|auto_generated|divider|divider|op_1~1 )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_1~1 ) # (GND)))
// \write_to_ram|Mod0|auto_generated|divider|divider|op_1~3  = CARRY((!\write_to_ram|Mod0|auto_generated|divider|divider|op_1~1 ) # (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ))

	.dataa(vcc),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~1 ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h3C3F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_2~0_combout  = \write_to_ram|mem_addr [4] $ (VCC)
// \write_to_ram|Mod0|auto_generated|divider|divider|op_2~1  = CARRY(\write_to_ram|mem_addr [4])

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_2~2_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & (((!\write_to_ram|Mod0|auto_generated|divider|divider|op_2~1 )))) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & (!\write_to_ram|Mod0|auto_generated|divider|divider|op_2~1 )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_2~1 ) # (GND)))))
// \write_to_ram|Mod0|auto_generated|divider|divider|op_2~3  = CARRY(((!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_2~1 ))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~1 ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'h1E1F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_3~0_combout  = \write_to_ram|mem_addr [3] $ (VCC)
// \write_to_ram|Mod0|auto_generated|divider|divider|op_3~1  = CARRY(\write_to_ram|mem_addr [3])

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h33CC;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_3~2_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & (((!\write_to_ram|Mod0|auto_generated|divider|divider|op_3~1 )))) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & (!\write_to_ram|Mod0|auto_generated|divider|divider|op_3~1 )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_3~1 ) # (GND)))))
// \write_to_ram|Mod0|auto_generated|divider|divider|op_3~3  = CARRY(((!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_3~1 ))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~1 ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_3~2 .lut_mask = 16'h1E1F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_4~2_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & (((!\write_to_ram|Mod0|auto_generated|divider|divider|op_4~1 )))) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & (!\write_to_ram|Mod0|auto_generated|divider|divider|op_4~1 )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_4~1 ) # (GND)))))
// \write_to_ram|Mod0|auto_generated|divider|divider|op_4~3  = CARRY(((!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_4~1 ))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~1 ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_4~2 .lut_mask = 16'h1E1F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_5~2_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & (((!\write_to_ram|Mod0|auto_generated|divider|divider|op_5~1 )))) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & (!\write_to_ram|Mod0|auto_generated|divider|divider|op_5~1 )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_5~1 ) # (GND)))))
// \write_to_ram|Mod0|auto_generated|divider|divider|op_5~3  = CARRY(((!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_5~1 ))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~1 ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_5~2 .lut_mask = 16'h1E1F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y19_N31
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X10_Y19_N21
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X9_Y19_N5
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X9_Y19_N6
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h2E00;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N28
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hF022;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 .lut_mask = 16'h3C78;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N30
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0003;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N8
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0804;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y19_N3
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X9_Y19_N4
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h5450;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N12
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .lut_mask = 16'hFFF7;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .lut_mask = 16'hB4F0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N26
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h8004;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y19_N15
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X9_Y19_N2
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h5444;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \write_to_ram|mem_addr[5]~9 (
// Equation(s):
// \write_to_ram|mem_addr[5]~9_combout  = (!\write_to_ram|state [1] & \write_to_ram|state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|state [1]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[5]~9 .lut_mask = 16'h0F00;
defparam \write_to_ram|mem_addr[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N15
cycloneii_lcell_ff \write_to_ram|mem_addr_i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|mem_addr [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_i [7]));

// Location: LCCOMB_X17_Y19_N14
cycloneii_lcell_comb \write_to_ram|Mux12~0 (
// Equation(s):
// \write_to_ram|Mux12~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|state [0] & ((\write_to_ram|mem_addr_i [7]))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr_j [7]))))

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|mem_addr_j [7]),
	.datac(\write_to_ram|mem_addr_i [7]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux12~0 .lut_mask = 16'hA088;
defparam \write_to_ram|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N0
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0040;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N14
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h5444;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneii_lcell_comb \write_to_ram|Decoder0~2 (
// Equation(s):
// \write_to_ram|Decoder0~2_combout  = (!\write_to_ram|state [3] & \write_to_ram|state [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|state [3]),
	.datad(\write_to_ram|state [2]),
	.cin(gnd),
	.combout(\write_to_ram|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Decoder0~2 .lut_mask = 16'h0F00;
defparam \write_to_ram|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N1
cycloneii_lcell_ff \write_to_ram|secret_key_data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|secret_key_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|secret_key_data [0]));

// Location: LCFF_X15_Y19_N31
cycloneii_lcell_ff \write_to_ram|secret_key_data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|secret_key_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|secret_key_data [1]));

// Location: LCFF_X15_Y18_N11
cycloneii_lcell_ff \write_to_ram|secret_key_data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|secret_key_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|secret_key_data [2]));

// Location: LCFF_X15_Y18_N19
cycloneii_lcell_ff \write_to_ram|secret_key_data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|secret_key_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|secret_key_data [4]));

// Location: LCFF_X14_Y18_N9
cycloneii_lcell_ff \write_to_ram|secret_key_data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|secret_key_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|secret_key_data [7]));

// Location: LCFF_X15_Y19_N17
cycloneii_lcell_ff \write_to_ram|mem_data_i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_i [1]));

// Location: LCCOMB_X17_Y18_N12
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~35 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_1~2_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(vcc),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.datac(vcc),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~35 .lut_mask = 16'h00CC;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_1~0_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37 .lut_mask = 16'h00F0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_2~0_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40 .lut_mask = 16'h00F0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_3~0_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43 .lut_mask = 16'h00F0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~44 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_4~2_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(vcc),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.datac(vcc),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~44 .lut_mask = 16'h00CC;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_4~0_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46 .lut_mask = 16'h00F0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~47 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout  = (!\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout  & \write_to_ram|Mod0|auto_generated|divider|divider|op_5~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~47 .lut_mask = 16'h0F00;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_5~0_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout )

	.dataa(vcc),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49 .lut_mask = 16'h0C0C;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout  & (\write_to_ram|mem_addr [0])) # (!\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout  & 
// ((\write_to_ram|Mod0|auto_generated|divider|divider|op_6~0_combout )))

	.dataa(\write_to_ram|mem_addr [0]),
	.datab(vcc),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50 .lut_mask = 16'hAAF0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneii_lcell_comb \write_to_ram|Mux7~0 (
// Equation(s):
// \write_to_ram|Mux7~0_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (((\SW~combout [0])))) # (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (\SW~combout [8] & 
// ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ))))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [0]),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux7~0 .lut_mask = 16'hCCA0;
defparam \write_to_ram|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneii_lcell_comb \write_to_ram|Mux6~0 (
// Equation(s):
// \write_to_ram|Mux6~0_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (\SW~combout [1])) # (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (((\SW~combout [9] & 
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [9]),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux6~0 .lut_mask = 16'hAAC0;
defparam \write_to_ram|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneii_lcell_comb \write_to_ram|Mux5~0 (
// Equation(s):
// \write_to_ram|Mux5~0_combout  = (\SW~combout [2] & \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [2]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux5~0 .lut_mask = 16'hF000;
defparam \write_to_ram|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneii_lcell_comb \write_to_ram|Mux3~0 (
// Equation(s):
// \write_to_ram|Mux3~0_combout  = (\SW~combout [4] & \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )

	.dataa(\SW~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux3~0 .lut_mask = 16'hAA00;
defparam \write_to_ram|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneii_lcell_comb \write_to_ram|Mux0~0 (
// Equation(s):
// \write_to_ram|Mux0~0_combout  = (\SW~combout [7] & \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )

	.dataa(vcc),
	.datab(\SW~combout [7]),
	.datac(vcc),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux0~0 .lut_mask = 16'hCC00;
defparam \write_to_ram|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0CCC;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hF111;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~52 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout  & ((\write_to_ram|mem_addr [5]))) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout  & (\write_to_ram|Mod0|auto_generated|divider|divider|op_1~0_combout ))))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(\write_to_ram|mem_addr [5]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~52 .lut_mask = 16'hE200;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~53 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\write_to_ram|mem_addr [4]))) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout  & (\write_to_ram|Mod0|auto_generated|divider|divider|op_2~0_combout ))))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datac(\write_to_ram|mem_addr [4]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~53 .lut_mask = 16'hE400;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y20_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCFF_X7_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCCOMB_X7_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hDC98;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hF780;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X10_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X7_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h8081;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X10_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X8_Y20_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h153A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X7_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'h88B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hF0F1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X7_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h000E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h00EC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h0CCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h09C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hDEA1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h04CD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h026F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h32A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: JTAG_X1_Y19_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X14_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X14_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X14_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X10_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X10_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCCOMB_X10_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X10_Y20_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X10_Y20_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X10_Y20_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X10_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X10_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X10_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X10_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X10_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X10_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X10_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X10_Y20_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X10_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X10_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G11
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X9_Y20_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCCOMB_X9_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCFF_X9_Y20_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCCOMB_X9_Y20_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCFF_X9_Y20_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X9_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCCOMB_X9_Y20_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X9_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X9_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X9_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X9_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y20_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X11_Y19_N4
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h33CC;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.sdata(\~GND~combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X11_Y19_N0
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hF2C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hAA30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X10_Y19_N18
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N1
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X11_Y19_N24
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N25
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X10_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h5000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X11_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X12_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hC840;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X12_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X11_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X10_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X10_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G3
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: CLKCTRL_G9
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X12_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X10_Y19_N14
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0800;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X10_Y19_N4
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X12_Y19_N26
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h3F7F;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h43F0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X12_Y19_N11
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X12_Y19_N22
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N23
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X12_Y19_N24
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N25
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X12_Y19_N30
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h4000;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10 .lut_mask = 16'hFFFA;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N5
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X11_Y19_N6
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y19_N7
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X11_Y19_N8
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y19_N9
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X11_Y19_N10
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hC30C;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h3C3F;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hA50A;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5A;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y19_N19
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X11_Y19_N17
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X11_Y19_N15
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X11_Y19_N13
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X11_Y19_N11
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCCOMB_X11_Y19_N26
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N27
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X12_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X12_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X11_Y21_N4
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y21_N5
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X12_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X12_Y19_N8
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \write_to_ram|Add0~0 (
// Equation(s):
// \write_to_ram|Add0~0_combout  = \write_to_ram|mem_addr [0] $ (VCC)
// \write_to_ram|Add0~1  = CARRY(\write_to_ram|mem_addr [0])

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Add0~0_combout ),
	.cout(\write_to_ram|Add0~1 ));
// synopsys translate_off
defparam \write_to_ram|Add0~0 .lut_mask = 16'h33CC;
defparam \write_to_ram|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \write_to_ram|Add0~2 (
// Equation(s):
// \write_to_ram|Add0~2_combout  = (\write_to_ram|mem_addr [1] & (!\write_to_ram|Add0~1 )) # (!\write_to_ram|mem_addr [1] & ((\write_to_ram|Add0~1 ) # (GND)))
// \write_to_ram|Add0~3  = CARRY((!\write_to_ram|Add0~1 ) # (!\write_to_ram|mem_addr [1]))

	.dataa(\write_to_ram|mem_addr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add0~1 ),
	.combout(\write_to_ram|Add0~2_combout ),
	.cout(\write_to_ram|Add0~3 ));
// synopsys translate_off
defparam \write_to_ram|Add0~2 .lut_mask = 16'h5A5F;
defparam \write_to_ram|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \write_to_ram|Add0~4 (
// Equation(s):
// \write_to_ram|Add0~4_combout  = (\write_to_ram|mem_addr [2] & (\write_to_ram|Add0~3  $ (GND))) # (!\write_to_ram|mem_addr [2] & (!\write_to_ram|Add0~3  & VCC))
// \write_to_ram|Add0~5  = CARRY((\write_to_ram|mem_addr [2] & !\write_to_ram|Add0~3 ))

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add0~3 ),
	.combout(\write_to_ram|Add0~4_combout ),
	.cout(\write_to_ram|Add0~5 ));
// synopsys translate_off
defparam \write_to_ram|Add0~4 .lut_mask = 16'hC30C;
defparam \write_to_ram|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneii_lcell_comb \write_to_ram|Mux2~0 (
// Equation(s):
// \write_to_ram|Mux2~0_combout  = (\SW~combout [5] & \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [5]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux2~0 .lut_mask = 16'hF000;
defparam \write_to_ram|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_5~0_combout  = \write_to_ram|mem_addr [1] $ (VCC)
// \write_to_ram|Mod0|auto_generated|divider|divider|op_5~1  = CARRY(\write_to_ram|mem_addr [1])

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~1 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_5~0 .lut_mask = 16'h33CC;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneii_lcell_comb \write_to_ram|secret_key_data[7]~10 (
// Equation(s):
// \write_to_ram|secret_key_data[7]~10_combout  = (\write_to_ram|mem_addr [0] & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout  & ((\write_to_ram|mem_addr [1]))) # (!\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout  & 
// (\write_to_ram|Mod0|auto_generated|divider|divider|op_5~0_combout ))))

	.dataa(\write_to_ram|mem_addr [0]),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\write_to_ram|mem_addr [1]),
	.cin(gnd),
	.combout(\write_to_ram|secret_key_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|secret_key_data[7]~10 .lut_mask = 16'hA808;
defparam \write_to_ram|secret_key_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_6~2_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & (((!\write_to_ram|Mod0|auto_generated|divider|divider|op_6~1 )))) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & (!\write_to_ram|Mod0|auto_generated|divider|divider|op_6~1 )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_6~1 ) # (GND)))))
// \write_to_ram|Mod0|auto_generated|divider|divider|op_6~3  = CARRY(((!\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout )) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_6~1 ))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~1 ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_6~2 .lut_mask = 16'h1E1F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_4~0_combout  = \write_to_ram|mem_addr [2] $ (VCC)
// \write_to_ram|Mod0|auto_generated|divider|divider|op_4~1  = CARRY(\write_to_ram|mem_addr [2])

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h33CC;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \write_to_ram|Add0~6 (
// Equation(s):
// \write_to_ram|Add0~6_combout  = (\write_to_ram|mem_addr [3] & (!\write_to_ram|Add0~5 )) # (!\write_to_ram|mem_addr [3] & ((\write_to_ram|Add0~5 ) # (GND)))
// \write_to_ram|Add0~7  = CARRY((!\write_to_ram|Add0~5 ) # (!\write_to_ram|mem_addr [3]))

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add0~5 ),
	.combout(\write_to_ram|Add0~6_combout ),
	.cout(\write_to_ram|Add0~7 ));
// synopsys translate_off
defparam \write_to_ram|Add0~6 .lut_mask = 16'h3C3F;
defparam \write_to_ram|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \write_to_ram|Add0~8 (
// Equation(s):
// \write_to_ram|Add0~8_combout  = (\write_to_ram|mem_addr [4] & (\write_to_ram|Add0~7  $ (GND))) # (!\write_to_ram|mem_addr [4] & (!\write_to_ram|Add0~7  & VCC))
// \write_to_ram|Add0~9  = CARRY((\write_to_ram|mem_addr [4] & !\write_to_ram|Add0~7 ))

	.dataa(\write_to_ram|mem_addr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add0~7 ),
	.combout(\write_to_ram|Add0~8_combout ),
	.cout(\write_to_ram|Add0~9 ));
// synopsys translate_off
defparam \write_to_ram|Add0~8 .lut_mask = 16'hA50A;
defparam \write_to_ram|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \write_to_ram|Add0~14 (
// Equation(s):
// \write_to_ram|Add0~14_combout  = \write_to_ram|Add0~13  $ (\write_to_ram|mem_addr [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|mem_addr [7]),
	.cin(\write_to_ram|Add0~13 ),
	.combout(\write_to_ram|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Add0~14 .lut_mask = 16'h0FF0;
defparam \write_to_ram|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneii_lcell_comb \write_to_ram|mem_addr[5]~8 (
// Equation(s):
// \write_to_ram|mem_addr[5]~8_combout  = (\write_to_ram|state [2]) # ((!\write_to_ram|state [1] & ((!\write_to_ram|LessThan0~1_combout ) # (!\write_to_ram|mem_addr [0]))))

	.dataa(\write_to_ram|mem_addr [0]),
	.datab(\write_to_ram|state [2]),
	.datac(\write_to_ram|state [1]),
	.datad(\write_to_ram|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[5]~8 .lut_mask = 16'hCDCF;
defparam \write_to_ram|mem_addr[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneii_lcell_comb \write_to_ram|mem_addr[7]~7 (
// Equation(s):
// \write_to_ram|mem_addr[7]~7_combout  = (\write_to_ram|mem_addr[5]~8_combout  & ((\write_to_ram|Add0~14_combout ))) # (!\write_to_ram|mem_addr[5]~8_combout  & (\write_to_ram|Mux12~0_combout ))

	.dataa(\write_to_ram|Mux12~0_combout ),
	.datab(\write_to_ram|Add0~14_combout ),
	.datac(vcc),
	.datad(\write_to_ram|mem_addr[5]~8_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[7]~7 .lut_mask = 16'hCCAA;
defparam \write_to_ram|mem_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneii_lcell_comb \write_to_ram|mem_addr[5]~10 (
// Equation(s):
// \write_to_ram|mem_addr[5]~10_combout  = (\write_to_ram|state [3]) # ((\write_to_ram|mem_addr[5]~9_combout  & ((\write_to_ram|LessThan0~1_combout ) # (!\write_to_ram|state [2]))) # (!\write_to_ram|mem_addr[5]~9_combout  & (\write_to_ram|state [2])))

	.dataa(\write_to_ram|mem_addr[5]~9_combout ),
	.datab(\write_to_ram|state [2]),
	.datac(\write_to_ram|state [3]),
	.datad(\write_to_ram|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[5]~10 .lut_mask = 16'hFEF6;
defparam \write_to_ram|mem_addr[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N25
cycloneii_lcell_ff \write_to_ram|mem_addr[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr[7]~7_combout ),
	.sdata(\write_to_ram|mem_addr [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|mem_addr[5]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr [7]));

// Location: LCCOMB_X17_Y18_N26
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[4]~32 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout  = (\write_to_ram|mem_addr [7] & !\write_to_ram|mem_addr [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|mem_addr [7]),
	.datad(\write_to_ram|mem_addr [6]),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[4]~32 .lut_mask = 16'h00F0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  = (!\write_to_ram|mem_addr [7] & \write_to_ram|mem_addr [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|mem_addr [7]),
	.datad(\write_to_ram|mem_addr [6]),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33 .lut_mask = 16'h0F00;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_1~5 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_1~5_cout  = CARRY((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ) # (!\write_to_ram|Mod0|auto_generated|divider|divider|op_1~3 ))

	.dataa(vcc),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~3 ),
	.combout(),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~5_cout ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_1~5 .lut_mask = 16'h00CF;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout  = !\write_to_ram|Mod0|auto_generated|divider|divider|op_1~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~5_cout ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~34 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout  = (\write_to_ram|mem_addr [6] & (!\write_to_ram|mem_addr [7] & \write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout ))

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [6]),
	.datac(\write_to_ram|mem_addr [7]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~34 .lut_mask = 16'h0C00;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  = (\write_to_ram|mem_addr [5] & \write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(\write_to_ram|mem_addr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36 .lut_mask = 16'hAA00;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_2~5_cout  = CARRY((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ) # ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_2~3 )))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~3 ),
	.combout(),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~5_cout ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_2~5 .lut_mask = 16'h00EF;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout  = !\write_to_ram|Mod0|auto_generated|divider|divider|op_2~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~5_cout ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_2~6 .lut_mask = 16'h0F0F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~38 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_2~2_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~38 .lut_mask = 16'h00AA;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  = (\write_to_ram|mem_addr [4] & \write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|mem_addr [4]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39 .lut_mask = 16'hF000;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_3~5_cout  = CARRY((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ) # ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_3~3 )))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~3 ),
	.combout(),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~5_cout ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 16'h00EF;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout  = !\write_to_ram|Mod0|auto_generated|divider|divider|op_3~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~5_cout ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_3~6 .lut_mask = 16'h0F0F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~41 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_3~2_combout  & !\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~41 .lut_mask = 16'h00AA;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  = (\write_to_ram|mem_addr [3] & \write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|mem_addr [3]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42 .lut_mask = 16'hF000;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_4~5_cout  = CARRY((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ) # ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_4~3 )))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~3 ),
	.combout(),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~5_cout ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 16'h00EF;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout  = !\write_to_ram|Mod0|auto_generated|divider|divider|op_4~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~5_cout ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_4~6 .lut_mask = 16'h0F0F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~55 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout  & (\write_to_ram|mem_addr [2])) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_4~0_combout )))))

	.dataa(\write_to_ram|mem_addr [2]),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~55 .lut_mask = 16'hA0C0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_6~5_cout  = CARRY((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ) # ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_6~3 )))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~3 ),
	.combout(),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~5_cout ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 16'h00EF;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout  = !\write_to_ram|Mod0|auto_generated|divider|divider|op_6~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~5_cout ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_6~6 .lut_mask = 16'h0F0F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneii_lcell_comb \write_to_ram|secret_key_data[7]~8 (
// Equation(s):
// \write_to_ram|secret_key_data[7]~8_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout  & (((\write_to_ram|secret_key_data[7]~10_combout )))) # (!\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout  & 
// (\write_to_ram|Mod0|auto_generated|divider|divider|op_6~0_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_6~2_combout ))))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.datab(\write_to_ram|secret_key_data[7]~10_combout ),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|secret_key_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|secret_key_data[7]~8 .lut_mask = 16'hCCA0;
defparam \write_to_ram|secret_key_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneii_lcell_comb \write_to_ram|secret_key_data[7]~9 (
// Equation(s):
// \write_to_ram|secret_key_data[7]~9_combout  = (\write_to_ram|state [3] & (\write_to_ram|Mux9~1_combout  & !\write_to_ram|secret_key_data[7]~8_combout ))

	.dataa(vcc),
	.datab(\write_to_ram|state [3]),
	.datac(\write_to_ram|Mux9~1_combout ),
	.datad(\write_to_ram|secret_key_data[7]~8_combout ),
	.cin(gnd),
	.combout(\write_to_ram|secret_key_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|secret_key_data[7]~9 .lut_mask = 16'h00C0;
defparam \write_to_ram|secret_key_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N25
cycloneii_lcell_ff \write_to_ram|secret_key_data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|secret_key_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|secret_key_data [5]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneii_lcell_comb \write_to_ram|Mux4~0 (
// Equation(s):
// \write_to_ram|Mux4~0_combout  = (\SW~combout [3] & \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [3]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux4~0 .lut_mask = 16'hF000;
defparam \write_to_ram|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N29
cycloneii_lcell_ff \write_to_ram|secret_key_data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|secret_key_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|secret_key_data [3]));

// Location: LCCOMB_X16_Y19_N16
cycloneii_lcell_comb \write_to_ram|mem_addr_j[0]~8 (
// Equation(s):
// \write_to_ram|mem_addr_j[0]~8_combout  = (\write_to_ram|secret_key_data [0] & (\write_to_ram|Add1~0_combout  $ (VCC))) # (!\write_to_ram|secret_key_data [0] & (\write_to_ram|Add1~0_combout  & VCC))
// \write_to_ram|mem_addr_j[0]~9  = CARRY((\write_to_ram|secret_key_data [0] & \write_to_ram|Add1~0_combout ))

	.dataa(\write_to_ram|secret_key_data [0]),
	.datab(\write_to_ram|Add1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr_j[0]~8_combout ),
	.cout(\write_to_ram|mem_addr_j[0]~9 ));
// synopsys translate_off
defparam \write_to_ram|mem_addr_j[0]~8 .lut_mask = 16'h6688;
defparam \write_to_ram|mem_addr_j[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneii_lcell_comb \write_to_ram|mem_addr_j[1]~10 (
// Equation(s):
// \write_to_ram|mem_addr_j[1]~10_combout  = (\write_to_ram|secret_key_data [1] & ((\write_to_ram|Add1~2_combout  & (\write_to_ram|mem_addr_j[0]~9  & VCC)) # (!\write_to_ram|Add1~2_combout  & (!\write_to_ram|mem_addr_j[0]~9 )))) # 
// (!\write_to_ram|secret_key_data [1] & ((\write_to_ram|Add1~2_combout  & (!\write_to_ram|mem_addr_j[0]~9 )) # (!\write_to_ram|Add1~2_combout  & ((\write_to_ram|mem_addr_j[0]~9 ) # (GND)))))
// \write_to_ram|mem_addr_j[1]~11  = CARRY((\write_to_ram|secret_key_data [1] & (!\write_to_ram|Add1~2_combout  & !\write_to_ram|mem_addr_j[0]~9 )) # (!\write_to_ram|secret_key_data [1] & ((!\write_to_ram|mem_addr_j[0]~9 ) # (!\write_to_ram|Add1~2_combout 
// ))))

	.dataa(\write_to_ram|secret_key_data [1]),
	.datab(\write_to_ram|Add1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|mem_addr_j[0]~9 ),
	.combout(\write_to_ram|mem_addr_j[1]~10_combout ),
	.cout(\write_to_ram|mem_addr_j[1]~11 ));
// synopsys translate_off
defparam \write_to_ram|mem_addr_j[1]~10 .lut_mask = 16'h9617;
defparam \write_to_ram|mem_addr_j[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y19_N19
cycloneii_lcell_ff \write_to_ram|mem_addr_j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr_j[1]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_j [1]));

// Location: LCCOMB_X16_Y19_N0
cycloneii_lcell_comb \write_to_ram|Add1~0 (
// Equation(s):
// \write_to_ram|Add1~0_combout  = (\write_to_ram|mem_addr_j [0] & (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] $ (VCC))) # (!\write_to_ram|mem_addr_j [0] & 
// (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & VCC))
// \write_to_ram|Add1~1  = CARRY((\write_to_ram|mem_addr_j [0] & \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]))

	.dataa(\write_to_ram|mem_addr_j [0]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Add1~0_combout ),
	.cout(\write_to_ram|Add1~1 ));
// synopsys translate_off
defparam \write_to_ram|Add1~0 .lut_mask = 16'h6688;
defparam \write_to_ram|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneii_lcell_comb \write_to_ram|Add1~2 (
// Equation(s):
// \write_to_ram|Add1~2_combout  = (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & ((\write_to_ram|mem_addr_j [1] & (\write_to_ram|Add1~1  & VCC)) # (!\write_to_ram|mem_addr_j [1] & (!\write_to_ram|Add1~1 )))) 
// # (!\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & ((\write_to_ram|mem_addr_j [1] & (!\write_to_ram|Add1~1 )) # (!\write_to_ram|mem_addr_j [1] & ((\write_to_ram|Add1~1 ) # (GND)))))
// \write_to_ram|Add1~3  = CARRY((\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & (!\write_to_ram|mem_addr_j [1] & !\write_to_ram|Add1~1 )) # 
// (!\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & ((!\write_to_ram|Add1~1 ) # (!\write_to_ram|mem_addr_j [1]))))

	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datab(\write_to_ram|mem_addr_j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add1~1 ),
	.combout(\write_to_ram|Add1~2_combout ),
	.cout(\write_to_ram|Add1~3 ));
// synopsys translate_off
defparam \write_to_ram|Add1~2 .lut_mask = 16'h9617;
defparam \write_to_ram|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \write_to_ram|mem_addr_j[2]~12 (
// Equation(s):
// \write_to_ram|mem_addr_j[2]~12_combout  = ((\write_to_ram|secret_key_data [2] $ (\write_to_ram|Add1~4_combout  $ (!\write_to_ram|mem_addr_j[1]~11 )))) # (GND)
// \write_to_ram|mem_addr_j[2]~13  = CARRY((\write_to_ram|secret_key_data [2] & ((\write_to_ram|Add1~4_combout ) # (!\write_to_ram|mem_addr_j[1]~11 ))) # (!\write_to_ram|secret_key_data [2] & (\write_to_ram|Add1~4_combout  & !\write_to_ram|mem_addr_j[1]~11 
// )))

	.dataa(\write_to_ram|secret_key_data [2]),
	.datab(\write_to_ram|Add1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|mem_addr_j[1]~11 ),
	.combout(\write_to_ram|mem_addr_j[2]~12_combout ),
	.cout(\write_to_ram|mem_addr_j[2]~13 ));
// synopsys translate_off
defparam \write_to_ram|mem_addr_j[2]~12 .lut_mask = 16'h698E;
defparam \write_to_ram|mem_addr_j[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneii_lcell_comb \write_to_ram|mem_addr_j[3]~14 (
// Equation(s):
// \write_to_ram|mem_addr_j[3]~14_combout  = (\write_to_ram|Add1~6_combout  & ((\write_to_ram|secret_key_data [3] & (\write_to_ram|mem_addr_j[2]~13  & VCC)) # (!\write_to_ram|secret_key_data [3] & (!\write_to_ram|mem_addr_j[2]~13 )))) # 
// (!\write_to_ram|Add1~6_combout  & ((\write_to_ram|secret_key_data [3] & (!\write_to_ram|mem_addr_j[2]~13 )) # (!\write_to_ram|secret_key_data [3] & ((\write_to_ram|mem_addr_j[2]~13 ) # (GND)))))
// \write_to_ram|mem_addr_j[3]~15  = CARRY((\write_to_ram|Add1~6_combout  & (!\write_to_ram|secret_key_data [3] & !\write_to_ram|mem_addr_j[2]~13 )) # (!\write_to_ram|Add1~6_combout  & ((!\write_to_ram|mem_addr_j[2]~13 ) # (!\write_to_ram|secret_key_data 
// [3]))))

	.dataa(\write_to_ram|Add1~6_combout ),
	.datab(\write_to_ram|secret_key_data [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|mem_addr_j[2]~13 ),
	.combout(\write_to_ram|mem_addr_j[3]~14_combout ),
	.cout(\write_to_ram|mem_addr_j[3]~15 ));
// synopsys translate_off
defparam \write_to_ram|mem_addr_j[3]~14 .lut_mask = 16'h9617;
defparam \write_to_ram|mem_addr_j[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneii_lcell_comb \write_to_ram|mem_addr_j[4]~16 (
// Equation(s):
// \write_to_ram|mem_addr_j[4]~16_combout  = ((\write_to_ram|secret_key_data [4] $ (\write_to_ram|Add1~8_combout  $ (!\write_to_ram|mem_addr_j[3]~15 )))) # (GND)
// \write_to_ram|mem_addr_j[4]~17  = CARRY((\write_to_ram|secret_key_data [4] & ((\write_to_ram|Add1~8_combout ) # (!\write_to_ram|mem_addr_j[3]~15 ))) # (!\write_to_ram|secret_key_data [4] & (\write_to_ram|Add1~8_combout  & !\write_to_ram|mem_addr_j[3]~15 
// )))

	.dataa(\write_to_ram|secret_key_data [4]),
	.datab(\write_to_ram|Add1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|mem_addr_j[3]~15 ),
	.combout(\write_to_ram|mem_addr_j[4]~16_combout ),
	.cout(\write_to_ram|mem_addr_j[4]~17 ));
// synopsys translate_off
defparam \write_to_ram|mem_addr_j[4]~16 .lut_mask = 16'h698E;
defparam \write_to_ram|mem_addr_j[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \write_to_ram|mem_addr_j[5]~18 (
// Equation(s):
// \write_to_ram|mem_addr_j[5]~18_combout  = (\write_to_ram|Add1~10_combout  & ((\write_to_ram|secret_key_data [5] & (\write_to_ram|mem_addr_j[4]~17  & VCC)) # (!\write_to_ram|secret_key_data [5] & (!\write_to_ram|mem_addr_j[4]~17 )))) # 
// (!\write_to_ram|Add1~10_combout  & ((\write_to_ram|secret_key_data [5] & (!\write_to_ram|mem_addr_j[4]~17 )) # (!\write_to_ram|secret_key_data [5] & ((\write_to_ram|mem_addr_j[4]~17 ) # (GND)))))
// \write_to_ram|mem_addr_j[5]~19  = CARRY((\write_to_ram|Add1~10_combout  & (!\write_to_ram|secret_key_data [5] & !\write_to_ram|mem_addr_j[4]~17 )) # (!\write_to_ram|Add1~10_combout  & ((!\write_to_ram|mem_addr_j[4]~17 ) # (!\write_to_ram|secret_key_data 
// [5]))))

	.dataa(\write_to_ram|Add1~10_combout ),
	.datab(\write_to_ram|secret_key_data [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|mem_addr_j[4]~17 ),
	.combout(\write_to_ram|mem_addr_j[5]~18_combout ),
	.cout(\write_to_ram|mem_addr_j[5]~19 ));
// synopsys translate_off
defparam \write_to_ram|mem_addr_j[5]~18 .lut_mask = 16'h9617;
defparam \write_to_ram|mem_addr_j[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y19_N27
cycloneii_lcell_ff \write_to_ram|mem_addr_j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr_j[5]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_j [5]));

// Location: LCFF_X17_Y19_N7
cycloneii_lcell_ff \write_to_ram|mem_addr_i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|mem_addr [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_i [5]));

// Location: LCCOMB_X17_Y19_N6
cycloneii_lcell_comb \write_to_ram|Mux14~0 (
// Equation(s):
// \write_to_ram|Mux14~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|state [0] & ((\write_to_ram|mem_addr_i [5]))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr_j [5]))))

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|mem_addr_j [5]),
	.datac(\write_to_ram|mem_addr_i [5]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux14~0 .lut_mask = 16'hA088;
defparam \write_to_ram|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneii_lcell_comb \write_to_ram|mem_addr[5]~5 (
// Equation(s):
// \write_to_ram|mem_addr[5]~5_combout  = (\write_to_ram|mem_addr[5]~8_combout  & (\write_to_ram|Add0~10_combout )) # (!\write_to_ram|mem_addr[5]~8_combout  & ((\write_to_ram|Mux14~0_combout )))

	.dataa(\write_to_ram|Add0~10_combout ),
	.datab(\write_to_ram|Mux14~0_combout ),
	.datac(vcc),
	.datad(\write_to_ram|mem_addr[5]~8_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[5]~5 .lut_mask = 16'hAACC;
defparam \write_to_ram|mem_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N9
cycloneii_lcell_ff \write_to_ram|mem_addr[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr[5]~5_combout ),
	.sdata(\write_to_ram|mem_addr [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|mem_addr[5]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr [5]));

// Location: LCCOMB_X14_Y19_N12
cycloneii_lcell_comb \write_to_ram|Mux26~0 (
// Equation(s):
// \write_to_ram|Mux26~0_combout  = (\write_to_ram|state [1] & (\write_to_ram|mem_data_i [1])) # (!\write_to_ram|state [1] & ((\write_to_ram|Add0~2_combout )))

	.dataa(\write_to_ram|mem_data_i [1]),
	.datab(\write_to_ram|Add0~2_combout ),
	.datac(vcc),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux26~0 .lut_mask = 16'hAACC;
defparam \write_to_ram|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneii_lcell_comb \write_to_ram|mem_data_i[2]~feeder (
// Equation(s):
// \write_to_ram|mem_data_i[2]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_i[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_i[2]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_i[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneii_lcell_comb \write_to_ram|Decoder0~0 (
// Equation(s):
// \write_to_ram|Decoder0~0_combout  = (\write_to_ram|state [2] & (!\write_to_ram|state [3] & (!\write_to_ram|state [0] & \write_to_ram|state [1])))

	.dataa(\write_to_ram|state [2]),
	.datab(\write_to_ram|state [3]),
	.datac(\write_to_ram|state [0]),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Decoder0~0 .lut_mask = 16'h0200;
defparam \write_to_ram|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N29
cycloneii_lcell_ff \write_to_ram|mem_data_i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_i[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_i [2]));

// Location: LCCOMB_X14_Y19_N6
cycloneii_lcell_comb \write_to_ram|Mux25~0 (
// Equation(s):
// \write_to_ram|Mux25~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|mem_data_i [2]))) # (!\write_to_ram|state [1] & (\write_to_ram|Add0~4_combout ))

	.dataa(\write_to_ram|Add0~4_combout ),
	.datab(\write_to_ram|mem_data_i [2]),
	.datac(vcc),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux25~0 .lut_mask = 16'hCCAA;
defparam \write_to_ram|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneii_lcell_comb \write_to_ram|mem_data_j[2]~feeder (
// Equation(s):
// \write_to_ram|mem_data_j[2]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_j[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_j[2]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_j[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneii_lcell_comb \write_to_ram|Decoder0~1 (
// Equation(s):
// \write_to_ram|Decoder0~1_combout  = (\write_to_ram|state [2] & (!\write_to_ram|state [3] & (\write_to_ram|state [0] & \write_to_ram|state [1])))

	.dataa(\write_to_ram|state [2]),
	.datab(\write_to_ram|state [3]),
	.datac(\write_to_ram|state [0]),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Decoder0~1 .lut_mask = 16'h2000;
defparam \write_to_ram|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N21
cycloneii_lcell_ff \write_to_ram|mem_data_j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_j[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_j [2]));

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \write_to_ram|mem_data[1]~0 (
// Equation(s):
// \write_to_ram|mem_data[1]~0_combout  = (\write_to_ram|state [0] & (((\write_to_ram|state [2])))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr [0] & (\write_to_ram|LessThan0~1_combout  & !\write_to_ram|state [2])))

	.dataa(\write_to_ram|mem_addr [0]),
	.datab(\write_to_ram|state [0]),
	.datac(\write_to_ram|LessThan0~1_combout ),
	.datad(\write_to_ram|state [2]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data[1]~0 .lut_mask = 16'hCC20;
defparam \write_to_ram|mem_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneii_lcell_comb \write_to_ram|mem_data[1]~1 (
// Equation(s):
// \write_to_ram|mem_data[1]~1_combout  = (!\write_to_ram|state [3] & (!\write_to_ram|mem_data[1]~0_combout  & (\write_to_ram|state [0] $ (!\write_to_ram|state [1]))))

	.dataa(\write_to_ram|state [0]),
	.datab(\write_to_ram|state [3]),
	.datac(\write_to_ram|mem_data[1]~0_combout ),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data[1]~1 .lut_mask = 16'h0201;
defparam \write_to_ram|mem_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N7
cycloneii_lcell_ff \write_to_ram|mem_data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux25~0_combout ),
	.sdata(\write_to_ram|mem_data_j [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|state [2]),
	.ena(\write_to_ram|mem_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data [2]));

// Location: LCFF_X15_Y19_N21
cycloneii_lcell_ff \write_to_ram|mem_data_i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_i [4]));

// Location: LCCOMB_X14_Y19_N0
cycloneii_lcell_comb \write_to_ram|Mux23~0 (
// Equation(s):
// \write_to_ram|Mux23~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|mem_data_i [4]))) # (!\write_to_ram|state [1] & (\write_to_ram|Add0~8_combout ))

	.dataa(\write_to_ram|Add0~8_combout ),
	.datab(\write_to_ram|mem_data_i [4]),
	.datac(vcc),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux23~0 .lut_mask = 16'hCCAA;
defparam \write_to_ram|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneii_lcell_comb \write_to_ram|mem_data_j[4]~feeder (
// Equation(s):
// \write_to_ram|mem_data_j[4]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_j[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_j[4]~feeder .lut_mask = 16'hF0F0;
defparam \write_to_ram|mem_data_j[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N17
cycloneii_lcell_ff \write_to_ram|mem_data_j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_j[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_j [4]));

// Location: LCFF_X14_Y19_N1
cycloneii_lcell_ff \write_to_ram|mem_data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux23~0_combout ),
	.sdata(\write_to_ram|mem_data_j [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|state [2]),
	.ena(\write_to_ram|mem_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data [4]));

// Location: M4K_X13_Y19
cycloneii_ram_block \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\write_to_ram|mem_data [7],\write_to_ram|mem_data [6],\write_to_ram|mem_data [5],\write_to_ram|mem_data [4],\write_to_ram|mem_data [3],\write_to_ram|mem_data [2],\write_to_ram|mem_data [1],\write_to_ram|mem_data [0]}),
	.portaaddr({\write_to_ram|mem_addr [7],\write_to_ram|mem_addr [6],\write_to_ram|mem_addr [5],\write_to_ram|mem_addr [4],\write_to_ram|mem_addr [3],\write_to_ram|mem_addr [2],\write_to_ram|mem_addr [1],\~GND~combout ,\write_to_ram|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\~GND~combout ,\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "write_mem:write_to_ram|s_memory:memory_inst|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 9;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 511;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 512;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 9;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 511;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 512;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE10;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 (
	.dataa(vcc),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .lut_mask = 16'hFFF3;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N3
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X12_Y19_N28
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE04;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N29
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X12_Y19_N6
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE04;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N7
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X12_Y19_N16
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF0E2;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N17
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X12_Y19_N18
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hCCCA;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N19
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X12_Y19_N12
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE04;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N13
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X15_Y19_N10
cycloneii_lcell_comb \write_to_ram|mem_data_i[7]~feeder (
// Equation(s):
// \write_to_ram|mem_data_i[7]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_i[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_i[7]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_i[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N11
cycloneii_lcell_ff \write_to_ram|mem_data_i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_i[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_i [7]));

// Location: LCCOMB_X14_Y19_N26
cycloneii_lcell_comb \write_to_ram|Mux20~0 (
// Equation(s):
// \write_to_ram|Mux20~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|mem_data_i [7]))) # (!\write_to_ram|state [1] & (\write_to_ram|Add0~14_combout ))

	.dataa(\write_to_ram|Add0~14_combout ),
	.datab(\write_to_ram|mem_data_i [7]),
	.datac(vcc),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux20~0 .lut_mask = 16'hCCAA;
defparam \write_to_ram|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneii_lcell_comb \write_to_ram|mem_data_j[7]~feeder (
// Equation(s):
// \write_to_ram|mem_data_j[7]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_j[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_j[7]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_j[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N31
cycloneii_lcell_ff \write_to_ram|mem_data_j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_j[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_j [7]));

// Location: LCFF_X14_Y19_N27
cycloneii_lcell_ff \write_to_ram|mem_data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux20~0_combout ),
	.sdata(\write_to_ram|mem_data_j [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|state [2]),
	.ena(\write_to_ram|mem_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data [7]));

// Location: LCCOMB_X15_Y19_N24
cycloneii_lcell_comb \write_to_ram|mem_data_i[6]~feeder (
// Equation(s):
// \write_to_ram|mem_data_i[6]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_i[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_i[6]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_i[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N25
cycloneii_lcell_ff \write_to_ram|mem_data_i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_i[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_i [6]));

// Location: LCCOMB_X14_Y19_N18
cycloneii_lcell_comb \write_to_ram|Mux21~0 (
// Equation(s):
// \write_to_ram|Mux21~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|mem_data_i [6]))) # (!\write_to_ram|state [1] & (\write_to_ram|Add0~12_combout ))

	.dataa(\write_to_ram|Add0~12_combout ),
	.datab(\write_to_ram|mem_data_i [6]),
	.datac(vcc),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux21~0 .lut_mask = 16'hCCAA;
defparam \write_to_ram|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneii_lcell_comb \write_to_ram|mem_data_j[6]~feeder (
// Equation(s):
// \write_to_ram|mem_data_j[6]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_j[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_j[6]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_j[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N15
cycloneii_lcell_ff \write_to_ram|mem_data_j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_j[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_j [6]));

// Location: LCFF_X14_Y19_N19
cycloneii_lcell_ff \write_to_ram|mem_data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux21~0_combout ),
	.sdata(\write_to_ram|mem_data_j [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|state [2]),
	.ena(\write_to_ram|mem_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data [6]));

// Location: LCCOMB_X15_Y19_N2
cycloneii_lcell_comb \write_to_ram|mem_data_i[5]~feeder (
// Equation(s):
// \write_to_ram|mem_data_i[5]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_i[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_i[5]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_i[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N3
cycloneii_lcell_ff \write_to_ram|mem_data_i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_i[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_i [5]));

// Location: LCCOMB_X14_Y19_N22
cycloneii_lcell_comb \write_to_ram|Mux22~0 (
// Equation(s):
// \write_to_ram|Mux22~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|mem_data_i [5]))) # (!\write_to_ram|state [1] & (\write_to_ram|Add0~10_combout ))

	.dataa(\write_to_ram|Add0~10_combout ),
	.datab(\write_to_ram|state [1]),
	.datac(vcc),
	.datad(\write_to_ram|mem_data_i [5]),
	.cin(gnd),
	.combout(\write_to_ram|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux22~0 .lut_mask = 16'hEE22;
defparam \write_to_ram|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneii_lcell_comb \write_to_ram|mem_data_j[5]~feeder (
// Equation(s):
// \write_to_ram|mem_data_j[5]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_j[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_j[5]~feeder .lut_mask = 16'hF0F0;
defparam \write_to_ram|mem_data_j[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N11
cycloneii_lcell_ff \write_to_ram|mem_data_j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_j[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_j [5]));

// Location: LCFF_X14_Y19_N23
cycloneii_lcell_ff \write_to_ram|mem_data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux22~0_combout ),
	.sdata(\write_to_ram|mem_data_j [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|state [2]),
	.ena(\write_to_ram|mem_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data [5]));

// Location: LCCOMB_X15_Y19_N26
cycloneii_lcell_comb \write_to_ram|mem_data_i[3]~feeder (
// Equation(s):
// \write_to_ram|mem_data_i[3]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_i[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_i[3]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_i[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N27
cycloneii_lcell_ff \write_to_ram|mem_data_i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_i[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_i [3]));

// Location: LCCOMB_X14_Y19_N2
cycloneii_lcell_comb \write_to_ram|Mux24~0 (
// Equation(s):
// \write_to_ram|Mux24~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|mem_data_i [3]))) # (!\write_to_ram|state [1] & (\write_to_ram|Add0~6_combout ))

	.dataa(\write_to_ram|Add0~6_combout ),
	.datab(\write_to_ram|mem_data_i [3]),
	.datac(vcc),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux24~0 .lut_mask = 16'hCCAA;
defparam \write_to_ram|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneii_lcell_comb \write_to_ram|mem_data_j[3]~feeder (
// Equation(s):
// \write_to_ram|mem_data_j[3]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_j[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_j[3]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_j[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N25
cycloneii_lcell_ff \write_to_ram|mem_data_j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_j[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_j [3]));

// Location: LCFF_X14_Y19_N3
cycloneii_lcell_ff \write_to_ram|mem_data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux24~0_combout ),
	.sdata(\write_to_ram|mem_data_j [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|state [2]),
	.ena(\write_to_ram|mem_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data [3]));

// Location: LCCOMB_X14_Y19_N4
cycloneii_lcell_comb \write_to_ram|mem_data_j[1]~feeder (
// Equation(s):
// \write_to_ram|mem_data_j[1]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_j[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_j[1]~feeder .lut_mask = 16'hF0F0;
defparam \write_to_ram|mem_data_j[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N5
cycloneii_lcell_ff \write_to_ram|mem_data_j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_j[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_j [1]));

// Location: LCFF_X14_Y19_N13
cycloneii_lcell_ff \write_to_ram|mem_data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux26~0_combout ),
	.sdata(\write_to_ram|mem_data_j [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|state [2]),
	.ena(\write_to_ram|mem_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data [1]));

// Location: LCFF_X16_Y19_N23
cycloneii_lcell_ff \write_to_ram|mem_addr_j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr_j[3]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_j [3]));

// Location: LCCOMB_X16_Y19_N4
cycloneii_lcell_comb \write_to_ram|Add1~4 (
// Equation(s):
// \write_to_ram|Add1~4_combout  = ((\write_to_ram|mem_addr_j [2] $ (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] $ (!\write_to_ram|Add1~3 )))) # (GND)
// \write_to_ram|Add1~5  = CARRY((\write_to_ram|mem_addr_j [2] & ((\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]) # (!\write_to_ram|Add1~3 ))) # (!\write_to_ram|mem_addr_j [2] & 
// (\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & !\write_to_ram|Add1~3 )))

	.dataa(\write_to_ram|mem_addr_j [2]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Add1~3 ),
	.combout(\write_to_ram|Add1~4_combout ),
	.cout(\write_to_ram|Add1~5 ));
// synopsys translate_off
defparam \write_to_ram|Add1~4 .lut_mask = 16'h698E;
defparam \write_to_ram|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y19_N25
cycloneii_lcell_ff \write_to_ram|mem_addr_j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr_j[4]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_j [4]));

// Location: LCFF_X17_Y19_N13
cycloneii_lcell_ff \write_to_ram|mem_addr_i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|mem_addr [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_i [4]));

// Location: LCCOMB_X17_Y19_N12
cycloneii_lcell_comb \write_to_ram|Mux15~0 (
// Equation(s):
// \write_to_ram|Mux15~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|state [0] & ((\write_to_ram|mem_addr_i [4]))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr_j [4]))))

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|mem_addr_j [4]),
	.datac(\write_to_ram|mem_addr_i [4]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux15~0 .lut_mask = 16'hA088;
defparam \write_to_ram|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \write_to_ram|mem_addr[4]~4 (
// Equation(s):
// \write_to_ram|mem_addr[4]~4_combout  = (\write_to_ram|mem_addr[5]~8_combout  & ((\write_to_ram|Add0~8_combout ))) # (!\write_to_ram|mem_addr[5]~8_combout  & (\write_to_ram|Mux15~0_combout ))

	.dataa(\write_to_ram|mem_addr[5]~8_combout ),
	.datab(\write_to_ram|Mux15~0_combout ),
	.datac(vcc),
	.datad(\write_to_ram|Add0~8_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[4]~4 .lut_mask = 16'hEE44;
defparam \write_to_ram|mem_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N13
cycloneii_lcell_ff \write_to_ram|mem_addr[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr[4]~4_combout ),
	.sdata(\write_to_ram|mem_addr [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|mem_addr[5]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr [4]));

// Location: LCFF_X16_Y19_N21
cycloneii_lcell_ff \write_to_ram|mem_addr_j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr_j[2]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_j [2]));

// Location: LCFF_X15_Y18_N3
cycloneii_lcell_ff \write_to_ram|mem_addr_i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|mem_addr [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_i [2]));

// Location: LCCOMB_X15_Y18_N2
cycloneii_lcell_comb \write_to_ram|Mux17~0 (
// Equation(s):
// \write_to_ram|Mux17~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|state [0] & ((\write_to_ram|mem_addr_i [2]))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr_j [2]))))

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|mem_addr_j [2]),
	.datac(\write_to_ram|mem_addr_i [2]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux17~0 .lut_mask = 16'hA088;
defparam \write_to_ram|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \write_to_ram|mem_addr[2]~2 (
// Equation(s):
// \write_to_ram|mem_addr[2]~2_combout  = (\write_to_ram|mem_addr[5]~8_combout  & (\write_to_ram|Add0~4_combout )) # (!\write_to_ram|mem_addr[5]~8_combout  & ((\write_to_ram|Mux17~0_combout )))

	.dataa(\write_to_ram|mem_addr[5]~8_combout ),
	.datab(\write_to_ram|Add0~4_combout ),
	.datac(vcc),
	.datad(\write_to_ram|Mux17~0_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[2]~2 .lut_mask = 16'hDD88;
defparam \write_to_ram|mem_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N5
cycloneii_lcell_ff \write_to_ram|mem_addr[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr[2]~2_combout ),
	.sdata(\write_to_ram|mem_addr [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|mem_addr[5]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr [2]));

// Location: LCFF_X15_Y18_N13
cycloneii_lcell_ff \write_to_ram|mem_addr_i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|mem_addr [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_i [3]));

// Location: LCCOMB_X15_Y18_N12
cycloneii_lcell_comb \write_to_ram|Mux16~0 (
// Equation(s):
// \write_to_ram|Mux16~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|state [0] & ((\write_to_ram|mem_addr_i [3]))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr_j [3]))))

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|mem_addr_j [3]),
	.datac(\write_to_ram|mem_addr_i [3]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux16~0 .lut_mask = 16'hA088;
defparam \write_to_ram|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \write_to_ram|mem_addr[3]~3 (
// Equation(s):
// \write_to_ram|mem_addr[3]~3_combout  = (\write_to_ram|mem_addr[5]~8_combout  & (\write_to_ram|Add0~6_combout )) # (!\write_to_ram|mem_addr[5]~8_combout  & ((\write_to_ram|Mux16~0_combout )))

	.dataa(\write_to_ram|mem_addr[5]~8_combout ),
	.datab(\write_to_ram|Add0~6_combout ),
	.datac(vcc),
	.datad(\write_to_ram|Mux16~0_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[3]~3 .lut_mask = 16'hDD88;
defparam \write_to_ram|mem_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N3
cycloneii_lcell_ff \write_to_ram|mem_addr[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr[3]~3_combout ),
	.sdata(\write_to_ram|mem_addr [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|mem_addr[5]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr [3]));

// Location: LCCOMB_X15_Y18_N30
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~54 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\write_to_ram|mem_addr [3]))) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout  & (\write_to_ram|Mod0|auto_generated|divider|divider|op_3~0_combout ))))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datab(\write_to_ram|mem_addr [3]),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~54 .lut_mask = 16'hCA00;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  = (\write_to_ram|mem_addr [2] & \write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(\write_to_ram|mem_addr [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45 .lut_mask = 16'hAA00;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_5~5_cout  = CARRY((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ) # ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// (!\write_to_ram|Mod0|auto_generated|divider|divider|op_5~3 )))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~3 ),
	.combout(),
	.cout(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~5_cout ));
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 16'h00EF;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout  = !\write_to_ram|Mod0|auto_generated|divider|divider|op_5~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~5_cout ),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h0F0F;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  = (\write_to_ram|mem_addr [1] & \write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout )

	.dataa(vcc),
	.datab(\write_to_ram|mem_addr [1]),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48 .lut_mask = 16'hC0C0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneii_lcell_comb \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51 (
// Equation(s):
// \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  = (\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout  & ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ) # 
// ((\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout )))) # (!\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout  & (((\write_to_ram|Mod0|auto_generated|divider|divider|op_6~2_combout ))))

	.dataa(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datab(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datac(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51 .lut_mask = 16'hEEF0;
defparam \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneii_lcell_comb \write_to_ram|Mux1~0 (
// Equation(s):
// \write_to_ram|Mux1~0_combout  = (\SW~combout [6] & \write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [6]),
	.datad(\write_to_ram|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux1~0 .lut_mask = 16'hF000;
defparam \write_to_ram|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N23
cycloneii_lcell_ff \write_to_ram|secret_key_data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|secret_key_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|secret_key_data [6]));

// Location: LCFF_X16_Y19_N29
cycloneii_lcell_ff \write_to_ram|mem_addr_j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr_j[6]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_j [6]));

// Location: LCFF_X17_Y19_N17
cycloneii_lcell_ff \write_to_ram|mem_addr_i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|mem_addr [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_i [6]));

// Location: LCCOMB_X17_Y19_N16
cycloneii_lcell_comb \write_to_ram|Mux13~0 (
// Equation(s):
// \write_to_ram|Mux13~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|state [0] & ((\write_to_ram|mem_addr_i [6]))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr_j [6]))))

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|mem_addr_j [6]),
	.datac(\write_to_ram|mem_addr_i [6]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux13~0 .lut_mask = 16'hA088;
defparam \write_to_ram|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneii_lcell_comb \write_to_ram|mem_addr[6]~6 (
// Equation(s):
// \write_to_ram|mem_addr[6]~6_combout  = (\write_to_ram|mem_addr[5]~8_combout  & (\write_to_ram|Add0~12_combout )) # (!\write_to_ram|mem_addr[5]~8_combout  & ((\write_to_ram|Mux13~0_combout )))

	.dataa(\write_to_ram|Add0~12_combout ),
	.datab(\write_to_ram|Mux13~0_combout ),
	.datac(vcc),
	.datad(\write_to_ram|mem_addr[5]~8_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[6]~6 .lut_mask = 16'hAACC;
defparam \write_to_ram|mem_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N31
cycloneii_lcell_ff \write_to_ram|mem_addr[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr[6]~6_combout ),
	.sdata(\write_to_ram|mem_addr [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|mem_addr[5]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr [6]));

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \write_to_ram|LessThan0~0 (
// Equation(s):
// \write_to_ram|LessThan0~0_combout  = (\write_to_ram|mem_addr [1] & (\write_to_ram|mem_addr [6] & (\write_to_ram|mem_addr [2] & \write_to_ram|mem_addr [7])))

	.dataa(\write_to_ram|mem_addr [1]),
	.datab(\write_to_ram|mem_addr [6]),
	.datac(\write_to_ram|mem_addr [2]),
	.datad(\write_to_ram|mem_addr [7]),
	.cin(gnd),
	.combout(\write_to_ram|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|LessThan0~0 .lut_mask = 16'h8000;
defparam \write_to_ram|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \write_to_ram|LessThan0~1 (
// Equation(s):
// \write_to_ram|LessThan0~1_combout  = (\write_to_ram|mem_addr [4] & (\write_to_ram|LessThan0~0_combout  & (\write_to_ram|mem_addr [5] & \write_to_ram|mem_addr [3])))

	.dataa(\write_to_ram|mem_addr [4]),
	.datab(\write_to_ram|LessThan0~0_combout ),
	.datac(\write_to_ram|mem_addr [5]),
	.datad(\write_to_ram|mem_addr [3]),
	.cin(gnd),
	.combout(\write_to_ram|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|LessThan0~1 .lut_mask = 16'h8000;
defparam \write_to_ram|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneii_lcell_comb \write_to_ram|Mux8~0 (
// Equation(s):
// \write_to_ram|Mux8~0_combout  = (\write_to_ram|Decoder0~2_combout  & (\write_to_ram|state [0] & (!\write_to_ram|state [1] & !\write_to_ram|LessThan0~1_combout )))

	.dataa(\write_to_ram|Decoder0~2_combout ),
	.datab(\write_to_ram|state [0]),
	.datac(\write_to_ram|state [1]),
	.datad(\write_to_ram|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux8~0 .lut_mask = 16'h0008;
defparam \write_to_ram|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N5
cycloneii_lcell_ff \write_to_ram|state[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|state [3]));

// Location: LCCOMB_X17_Y19_N2
cycloneii_lcell_comb \write_to_ram|Decoder0~3 (
// Equation(s):
// \write_to_ram|Decoder0~3_combout  = (!\write_to_ram|state [1] & (!\write_to_ram|state [2] & (!\write_to_ram|state [3] & \write_to_ram|state [0])))

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|state [2]),
	.datac(\write_to_ram|state [3]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Decoder0~3 .lut_mask = 16'h0100;
defparam \write_to_ram|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N21
cycloneii_lcell_ff \write_to_ram|mem_addr_i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|mem_addr [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_i [1]));

// Location: LCCOMB_X15_Y18_N20
cycloneii_lcell_comb \write_to_ram|Mux18~0 (
// Equation(s):
// \write_to_ram|Mux18~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|state [0] & ((\write_to_ram|mem_addr_i [1]))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr_j [1]))))

	.dataa(\write_to_ram|mem_addr_j [1]),
	.datab(\write_to_ram|state [0]),
	.datac(\write_to_ram|mem_addr_i [1]),
	.datad(\write_to_ram|state [1]),
	.cin(gnd),
	.combout(\write_to_ram|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux18~0 .lut_mask = 16'hE200;
defparam \write_to_ram|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \write_to_ram|mem_addr[1]~1 (
// Equation(s):
// \write_to_ram|mem_addr[1]~1_combout  = (\write_to_ram|mem_addr[5]~8_combout  & (\write_to_ram|Add0~2_combout )) # (!\write_to_ram|mem_addr[5]~8_combout  & ((\write_to_ram|Mux18~0_combout )))

	.dataa(\write_to_ram|mem_addr[5]~8_combout ),
	.datab(\write_to_ram|Add0~2_combout ),
	.datac(vcc),
	.datad(\write_to_ram|Mux18~0_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[1]~1 .lut_mask = 16'hDD88;
defparam \write_to_ram|mem_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N11
cycloneii_lcell_ff \write_to_ram|mem_addr[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr[1]~1_combout ),
	.sdata(\write_to_ram|mem_addr [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|mem_addr[5]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr [1]));

// Location: LCFF_X16_Y19_N17
cycloneii_lcell_ff \write_to_ram|mem_addr_j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr_j[0]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_j [0]));

// Location: LCFF_X17_Y19_N29
cycloneii_lcell_ff \write_to_ram|mem_addr_i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\write_to_ram|mem_addr [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\write_to_ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr_i [0]));

// Location: LCCOMB_X17_Y19_N28
cycloneii_lcell_comb \write_to_ram|Mux19~0 (
// Equation(s):
// \write_to_ram|Mux19~0_combout  = ((\write_to_ram|state [0] & ((\write_to_ram|mem_addr_i [0]))) # (!\write_to_ram|state [0] & (\write_to_ram|mem_addr_j [0]))) # (!\write_to_ram|state [1])

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|mem_addr_j [0]),
	.datac(\write_to_ram|mem_addr_i [0]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux19~0 .lut_mask = 16'hF5DD;
defparam \write_to_ram|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \write_to_ram|mem_addr[0]~0 (
// Equation(s):
// \write_to_ram|mem_addr[0]~0_combout  = (\write_to_ram|mem_addr[5]~8_combout  & (\write_to_ram|Add0~0_combout )) # (!\write_to_ram|mem_addr[5]~8_combout  & ((\write_to_ram|Mux19~0_combout )))

	.dataa(\write_to_ram|mem_addr[5]~8_combout ),
	.datab(\write_to_ram|Add0~0_combout ),
	.datac(vcc),
	.datad(\write_to_ram|Mux19~0_combout ),
	.cin(gnd),
	.combout(\write_to_ram|mem_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_addr[0]~0 .lut_mask = 16'hDD88;
defparam \write_to_ram|mem_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N9
cycloneii_lcell_ff \write_to_ram|mem_addr[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_addr[0]~0_combout ),
	.sdata(\write_to_ram|mem_addr [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|mem_addr[5]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_addr [0]));

// Location: LCCOMB_X17_Y19_N26
cycloneii_lcell_comb \write_to_ram|Mux9~4 (
// Equation(s):
// \write_to_ram|Mux9~4_combout  = (\write_to_ram|state [3] & (!\write_to_ram|state [2])) # (!\write_to_ram|state [3] & ((\write_to_ram|state [2]) # ((\write_to_ram|mem_addr [0] & \write_to_ram|LessThan0~1_combout ))))

	.dataa(\write_to_ram|state [3]),
	.datab(\write_to_ram|state [2]),
	.datac(\write_to_ram|mem_addr [0]),
	.datad(\write_to_ram|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux9~4 .lut_mask = 16'h7666;
defparam \write_to_ram|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneii_lcell_comb \write_to_ram|Mux9~3 (
// Equation(s):
// \write_to_ram|Mux9~3_combout  = (\write_to_ram|state [3]) # (\write_to_ram|state [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_to_ram|state [3]),
	.datad(\write_to_ram|state [2]),
	.cin(gnd),
	.combout(\write_to_ram|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux9~3 .lut_mask = 16'hFFF0;
defparam \write_to_ram|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneii_lcell_comb \write_to_ram|Mux11~0 (
// Equation(s):
// \write_to_ram|Mux11~0_combout  = (\write_to_ram|state [1] & (((\write_to_ram|state [0]) # (!\write_to_ram|Mux9~3_combout )))) # (!\write_to_ram|state [1] & (\write_to_ram|Mux9~4_combout  & ((!\write_to_ram|state [0]))))

	.dataa(\write_to_ram|state [1]),
	.datab(\write_to_ram|Mux9~4_combout ),
	.datac(\write_to_ram|Mux9~3_combout ),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux11~0 .lut_mask = 16'hAA4E;
defparam \write_to_ram|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneii_lcell_comb \write_to_ram|Mux11~1 (
// Equation(s):
// \write_to_ram|Mux11~1_combout  = (\write_to_ram|state [0] & (\write_to_ram|Decoder0~2_combout  & ((\write_to_ram|Mux11~0_combout ) # (\write_to_ram|LessThan0~1_combout )))) # (!\write_to_ram|state [0] & (((\write_to_ram|Mux11~0_combout ))))

	.dataa(\write_to_ram|Decoder0~2_combout ),
	.datab(\write_to_ram|Mux11~0_combout ),
	.datac(\write_to_ram|state [0]),
	.datad(\write_to_ram|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux11~1 .lut_mask = 16'hAC8C;
defparam \write_to_ram|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N23
cycloneii_lcell_ff \write_to_ram|state[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|state [0]));

// Location: LCCOMB_X17_Y19_N0
cycloneii_lcell_comb \write_to_ram|Mux9~1 (
// Equation(s):
// \write_to_ram|Mux9~1_combout  = (!\write_to_ram|state [2] & (!\write_to_ram|state [1] & !\write_to_ram|state [0]))

	.dataa(vcc),
	.datab(\write_to_ram|state [2]),
	.datac(\write_to_ram|state [1]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux9~1 .lut_mask = 16'h0003;
defparam \write_to_ram|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \write_to_ram|Mux9~0 (
// Equation(s):
// \write_to_ram|Mux9~0_combout  = (\write_to_ram|state [2] & ((\write_to_ram|state [1]) # ((\write_to_ram|state [0] & !\write_to_ram|LessThan0~1_combout ))))

	.dataa(\write_to_ram|state [2]),
	.datab(\write_to_ram|state [0]),
	.datac(\write_to_ram|state [1]),
	.datad(\write_to_ram|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux9~0 .lut_mask = 16'hA0A8;
defparam \write_to_ram|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneii_lcell_comb \write_to_ram|Mux9~2 (
// Equation(s):
// \write_to_ram|Mux9~2_combout  = (!\write_to_ram|Mux9~1_combout  & (!\write_to_ram|state [3] & !\write_to_ram|Mux9~0_combout ))

	.dataa(vcc),
	.datab(\write_to_ram|Mux9~1_combout ),
	.datac(\write_to_ram|state [3]),
	.datad(\write_to_ram|Mux9~0_combout ),
	.cin(gnd),
	.combout(\write_to_ram|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux9~2 .lut_mask = 16'h0003;
defparam \write_to_ram|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N19
cycloneii_lcell_ff \write_to_ram|state[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux9~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|state [2]));

// Location: LCCOMB_X17_Y19_N20
cycloneii_lcell_comb \write_to_ram|Mux10~0 (
// Equation(s):
// \write_to_ram|Mux10~0_combout  = (!\write_to_ram|state [3] & (\write_to_ram|state [1] $ (((!\write_to_ram|state [2] & \write_to_ram|state [0])))))

	.dataa(\write_to_ram|state [3]),
	.datab(\write_to_ram|state [2]),
	.datac(\write_to_ram|state [1]),
	.datad(\write_to_ram|state [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux10~0 .lut_mask = 16'h4150;
defparam \write_to_ram|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N21
cycloneii_lcell_ff \write_to_ram|state[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|state [1]));

// Location: LCCOMB_X15_Y19_N4
cycloneii_lcell_comb \write_to_ram|mem_data_i[0]~feeder (
// Equation(s):
// \write_to_ram|mem_data_i[0]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_i[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_i[0]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_i[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N5
cycloneii_lcell_ff \write_to_ram|mem_data_i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_i[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_i [0]));

// Location: LCCOMB_X14_Y19_N28
cycloneii_lcell_comb \write_to_ram|Mux27~0 (
// Equation(s):
// \write_to_ram|Mux27~0_combout  = (\write_to_ram|state [1] & ((\write_to_ram|mem_data_i [0]))) # (!\write_to_ram|state [1] & (\write_to_ram|Add0~0_combout ))

	.dataa(\write_to_ram|Add0~0_combout ),
	.datab(\write_to_ram|state [1]),
	.datac(vcc),
	.datad(\write_to_ram|mem_data_i [0]),
	.cin(gnd),
	.combout(\write_to_ram|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|Mux27~0 .lut_mask = 16'hEE22;
defparam \write_to_ram|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneii_lcell_comb \write_to_ram|mem_data_j[0]~feeder (
// Equation(s):
// \write_to_ram|mem_data_j[0]~feeder_combout  = \write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.cin(gnd),
	.combout(\write_to_ram|mem_data_j[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|mem_data_j[0]~feeder .lut_mask = 16'hFF00;
defparam \write_to_ram|mem_data_j[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N9
cycloneii_lcell_ff \write_to_ram|mem_data_j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|mem_data_j[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data_j [0]));

// Location: LCFF_X14_Y19_N29
cycloneii_lcell_ff \write_to_ram|mem_data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\write_to_ram|Mux27~0_combout ),
	.sdata(\write_to_ram|mem_data_j [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\write_to_ram|state [2]),
	.ena(\write_to_ram|mem_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|mem_data [0]));

// Location: LCCOMB_X12_Y19_N0
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF0E2;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N1
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X12_Y19_N4
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\write_to_ram|memory_inst|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE04;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N5
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X12_Y20_N16
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N17
cycloneii_lcell_ff \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X12_Y19_N14
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hCCD8;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N2
cycloneii_lcell_comb \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(vcc),
	.datac(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hAAF0;
defparam \write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\write_to_ram|memory_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X11_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X11_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X11_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X7_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hCECC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X7_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X7_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X8_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hD5C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X7_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X7_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hEEEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X11_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hAAD8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X11_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hCD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y20_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X8_Y20_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y20_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCFF_X7_Y20_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X8_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 .lut_mask = 16'hF444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y20_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X7_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X7_Y20_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X8_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'h008A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'h1055;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 16'hFDFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h5000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X9_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X9_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X9_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X8_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X8_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X8_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h55FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X8_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X8_Y21_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X8_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X8_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h1D3D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X7_Y22_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
