# Reading E:/modeltech64_10.5/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {run_behav_compile.tcl}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:50:50 on May 13,2025
# vlog -reportprogress 300 -work work E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/sim/hdmi_top_tb.v 
# -- Compiling module iic_dri
# -- Compiling module ms7210_ctl
# -- Compiling module ms7210_ctrl_iic_top
# -- Compiling module vga_ctrl
# -- Compiling module vga_pic
# -- Compiling module hdmi_top
# -- Compiling module PLL
# -- Compiling module hdmi_top_tb
# 
# Top level modules:
# 	hdmi_top_tb
# End time: 20:50:50 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# do {run_behav_simulate.tcl}
# vsim -novopt -L work hdmi_top_tb 
# Start time: 20:50:50 on May 13,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work.hdmi_top_tb
# Loading work.hdmi_top_tb
# Refreshing E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work.hdmi_top
# Loading work.hdmi_top
# Refreshing E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work.PLL
# Loading work.PLL
# ** Error: (vsim-3033) E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(300): Instantiation of 'GTP_GPLL' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /hdmi_top_tb/hdmi_top_inst/u_pll File: E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v
#         Searched libraries:
#             E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work
# Refreshing E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work.ms7210_ctrl_iic_top
# Loading work.ms7210_ctrl_iic_top
# Refreshing E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work.ms7210_ctl
# Loading work.ms7210_ctl
# Refreshing E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work.iic_dri
# Loading work.iic_dri
# Refreshing E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work.vga_ctrl
# Loading work.vga_ctrl
# Refreshing E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/sim/behav/work.vga_pic
# Loading work.vga_pic
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_behav_simulate.tcl PAUSED at line 6
# End time: 20:50:59 on May 13,2025, Elapsed time: 0:00:09
# Errors: 1, Warnings: 1
