Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon Nov 30 13:27:52 2015
| Host              : ECJ1-222-24 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Complete_MIPS_timing_summary_routed.rpt -rpx Complete_MIPS_timing_summary_routed.rpx
| Design            : Complete_MIPS
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 1174 register/latch pins with no clock driven by root clock pin: slowclk/slowClk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2336 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.678        0.000                      0                   57        0.103        0.000                      0                   57        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.678        0.000                      0                   57        0.103        0.000                      0                   57        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.117ns (31.545%)  route 2.424ns (68.455%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.553     5.074    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           1.120     6.650    slowclk/counter_reg[20]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.774 r  slowclk/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     6.774    slowclk/n_0_counter[0]_i_12
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.154 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.154    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.311 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.304     8.615    slowclk/clear
    SLICE_X35Y46         FDSE                                         r  slowclk/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.444    14.785    slowclk/clk
    SLICE_X35Y46                                                      r  slowclk/counter_reg[0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y46         FDSE (Setup_fdse_C_S)       -0.637    14.293    slowclk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.117ns (31.545%)  route 2.424ns (68.455%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.553     5.074    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           1.120     6.650    slowclk/counter_reg[20]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.774 r  slowclk/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     6.774    slowclk/n_0_counter[0]_i_12
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.154 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.154    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.311 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.304     8.615    slowclk/clear
    SLICE_X35Y46         FDRE                                         r  slowclk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.444    14.785    slowclk/clk
    SLICE_X35Y46                                                      r  slowclk/counter_reg[1]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.637    14.293    slowclk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.117ns (31.545%)  route 2.424ns (68.455%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.553     5.074    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           1.120     6.650    slowclk/counter_reg[20]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.774 r  slowclk/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     6.774    slowclk/n_0_counter[0]_i_12
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.154 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.154    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.311 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.304     8.615    slowclk/clear
    SLICE_X35Y46         FDRE                                         r  slowclk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.444    14.785    slowclk/clk
    SLICE_X35Y46                                                      r  slowclk/counter_reg[2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.637    14.293    slowclk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.117ns (31.545%)  route 2.424ns (68.455%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.553     5.074    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           1.120     6.650    slowclk/counter_reg[20]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.774 r  slowclk/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     6.774    slowclk/n_0_counter[0]_i_12
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.154 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.154    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.311 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.304     8.615    slowclk/clear
    SLICE_X35Y46         FDRE                                         r  slowclk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.444    14.785    slowclk/clk
    SLICE_X35Y46                                                      r  slowclk/counter_reg[3]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.637    14.293    slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.117ns (34.274%)  route 2.142ns (65.726%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.553     5.074    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           1.120     6.650    slowclk/counter_reg[20]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.774 r  slowclk/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     6.774    slowclk/n_0_counter[0]_i_12
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.154 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.154    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.311 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.022     8.333    slowclk/clear
    SLICE_X35Y47         FDRE                                         r  slowclk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    slowclk/clk
    SLICE_X35Y47                                                      r  slowclk/counter_reg[4]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.637    14.294    slowclk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.117ns (34.274%)  route 2.142ns (65.726%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.553     5.074    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           1.120     6.650    slowclk/counter_reg[20]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.774 r  slowclk/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     6.774    slowclk/n_0_counter[0]_i_12
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.154 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.154    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.311 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.022     8.333    slowclk/clear
    SLICE_X35Y47         FDRE                                         r  slowclk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    slowclk/clk
    SLICE_X35Y47                                                      r  slowclk/counter_reg[5]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.637    14.294    slowclk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.117ns (34.274%)  route 2.142ns (65.726%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.553     5.074    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           1.120     6.650    slowclk/counter_reg[20]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.774 r  slowclk/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     6.774    slowclk/n_0_counter[0]_i_12
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.154 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.154    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.311 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.022     8.333    slowclk/clear
    SLICE_X35Y47         FDRE                                         r  slowclk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    slowclk/clk
    SLICE_X35Y47                                                      r  slowclk/counter_reg[6]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.637    14.294    slowclk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.117ns (34.274%)  route 2.142ns (65.726%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.553     5.074    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           1.120     6.650    slowclk/counter_reg[20]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.774 r  slowclk/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     6.774    slowclk/n_0_counter[0]_i_12
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.154 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.154    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.311 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.022     8.333    slowclk/clear
    SLICE_X35Y47         FDRE                                         r  slowclk/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    slowclk/clk
    SLICE_X35Y47                                                      r  slowclk/counter_reg[7]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.637    14.294    slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.367ns (44.871%)  route 1.679ns (55.129%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564     5.085    slowclk/clk
    SLICE_X35Y46                                                      r  slowclk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  slowclk/counter_reg[2]/Q
                         net (fo=2, routed)           0.812     6.353    slowclk/counter_reg[2]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.477 r  slowclk/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.477    slowclk/n_0_counter[0]_i_18
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.990 r  slowclk/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.990    slowclk/n_0_counter_reg[0]_i_10
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.264 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          0.867     8.132    slowclk/clear
    SLICE_X35Y50         FDRE                                         r  slowclk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.435    14.776    slowclk/clk
    SLICE_X35Y50                                                      r  slowclk/counter_reg[16]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.637    14.283    slowclk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.367ns (44.871%)  route 1.679ns (55.129%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564     5.085    slowclk/clk
    SLICE_X35Y46                                                      r  slowclk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  slowclk/counter_reg[2]/Q
                         net (fo=2, routed)           0.812     6.353    slowclk/counter_reg[2]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.477 r  slowclk/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.477    slowclk/n_0_counter[0]_i_18
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.990 r  slowclk/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.990    slowclk/n_0_counter_reg[0]_i_10
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowclk/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowclk/n_0_counter_reg[0]_i_3
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.264 r  slowclk/counter_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          0.867     8.132    slowclk/clear
    SLICE_X35Y50         FDRE                                         r  slowclk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.435    14.776    slowclk/clk
    SLICE_X35Y50                                                      r  slowclk/counter_reg[17]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.637    14.283    slowclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  6.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.356ns (74.988%)  route 0.119ns (25.012%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.921 r  slowclk/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    slowclk/n_7_counter_reg[16]_i_1
    SLICE_X35Y50         FDRE                                         r  slowclk/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y50                                                      r  slowclk/counter_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  slowclk/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    slowclk/n_5_counter_reg[16]_i_1
    SLICE_X35Y50         FDRE                                         r  slowclk/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y50                                                      r  slowclk/counter_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  slowclk/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    slowclk/n_6_counter_reg[16]_i_1
    SLICE_X35Y50         FDRE                                         r  slowclk/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y50                                                      r  slowclk/counter_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  slowclk/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    slowclk/n_4_counter_reg[16]_i_1
    SLICE_X35Y50         FDRE                                         r  slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y50                                                      r  slowclk/counter_reg[19]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.395ns (76.887%)  route 0.119ns (23.113%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  slowclk/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    slowclk/n_0_counter_reg[16]_i_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.960 r  slowclk/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    slowclk/n_7_counter_reg[20]_i_1
    SLICE_X35Y51         FDRE                                         r  slowclk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.328%)  route 0.119ns (22.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  slowclk/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    slowclk/n_0_counter_reg[16]_i_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  slowclk/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.970    slowclk/n_5_counter_reg[20]_i_1
    SLICE_X35Y51         FDRE                                         r  slowclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  slowclk/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    slowclk/n_0_counter_reg[16]_i_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  slowclk/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.995    slowclk/n_6_counter_reg[20]_i_1
    SLICE_X35Y51         FDRE                                         r  slowclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  slowclk/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    slowclk/n_0_counter_reg[16]_i_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.995 r  slowclk/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.995    slowclk/n_4_counter_reg[20]_i_1
    SLICE_X35Y51         FDRE                                         r  slowclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y51                                                      r  slowclk/counter_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.434ns (78.518%)  route 0.119ns (21.482%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  slowclk/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    slowclk/n_0_counter_reg[16]_i_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  slowclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.944    slowclk/n_0_counter_reg[20]_i_1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.999 r  slowclk/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    slowclk/n_7_counter_reg[24]_i_1
    SLICE_X35Y52         FDRE                                         r  slowclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y52                                                      r  slowclk/counter_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.444ns (78.899%)  route 0.119ns (21.101%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    slowclk/clk
    SLICE_X35Y49                                                      r  slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.705    slowclk/counter_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  slowclk/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    slowclk/n_0_counter_reg[12]_i_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  slowclk/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    slowclk/n_0_counter_reg[16]_i_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  slowclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.944    slowclk/n_0_counter_reg[20]_i_1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  slowclk/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    slowclk/n_5_counter_reg[24]_i_1
    SLICE_X35Y52         FDRE                                         r  slowclk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    slowclk/clk
    SLICE_X35Y52                                                      r  slowclk/counter_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.105     1.818    slowclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                        
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I       
Min Period        n/a     FDSE/C   n/a            1.000     10.000  9.000  SLICE_X35Y46   slowclk/counter_reg[0]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y48   slowclk/counter_reg[10]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y48   slowclk/counter_reg[11]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y49   slowclk/counter_reg[12]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y49   slowclk/counter_reg[13]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y49   slowclk/counter_reg[14]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y49   slowclk/counter_reg[15]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y50   slowclk/counter_reg[16]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y50   slowclk/counter_reg[17]/C  
Low Pulse Width   Slow    FDSE/C   n/a            0.500     5.000   4.500  SLICE_X35Y46   slowclk/counter_reg[0]/C   
Low Pulse Width   Fast    FDSE/C   n/a            0.500     5.000   4.500  SLICE_X35Y46   slowclk/counter_reg[0]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y48   slowclk/counter_reg[10]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y48   slowclk/counter_reg[10]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y48   slowclk/counter_reg[11]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y48   slowclk/counter_reg[11]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y49   slowclk/counter_reg[12]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y49   slowclk/counter_reg[12]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y49   slowclk/counter_reg[13]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y49   slowclk/counter_reg[13]/C  
High Pulse Width  Slow    FDSE/C   n/a            0.500     5.000   4.500  SLICE_X35Y46   slowclk/counter_reg[0]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y48   slowclk/counter_reg[10]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y48   slowclk/counter_reg[11]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y49   slowclk/counter_reg[12]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y49   slowclk/counter_reg[13]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y49   slowclk/counter_reg[14]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y49   slowclk/counter_reg[15]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y50   slowclk/counter_reg[16]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y50   slowclk/counter_reg[17]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X35Y50   slowclk/counter_reg[18]/C  



