Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 31 11:50:03 2024
| Host         : wuxuan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.743        0.000                      0                  445        0.099        0.000                      0                  445        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.743        0.000                      0                  445        0.099        0.000                      0                  445        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 2.302ns (32.090%)  route 4.872ns (67.910%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.300     4.231    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  u_diaplay/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  u_diaplay/i_reg[0]/Q
                         net (fo=16, routed)          0.493     5.065    u_diaplay/i_reg_n_0_[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.097     5.162 r  u_diaplay/i1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.162    u_diaplay/i1_carry_i_8_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.557 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.557    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.646 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.646    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.735 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.735    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.824 f  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.284     7.108    u_diaplay/i1
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.097     7.205 r  u_diaplay/display_control_reg[2]_i_42/O
                         net (fo=1, routed)           0.000     7.205    u_diaplay/display_control_reg[2]_i_42_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.504 r  u_diaplay/display_control_reg_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.504    u_diaplay/display_control_reg_reg[2]_i_25_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.593 r  u_diaplay/display_control_reg_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.593    u_diaplay/display_control_reg_reg[2]_i_13_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.713 r  u_diaplay/display_control_reg_reg[2]_i_3/CO[1]
                         net (fo=6, routed)           0.819     8.532    u_diaplay/display_index210_in
    SLICE_X1Y107         LUT4 (Prop_lut4_I0_O)        0.253     8.785 r  u_diaplay/display_data_reg[7]_i_7/O
                         net (fo=28, routed)          1.559    10.344    u_diaplay/display_data_reg[7]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.247    10.591 r  u_diaplay/display_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.717    11.308    u_diaplay/display_data_reg[4]_i_2_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.097    11.405 r  u_diaplay/display_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.405    u_diaplay/display_data_reg[4]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.220    13.998    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[4]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.032    14.148    u_diaplay/display_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.167ns (30.347%)  route 4.974ns (69.653%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.300     4.231    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  u_diaplay/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  u_diaplay/i_reg[0]/Q
                         net (fo=16, routed)          0.493     5.065    u_diaplay/i_reg_n_0_[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.097     5.162 r  u_diaplay/i1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.162    u_diaplay/i1_carry_i_8_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.557 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.557    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.646 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.646    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.735 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.735    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.824 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.990    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.087 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.087    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.499 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.499    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.588 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.588    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.677 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.677    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.766 r  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.406     9.173    u_diaplay/display_index28_in
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.097     9.270 r  u_diaplay/display_data_reg[7]_i_8/O
                         net (fo=28, routed)          1.201    10.471    u_diaplay/display_data_reg[7]_i_8_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I4_O)        0.097    10.568 r  u_diaplay/display_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.707    11.275    u_diaplay/display_data_reg[1]_i_2_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097    11.372 r  u_diaplay/display_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_diaplay/display_data_reg[1]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.220    13.998    u_diaplay/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[1]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.072    14.188    u_diaplay/display_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_control_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 2.231ns (34.770%)  route 4.185ns (65.230%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.322     4.254    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_diaplay/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 f  u_diaplay/i_reg[7]/Q
                         net (fo=3, routed)           0.570     5.164    u_diaplay/i_reg_n_0_[7]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.097     5.261 r  u_diaplay/i1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.261    u_diaplay/i1_carry_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.560 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.560    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.649 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.738    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.827 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.993    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.090 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.090    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.502 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.591 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.592    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.681 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.681    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.770 r  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.406     9.176    u_diaplay/display_index28_in
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.114     9.290 r  u_diaplay/display_control_reg[7]_i_5/O
                         net (fo=1, routed)           0.273     9.564    u_diaplay/display_control_reg[7]_i_5_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.240     9.804 f  u_diaplay/display_control_reg[7]_i_1/O
                         net (fo=6, routed)           0.324    10.127    u_diaplay/display_control_reg[7]_i_1_n_0
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.097    10.224 r  u_diaplay/display_control_reg[6]_i_1/O
                         net (fo=1, routed)           0.446    10.670    u_diaplay/display_control_reg[6]_i_1_n_0
    SLICE_X2Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.198    13.976    u_diaplay/clk_IBUF_BUFG
    SLICE_X2Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[6]/C
                         clock pessimism              0.153    14.129    
                         clock uncertainty           -0.035    14.094    
    SLICE_X2Y108         FDSE (Setup_fdse_C_S)       -0.373    13.721    u_diaplay/display_control_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 2.167ns (31.604%)  route 4.690ns (68.396%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.300     4.231    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  u_diaplay/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  u_diaplay/i_reg[0]/Q
                         net (fo=16, routed)          0.493     5.065    u_diaplay/i_reg_n_0_[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.097     5.162 r  u_diaplay/i1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.162    u_diaplay/i1_carry_i_8_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.557 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.557    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.646 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.646    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.735 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.735    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.824 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.990    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.087 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.087    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.499 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.499    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.588 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.588    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.677 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.677    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.766 r  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.406     9.173    u_diaplay/display_index28_in
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.097     9.270 r  u_diaplay/display_data_reg[7]_i_8/O
                         net (fo=28, routed)          1.068    10.337    u_diaplay/display_data_reg[7]_i_8_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.097    10.434 r  u_diaplay/display_data_reg[2]_i_4/O
                         net (fo=1, routed)           0.556    10.991    u_diaplay/display_data_reg[2]_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.097    11.088 r  u_diaplay/display_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.088    u_diaplay/display_data_reg[2]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.220    13.998    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[2]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.030    14.146    u_diaplay/display_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.167ns (31.933%)  route 4.619ns (68.067%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.300     4.231    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  u_diaplay/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  u_diaplay/i_reg[0]/Q
                         net (fo=16, routed)          0.493     5.065    u_diaplay/i_reg_n_0_[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.097     5.162 r  u_diaplay/i1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.162    u_diaplay/i1_carry_i_8_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.557 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.557    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.646 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.646    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.735 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.735    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.824 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.990    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.087 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.087    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.499 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.499    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.588 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.588    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.677 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.677    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.766 r  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.406     9.173    u_diaplay/display_index28_in
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.097     9.270 r  u_diaplay/display_data_reg[7]_i_8/O
                         net (fo=28, routed)          1.066    10.336    u_diaplay/display_data_reg[7]_i_8_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.097    10.433 r  u_diaplay/display_data_reg[6]_i_4/O
                         net (fo=1, routed)           0.487    10.920    u_diaplay/display_data_reg[6]_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I3_O)        0.097    11.017 r  u_diaplay/display_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.017    u_diaplay/display_data_reg[6]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.217    13.995    u_diaplay/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[6]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.032    14.145    u_diaplay/display_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.167ns (32.091%)  route 4.586ns (67.909%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.300     4.231    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  u_diaplay/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  u_diaplay/i_reg[0]/Q
                         net (fo=16, routed)          0.493     5.065    u_diaplay/i_reg_n_0_[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.097     5.162 r  u_diaplay/i1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.162    u_diaplay/i1_carry_i_8_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.557 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.557    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.646 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.646    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.735 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.735    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.824 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.990    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.087 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.087    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.499 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.499    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.588 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.588    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.677 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.677    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.766 r  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.406     9.173    u_diaplay/display_index28_in
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.097     9.270 r  u_diaplay/display_data_reg[7]_i_8/O
                         net (fo=28, routed)          1.227    10.497    u_diaplay/display_data_reg[7]_i_8_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.097    10.594 r  u_diaplay/display_data_reg[7]_i_5/O
                         net (fo=1, routed)           0.292    10.887    u_diaplay/display_data_reg[7]_i_5_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.097    10.984 r  u_diaplay/display_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.984    u_diaplay/display_data_reg[7]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  u_diaplay/display_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.220    13.998    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  u_diaplay/display_data_reg_reg[7]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.030    14.146    u_diaplay/display_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.167ns (32.264%)  route 4.549ns (67.736%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.300     4.231    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  u_diaplay/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  u_diaplay/i_reg[0]/Q
                         net (fo=16, routed)          0.493     5.065    u_diaplay/i_reg_n_0_[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.097     5.162 r  u_diaplay/i1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.162    u_diaplay/i1_carry_i_8_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.557 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.557    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.646 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.646    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.735 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.735    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.824 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.990    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.087 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.087    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.499 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.499    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.588 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.588    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.677 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.677    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.766 r  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.264     9.030    u_diaplay/display_index28_in
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.097     9.127 r  u_diaplay/display_control_reg[5]_i_7/O
                         net (fo=1, routed)           0.398     9.526    u_diaplay/display_control_reg[5]_i_7_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     9.623 r  u_diaplay/display_control_reg[5]_i_2/O
                         net (fo=9, routed)           1.228    10.850    u_diaplay/display_control_reg[5]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.097    10.947 r  u_diaplay/display_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.947    u_diaplay/display_data_reg[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  u_diaplay/display_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.220    13.998    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  u_diaplay/display_data_reg_reg[3]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.030    14.146    u_diaplay/display_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.167ns (32.315%)  route 4.539ns (67.685%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.300     4.231    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  u_diaplay/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  u_diaplay/i_reg[0]/Q
                         net (fo=16, routed)          0.493     5.065    u_diaplay/i_reg_n_0_[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.097     5.162 r  u_diaplay/i1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.162    u_diaplay/i1_carry_i_8_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.557 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.557    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.646 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.646    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.735 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.735    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.824 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.990    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.087 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.087    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.499 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.499    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.588 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.588    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.677 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.677    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.766 r  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.406     9.173    u_diaplay/display_index28_in
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.097     9.270 r  u_diaplay/display_data_reg[7]_i_8/O
                         net (fo=28, routed)          0.877    10.147    u_diaplay/display_data_reg[7]_i_8_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.097    10.244 r  u_diaplay/display_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.596    10.840    u_diaplay/display_data_reg[5]_i_2_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.097    10.937 r  u_diaplay/display_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.937    u_diaplay/display_data_reg[5]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  u_diaplay/display_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.217    13.995    u_diaplay/clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  u_diaplay/display_data_reg_reg[5]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.030    14.143    u_diaplay/display_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_control_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 2.134ns (36.097%)  route 3.778ns (63.903%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.322     4.254    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_diaplay/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 f  u_diaplay/i_reg[7]/Q
                         net (fo=3, routed)           0.570     5.164    u_diaplay/i_reg_n_0_[7]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.097     5.261 r  u_diaplay/i1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.261    u_diaplay/i1_carry_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.560 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.560    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.649 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.738    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.827 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.993    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.090 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.090    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.502 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.591 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.592    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.681 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.681    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.770 f  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.406     9.176    u_diaplay/display_index28_in
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.114     9.290 f  u_diaplay/display_control_reg[7]_i_5/O
                         net (fo=1, routed)           0.273     9.564    u_diaplay/display_control_reg[7]_i_5_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.240     9.804 r  u_diaplay/display_control_reg[7]_i_1/O
                         net (fo=6, routed)           0.362    10.165    u_diaplay/display_control_reg[7]_i_1_n_0
    SLICE_X1Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.198    13.976    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[3]/C
                         clock pessimism              0.153    14.129    
                         clock uncertainty           -0.035    14.094    
    SLICE_X1Y108         FDSE (Setup_fdse_C_S)       -0.314    13.780    u_diaplay/display_control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 u_diaplay/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/display_control_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 2.134ns (36.097%)  route 3.778ns (63.903%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.322     4.254    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_diaplay/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 f  u_diaplay/i_reg[7]/Q
                         net (fo=3, routed)           0.570     5.164    u_diaplay/i_reg_n_0_[7]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.097     5.261 r  u_diaplay/i1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.261    u_diaplay/i1_carry_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.560 r  u_diaplay/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.560    u_diaplay/i1_carry_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.649 r  u_diaplay/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    u_diaplay/i1_carry__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 r  u_diaplay/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.738    u_diaplay/i1_carry__1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.827 r  u_diaplay/i1_carry__2/CO[3]
                         net (fo=365, routed)         1.166     6.993    u_diaplay/i1
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.097     7.090 r  u_diaplay/display_index2__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.090    u_diaplay/display_index2__31_carry_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.502 r  u_diaplay/display_index2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    u_diaplay/display_index2__31_carry_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.591 r  u_diaplay/display_index2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.592    u_diaplay/display_index2__31_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.681 r  u_diaplay/display_index2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.681    u_diaplay/display_index2__31_carry__1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.770 f  u_diaplay/display_index2__31_carry__2/CO[3]
                         net (fo=5, routed)           1.406     9.176    u_diaplay/display_index28_in
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.114     9.290 f  u_diaplay/display_control_reg[7]_i_5/O
                         net (fo=1, routed)           0.273     9.564    u_diaplay/display_control_reg[7]_i_5_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.240     9.804 r  u_diaplay/display_control_reg[7]_i_1/O
                         net (fo=6, routed)           0.362    10.165    u_diaplay/display_control_reg[7]_i_1_n_0
    SLICE_X1Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.198    13.976    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[7]/C
                         clock pessimism              0.153    14.129    
                         clock uncertainty           -0.035    14.094    
    SLICE_X1Y108         FDSE (Setup_fdse_C_S)       -0.314    13.780    u_diaplay/display_control_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  3.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_MAR/mar_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.575%)  route 0.153ns (54.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.574     1.493    u_MAR/clk_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  u_MAR/mar_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.128     1.621 r  u_MAR/mar_reg_reg[7]/Q
                         net (fo=2, routed)           0.153     1.774    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.882     2.047    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129     1.675    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_diaplay/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.355ns (75.139%)  route 0.117ns (24.861%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.605     1.524    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_diaplay/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  u_diaplay/i_reg[8]/Q
                         net (fo=2, routed)           0.117     1.782    u_diaplay/i_reg_n_0_[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  u_diaplay/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    u_diaplay/i_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  u_diaplay/i_reg[12]_i_1/O[0]
                         net (fo=25, routed)          0.000     1.997    u_diaplay/i_reg[12]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  u_diaplay/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  u_diaplay/i_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.102     1.893    u_diaplay/i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_diaplay/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.366ns (75.705%)  route 0.117ns (24.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.605     1.524    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_diaplay/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  u_diaplay/i_reg[8]/Q
                         net (fo=2, routed)           0.117     1.782    u_diaplay/i_reg_n_0_[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  u_diaplay/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    u_diaplay/i_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  u_diaplay/i_reg[12]_i_1/O[2]
                         net (fo=24, routed)          0.000     2.008    u_diaplay/i_reg[12]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  u_diaplay/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  u_diaplay/i_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.102     1.893    u_diaplay/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_MAR/mar_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.469%)  route 0.213ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.574     1.493    u_MAR/clk_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  u_MAR/mar_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  u_MAR/mar_reg_reg[4]/Q
                         net (fo=2, routed)           0.213     1.871    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.881     2.046    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.566    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.749    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_MAR/mar_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.318%)  route 0.215ns (56.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.574     1.493    u_MAR/clk_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  u_MAR/mar_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  u_MAR/mar_reg_reg[4]/Q
                         net (fo=2, routed)           0.215     1.872    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.882     2.047    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.750    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_diaplay/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (76.899%)  route 0.117ns (23.101%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.605     1.524    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_diaplay/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  u_diaplay/i_reg[8]/Q
                         net (fo=2, routed)           0.117     1.782    u_diaplay/i_reg_n_0_[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  u_diaplay/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    u_diaplay/i_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  u_diaplay/i_reg[12]_i_1/O[1]
                         net (fo=21, routed)          0.000     2.033    u_diaplay/i_reg[12]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  u_diaplay/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  u_diaplay/i_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.102     1.893    u_diaplay/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_diaplay/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (76.899%)  route 0.117ns (23.101%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.605     1.524    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_diaplay/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  u_diaplay/i_reg[8]/Q
                         net (fo=2, routed)           0.117     1.782    u_diaplay/i_reg_n_0_[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  u_diaplay/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    u_diaplay/i_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  u_diaplay/i_reg[12]_i_1/O[3]
                         net (fo=20, routed)          0.000     2.033    u_diaplay/i_reg[12]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  u_diaplay/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  u_diaplay/i_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.102     1.893    u_diaplay/i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_diaplay/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_diaplay/i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.394ns (77.035%)  route 0.117ns (22.965%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.605     1.524    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_diaplay/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  u_diaplay/i_reg[8]/Q
                         net (fo=2, routed)           0.117     1.782    u_diaplay/i_reg_n_0_[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  u_diaplay/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    u_diaplay/i_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  u_diaplay/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    u_diaplay/i_reg[12]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  u_diaplay/i_reg[16]_i_1/O[0]
                         net (fo=25, routed)          0.000     2.036    u_diaplay/i_reg[16]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  u_diaplay/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  u_diaplay/i_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.102     1.893    u_diaplay/i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_MAR/mar_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.844%)  route 0.238ns (59.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.574     1.493    u_MAR/clk_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  u_MAR/mar_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  u_MAR/mar_reg_reg[1]/Q
                         net (fo=2, routed)           0.238     1.895    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.882     2.047    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.750    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_MAR/mar_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.844%)  route 0.238ns (59.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.574     1.493    u_MAR/clk_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  u_MAR/mar_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  u_MAR/mar_reg_reg[1]/Q
                         net (fo=2, routed)           0.238     1.895    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.881     2.046    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.566    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.749    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y36    u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y36    u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y37    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y37    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y36     u_ALU/alu_reg0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y89    u_ACC/acc_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y92     u_ACC/acc_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y93    u_ACC/acc_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y93     u_ACC/acc_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y89    u_ACC/acc_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y89    u_ACC/acc_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y92     u_ACC/acc_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y92     u_ACC/acc_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y93    u_ACC/acc_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y93    u_ACC/acc_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y93     u_ACC/acc_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y93     u_ACC/acc_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y93     u_ACC/acc_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y93     u_ACC/acc_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y89    u_ACC/acc_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y89    u_ACC/acc_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y92     u_ACC/acc_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y92     u_ACC/acc_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y93    u_ACC/acc_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y93    u_ACC/acc_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y93     u_ACC/acc_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y93     u_ACC/acc_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y93     u_ACC/acc_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y93     u_ACC/acc_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 3.533ns (53.978%)  route 3.012ns (46.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.298     4.229    u_diaplay/clk_IBUF_BUFG
    SLICE_X2Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDSE (Prop_fdse_C_Q)         0.393     4.622 r  u_diaplay/display_control_reg_reg[6]/Q
                         net (fo=1, routed)           3.012     7.634    dis_place_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.140    10.774 r  dis_place_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.774    dis_place[6]
    K2                                                                r  dis_place[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.538ns (56.286%)  route 2.748ns (43.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.299     4.230    u_diaplay/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  u_diaplay/display_control_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     4.571 r  u_diaplay/display_control_reg_reg[2]/Q
                         net (fo=1, routed)           2.748     7.318    dis_place_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197    10.515 r  dis_place_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.515    dis_place[2]
    T9                                                                r  dis_place[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.179ns  (logic 3.517ns (56.912%)  route 2.663ns (43.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.298     4.229    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.341     4.570 r  u_diaplay/display_control_reg_reg[7]/Q
                         net (fo=1, routed)           2.663     7.232    dis_place_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176    10.408 r  dis_place_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.408    dis_place[7]
    U13                                                               r  dis_place[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 3.519ns (59.875%)  route 2.358ns (40.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.321     4.252    u_diaplay/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 r  u_diaplay/display_data_reg_reg[6]/Q
                         net (fo=1, routed)           2.358     6.951    dis_num_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.178    10.128 r  dis_num_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.128    dis_num[6]
    R10                                                               r  dis_num[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 3.540ns (60.343%)  route 2.327ns (39.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.322     4.254    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  u_diaplay/display_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  u_diaplay/display_data_reg_reg[7]/Q
                         net (fo=1, routed)           2.327     6.921    dis_num_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.199    10.121 r  dis_num_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.121    dis_num[7]
    T10                                                               r  dis_num[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.573ns  (logic 3.515ns (63.077%)  route 2.058ns (36.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.299     4.230    u_diaplay/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  u_diaplay/display_control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     4.571 r  u_diaplay/display_control_reg_reg[5]/Q
                         net (fo=1, routed)           2.058     6.629    dis_place_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.174     9.803 r  dis_place_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.803    dis_place[5]
    T14                                                               r  dis_place[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 3.524ns (63.673%)  route 2.011ns (36.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.322     4.253    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  u_diaplay/display_data_reg_reg[2]/Q
                         net (fo=1, routed)           2.011     6.604    dis_num_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     9.787 r  dis_num_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.787    dis_num[2]
    T11                                                               r  dis_num[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.239ns  (logic 3.497ns (66.752%)  route 1.742ns (33.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.322     4.254    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  u_diaplay/display_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  u_diaplay/display_data_reg_reg[3]/Q
                         net (fo=1, routed)           1.742     6.336    dis_num_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.156     9.492 r  dis_num_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.492    dis_num[3]
    P15                                                               r  dis_num[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.243ns  (logic 3.513ns (67.013%)  route 1.729ns (32.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.299     4.230    u_diaplay/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  u_diaplay/display_control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     4.571 r  u_diaplay/display_control_reg_reg[4]/Q
                         net (fo=1, routed)           1.729     6.300    dis_place_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.172     9.473 r  dis_place_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.473    dis_place[4]
    P14                                                               r  dis_place[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 3.514ns (67.523%)  route 1.690ns (32.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.322     4.253    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  u_diaplay/display_data_reg_reg[4]/Q
                         net (fo=1, routed)           1.690     6.283    dis_num_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.173     9.456 r  dis_num_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.456    dis_num[4]
    K13                                                               r  dis_num[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.381ns (83.408%)  route 0.275ns (16.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.596     1.515    u_diaplay/clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  u_diaplay/display_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_diaplay/display_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.275     1.931    dis_num_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.171 r  dis_num_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.171    dis_num[0]
    H15                                                               r  dis_num[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.402ns (81.742%)  route 0.313ns (18.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    u_diaplay/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  u_diaplay/display_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.313     2.001    dis_num_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.239 r  dis_num_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.239    dis_num[1]
    L18                                                               r  dis_num[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.394ns (80.361%)  route 0.341ns (19.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.597     1.516    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  u_diaplay/display_control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  u_diaplay/display_control_reg_reg[3]/Q
                         net (fo=1, routed)           0.341     1.998    dis_place_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.251 r  dis_place_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.251    dis_place[3]
    J14                                                               r  dis_place[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.335ns (76.653%)  route 0.407ns (23.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    u_diaplay/clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  u_diaplay/display_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u_diaplay/display_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.407     2.070    dis_num_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.264 r  dis_num_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.264    dis_num[5]
    K16                                                               r  dis_num[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.377ns (78.744%)  route 0.372ns (21.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    u_diaplay/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  u_diaplay/display_control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_diaplay/display_control_reg_reg[0]/Q
                         net (fo=1, routed)           0.372     2.030    dis_place_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.267 r  dis_place_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    dis_place[0]
    J17                                                               r  dis_place[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.377ns (77.787%)  route 0.393ns (22.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.597     1.516    u_diaplay/clk_IBUF_BUFG
    SLICE_X1Y107         FDSE                                         r  u_diaplay/display_control_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  u_diaplay/display_control_reg_reg[1]/Q
                         net (fo=1, routed)           0.393     2.051    dis_place_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.287 r  dis_place_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.287    dis_place[1]
    J18                                                               r  dis_place[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.392ns (70.589%)  route 0.580ns (29.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_diaplay/display_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.580     2.244    dis_num_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.495 r  dis_num_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.495    dis_num[4]
    K13                                                               r  dis_num[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.375ns (68.938%)  route 0.620ns (31.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  u_diaplay/display_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_diaplay/display_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.620     2.284    dis_num_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.518 r  dis_num_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.518    dis_num[3]
    P15                                                               r  dis_num[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_place[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.392ns (69.441%)  route 0.612ns (30.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.597     1.516    u_diaplay/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  u_diaplay/display_control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_diaplay/display_control_reg_reg[4]/Q
                         net (fo=1, routed)           0.612     2.270    dis_place_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.521 r  dis_place_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.521    dis_place[4]
    P14                                                               r  dis_place[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diaplay/display_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_num[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.402ns (64.895%)  route 0.759ns (35.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    u_diaplay/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  u_diaplay/display_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_diaplay/display_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.759     2.423    dis_num_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.684 r  dis_num_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.684    dis_num[2]
    T11                                                               r  dis_num[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ALU/alu_reg0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.468ns (24.661%)  route 4.485ns (75.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.819     5.953    u_ALU/SR[0]
    DSP48_X0Y36          DSP48E1                                      r  u_ALU/alu_reg0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.233     4.010    u_ALU/clk_IBUF_BUFG
    DSP48_X0Y36          DSP48E1                                      r  u_ALU/alu_reg0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_IR/ir_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_IR/SR[0]
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_IR/clk_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_IR/ir_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_IR/SR[0]
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_IR/clk_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_IR/ir_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_IR/SR[0]
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_IR/clk_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_IR/ir_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_IR/SR[0]
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_IR/clk_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_IR/ir_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_IR/SR[0]
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_IR/clk_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_IR/ir_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_IR/SR[0]
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_IR/clk_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_IR/ir_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_IR/SR[0]
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_IR/clk_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_IR/ir_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_IR/SR[0]
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_IR/clk_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  u_IR/ir_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_PC/pc_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.468ns (24.809%)  route 4.449ns (75.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.355     1.355 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.666     4.021    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.113     4.134 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         1.783     5.918    u_PC/SR[0]
    SLICE_X10Y91         FDRE                                         r  u_PC/pc_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.157     3.935    u_PC/clk_IBUF_BUFG
    SLICE_X10Y91         FDRE                                         r  u_PC/pc_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/opcode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.320ns (16.766%)  route 1.587ns (83.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_CU/rst_IBUF
    SLICE_X12Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  u_CU/opcode[7]_i_2/O
                         net (fo=8, routed)           0.147     1.906    u_CU/opcode[7]_i_2_n_0
    SLICE_X12Y93         FDRE                                         r  u_CU/opcode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.846     2.011    u_CU/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u_CU/opcode_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/opcode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.320ns (16.766%)  route 1.587ns (83.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_CU/rst_IBUF
    SLICE_X12Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  u_CU/opcode[7]_i_2/O
                         net (fo=8, routed)           0.147     1.906    u_CU/opcode[7]_i_2_n_0
    SLICE_X12Y93         FDRE                                         r  u_CU/opcode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.846     2.011    u_CU/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u_CU/opcode_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/opcode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.320ns (16.766%)  route 1.587ns (83.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_CU/rst_IBUF
    SLICE_X12Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  u_CU/opcode[7]_i_2/O
                         net (fo=8, routed)           0.147     1.906    u_CU/opcode[7]_i_2_n_0
    SLICE_X12Y93         FDRE                                         r  u_CU/opcode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.846     2.011    u_CU/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u_CU/opcode_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/opcode_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.320ns (16.766%)  route 1.587ns (83.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_CU/rst_IBUF
    SLICE_X12Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  u_CU/opcode[7]_i_2/O
                         net (fo=8, routed)           0.147     1.906    u_CU/opcode[7]_i_2_n_0
    SLICE_X12Y93         FDRE                                         r  u_CU/opcode_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.846     2.011    u_CU/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u_CU/opcode_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.320ns (16.747%)  route 1.589ns (83.253%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.338     1.613    u_CU/rst_IBUF
    SLICE_X9Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.658 r  u_CU/car[6]_i_1/O
                         net (fo=8, routed)           0.250     1.908    u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X13Y90         FDCE                                         r  u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.845     2.010    u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X13Y90         FDCE                                         r  u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_CU/cm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_7_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.318ns (16.453%)  route 1.613ns (83.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_ALU/rst_IBUF
    SLICE_X12Y92         LUT1 (Prop_lut1_I0_O)        0.043     1.757 r  u_ALU/alu_reg0_i_3/O
                         net (fo=107, routed)         0.173     1.930    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X13Y90         FDCE                                         r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_7_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.845     2.010    u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X13Y90         FDCE                                         r  u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_7_cooolDelFlop/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/opcode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.320ns (16.494%)  route 1.618ns (83.506%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_CU/rst_IBUF
    SLICE_X12Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  u_CU/opcode[7]_i_2/O
                         net (fo=8, routed)           0.179     1.938    u_CU/opcode[7]_i_2_n_0
    SLICE_X12Y92         FDRE                                         r  u_CU/opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.845     2.010    u_CU/clk_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  u_CU/opcode_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/opcode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.320ns (16.494%)  route 1.618ns (83.506%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_CU/rst_IBUF
    SLICE_X12Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  u_CU/opcode[7]_i_2/O
                         net (fo=8, routed)           0.179     1.938    u_CU/opcode[7]_i_2_n_0
    SLICE_X12Y92         FDRE                                         r  u_CU/opcode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.845     2.010    u_CU/clk_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  u_CU/opcode_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/opcode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.320ns (16.494%)  route 1.618ns (83.506%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_CU/rst_IBUF
    SLICE_X12Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  u_CU/opcode[7]_i_2/O
                         net (fo=8, routed)           0.179     1.938    u_CU/opcode[7]_i_2_n_0
    SLICE_X12Y92         FDRE                                         r  u_CU/opcode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.845     2.010    u_CU/clk_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  u_CU/opcode_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_CU/opcode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.320ns (16.494%)  route 1.618ns (83.506%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.439     1.714    u_CU/rst_IBUF
    SLICE_X12Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  u_CU/opcode[7]_i_2/O
                         net (fo=8, routed)           0.179     1.938    u_CU/opcode[7]_i_2_n_0
    SLICE_X12Y92         FDRE                                         r  u_CU/opcode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.845     2.010    u_CU/clk_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  u_CU/opcode_reg[3]/C





