Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'spi_slave.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sigma_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'.||soundchip.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'.||soundchip.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\delta_adder.vhd'.||soundchip.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\sigma_adder.vhd'.||soundchip.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\data_receiver.vhd'.||soundchip.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\spi_slave.vhd'.||soundchip.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\FCCC_C0\FCCC_C0.vhd'.||soundchip.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'.||soundchip.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\OSC_C0\OSC_C0.vhd'.||soundchip.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\dac.vhd'.||soundchip.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd'.||soundchip.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/64||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||soundchip.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/67||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.soundchip.rtl.||soundchip.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/68||soundchip.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\soundchip\soundchip.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||soundchip.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/69||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_slave.behavioral.||soundchip.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/71||spi_slave.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_slave.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||soundchip.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/75||OSC_C0.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||soundchip.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/76||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||soundchip.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/77||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||soundchip.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/81||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||soundchip.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/82||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||soundchip.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/83||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||soundchip.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/84||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||soundchip.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/85||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||soundchip.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/90||FCCC_C0.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/145
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||soundchip.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/91||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||soundchip.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/92||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||soundchip.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/94||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||soundchip.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/96||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||soundchip.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/98||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing work.data_receiver.architecture_data_receiver.||soundchip.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/106||data_receiver.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_receiver.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.dac.architecture_dac.||soundchip.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/110||dac.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\dac.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.sigma_adder.architecture_sigma_adder.||soundchip.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/111||sigma_adder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\sigma_adder.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.delta_adder.architecture_delta_adder.||soundchip.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/115||delta_adder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\delta_adder.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||soundchip.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/122||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CL260||@W:Pruning register bit 17 of data_out(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||soundchip.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/128||delta_adder.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\delta_adder.vhd'/linenumber/41
Implementation;Synthesis||CL159||@N: Input XTL is unused.||soundchip.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/141||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist soundchip ||soundchip.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/282||null;null
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock FCCC_C0_0 ||soundchip.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/286||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\soundchip\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT530||@W:Found inferred clock spi_slave|SPI_DONE_inferred_clock which controls 32 sequential elements including data_receiver_0.data[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||soundchip.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/319||data_receiver.vhd(43);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_receiver.vhd'/linenumber/43
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||soundchip.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/321||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip_cck.rpt" .||soundchip.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/330||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.soundchip(rtl) instance spi_slave_0.index[4:0] ||soundchip.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/391||spi_slave.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_slave.vhd'/linenumber/60
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_arst on CLKINT  I_99 ||soundchip.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/423||null;null
Implementation;Synthesis||FP130||@N: Promoting Net data_receiver_0.dac_reset_i on CLKINT  I_100 ||soundchip.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/424||null;null
Implementation;Synthesis||FP130||@N: Promoting Net spi_slave_0_SPI_DONE on CLKINT  I_101 ||soundchip.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/425||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||soundchip.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/469||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_0 with period 20.00ns ||soundchip.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/480||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0 with period 10.00ns ||soundchip.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/481||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock spi_slave|SPI_DONE_inferred_clock with period 10.00ns. Please declare a user-defined clock on net spi_slave_0.SPI_DONE.||soundchip.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/482||null;null
Implementation;Place and Route;RootName:soundchip
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||soundchip_layout_log.log;liberoaction://open_report/file/soundchip_layout_log.log||(null);(null)
