strict digraph "" {
	node [label="\N"];
	"1645:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee036710>",
		clk_sens=True,
		fillcolor=gold,
		label="1645:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetTxCIrq_sync2']"];
	"1646:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee036890>",
		fillcolor=turquoise,
		label="1646:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1645:AL" -> "1646:BL"	 [cond="[]",
		lineno=None];
	"1647:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee0368d0>",
		fillcolor=springgreen,
		label="1647:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1646:BL" -> "1647:IF"	 [cond="[]",
		lineno=None];
	"1648:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036b50>",
		fillcolor=firebrick,
		label="1648:NS
SetTxCIrq_sync3 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036b50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1647:IF" -> "1648:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1647];
	"1650:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036950>",
		fillcolor=firebrick,
		label="1650:NS
SetTxCIrq_sync3 <= SetTxCIrq_sync2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1647:IF" -> "1650:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1647];
	"Leaf_1645:AL"	 [def_var="['SetTxCIrq_sync3']",
		label="Leaf_1645:AL"];
	"1648:NS" -> "Leaf_1645:AL"	 [cond="[]",
		lineno=None];
	"1650:NS" -> "Leaf_1645:AL"	 [cond="[]",
		lineno=None];
}
