The uRV (Micro RISC-V) core is a small-sized implementation of a 32-bit RISC-V core, targeted specifically at FPGAs.

Now this branch is working float-processing-unit and compressed ISA.

Origin by  Javier Serrano, Tomasz Wlostowski.

This repository is maintained by Zhiyuan Wan.

For anlogic FPGA.
