read_verilog ../top.v
proc
 sat -prove x X  middle
