{-# OPTIONS --guardedness #-}
open import Prelude

module Main where

import Text.PrettyPrint.Annotated as Doc renaming (Doc to t)

open import Agda.Builtin.FromNat
open import Agda.Builtin.FromString
open import IO.Base
open import IO.Finite

open List using (_‚à∑_; [])
open import RTLIL.Syntax
open import RTLIL.Syntax.PrettyPrint using ()

instance
  _ = String.isString
  _ = ‚Ñï.number

dut : Design.t
dut = Design.mk (Maybe.just 3) $
  record
  { name = "\\addbit"
  ; attributes = Attributes.mk
    $ ("\\cells_not_processed" , 1)
    ‚à∑ ("\\src" , "asicworld/verilog/code_verilog_tutorial_addbit.v:1.1-24.10")
    ‚à∑ []
  ; parameters = Parameters.empty
  ; connections = let open NonEmpty using (_‚à∑_)
    in Signal.concat
        ("\\co" ‚à∑ "\\sum" ‚à∑ [])
        ‚áê "$add$asicworld/verilog/code_verilog_tutorial_addbit.v:22$2_Y"
    ‚à∑ []
  ; wires =
      Attributes.insert
        ( "\\src"
        , "asicworld/verilog/code_verilog_tutorial_addbit.v:22.19-22.24"
        )
        (Wire.bus "$add$asicworld/verilog/code_verilog_tutorial_addbit.v:22$1_Y" 2)
    ‚à∑ Attributes.insert
        ( "\\src"
        , "asicworld/verilog/code_verilog_tutorial_addbit.v:22.19-22.29"
        )
        (Wire.bus "$add$asicworld/verilog/code_verilog_tutorial_addbit.v:22$2_Y" 2)
    ‚à∑ Attributes.insert
        ( "\\src"
        , "asicworld/verilog/code_verilog_tutorial_addbit.v:9.7-9.8"
        )
        (Wire.iowire "\\a" (Wire.input 1))
    ‚à∑ Attributes.insert
        ( "\\src"
        , "asicworld/verilog/code_verilog_tutorial_addbit.v:10.7-10.8"
        )
        (Wire.iowire "\\b" (Wire.input 2))
    ‚à∑ Attributes.insert
        ( "\\src"
        , "asicworld/verilog/code_verilog_tutorial_addbit.v:11.7-11.9"
        )
        (Wire.iowire "\\ci" (Wire.input 3))
    ‚à∑ Attributes.insert
        ( "\\src"
        , "asicworld/verilog/code_verilog_tutorial_addbit.v:14.8-14.10"
        )
        (Wire.iowire "\\co" (Wire.output 5))
    ‚à∑ Attributes.insert
        ( "\\src"
        , "asicworld/verilog/code_verilog_tutorial_addbit.v:13.8-13.11"
        )
        (Wire.iowire "\\sum" (Wire.output 4))
    ‚à∑ []
  ; cells =
      record
        { attributes = Attributes.mk $
          ( "\\src"
          , "asicworld/verilog/code_verilog_tutorial_addbit.v:22.19-22.24"
          ) ‚à∑ []
        ; type = "$add"
        ; name = "$add$asicworld/verilog/code_verilog_tutorial_addbit.v:22$1"
        ; parameters = Parameters.mk
          $ ("\\A_SIGNED" , 0)
          ‚à∑ ("\\A_WIDTH"  , 1)
          ‚à∑ ("\\B_SIGNED" , 0)
          ‚à∑ ("\\B_WIDTH"  , 1)
          ‚à∑ ("\\Y_WIDTH"  , 2)
          ‚à∑ []
        ; connections =
            "\\A" ‚áê "\\a"
          ‚à∑ "\\B" ‚áê "\\b"
          ‚à∑ "\\Y" ‚áê "$add$asicworld/verilog/code_verilog_tutorial_addbit.v:22$1_Y"
          ‚à∑ []
        }
    ‚à∑ record
        { attributes = Attributes.mk $
          ( "\\src"
          , "asicworld/verilog/code_verilog_tutorial_addbit.v:22.19-22.29"
          ) ‚à∑ []
        ; type = "$add"
        ; name = "$add$asicworld/verilog/code_verilog_tutorial_addbit.v:22$2"
        ; parameters = Parameters.mk
          $ ("\\A_SIGNED" , 0)
          ‚à∑ ("\\A_WIDTH"  , 2)
          ‚à∑ ("\\B_SIGNED" , 0)
          ‚à∑ ("\\B_WIDTH"  , 1)
          ‚à∑ ("\\Y_WIDTH"  , 2)
          ‚à∑ []
        ; connections =
            "\\A" ‚áê "$add$asicworld/verilog/code_verilog_tutorial_addbit.v:22$1_Y"
          ‚à∑ "\\B" ‚áê "\\ci"
          ‚à∑ "\\Y" ‚áê "$add$asicworld/verilog/code_verilog_tutorial_addbit.v:22$2_Y"
          ‚à∑ []
        }
    ‚à∑ []
  }
  ‚à∑ []

main : Main
main = run $ do
  putStrLn $ Doc.render {ann = ùüô.0‚Ñì.‚ä§} $ Doc.pPrint dut
