// Seed: 3693897491
module module_0;
  assign id_1 = id_1;
  assign id_1[1] = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  tri0 id_5 = 1'd0;
  always @* $display;
  wire id_6;
  always @(1) begin
    $display;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign id_3 = 1;
  or (id_1, id_3, id_4);
  assign id_1[1] = 1;
  module_0();
  wire id_5;
endmodule
