[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 11 2022, 21:01:09
The image is /home/jy/oscpu/bin/non-output/cpu-tests/movsx-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000028 cmtcnt 1
commit group [01]: pc 008000002c cmtcnt 2
commit group [02]: pc 0080000034 cmtcnt 1
commit group [03]: pc 0080000038 cmtcnt 2
commit group [04]: pc 0080000040 cmtcnt 2
commit group [05]: pc 0080000048 cmtcnt 2
commit group [06]: pc 0080000050 cmtcnt 2
commit group [07]: pc 0080000058 cmtcnt 1
commit group [08]: pc 008000005c cmtcnt 1
commit group [09]: pc 0080000060 cmtcnt 2
commit group [10]: pc 0080000068 cmtcnt 2
commit group [11]: pc 0080000070 cmtcnt 2
commit group [12]: pc 0080000078 cmtcnt 1 <--
commit group [13]: pc 008000023c cmtcnt 1
commit group [14]: pc 00800001ec cmtcnt 1
commit group [15]: pc 00800001f0 cmtcnt 2

============== Commit Instr Trace ==============
commit inst [00]: pc 0080000028 inst fe010113 wen 1 dst 00000002 data 0000000080008fd0
commit inst [01]: pc 008000002c inst 00813823 wen 0 dst 00000000 data 0000000080000240
commit inst [02]: pc 0080000030 inst 00000417 wen 1 dst 00000008 data 0000000080000030
commit inst [03]: pc 0080000034 inst 41040413 wen 1 dst 00000008 data 0000000080000440
commit inst [04]: pc 0080000038 inst 00042023 wen 0 dst 00000000 data 0000000080000240
commit inst [05]: pc 008000003c inst 00100793 wen 1 dst 0000000f data 0000000000000001
commit inst [06]: pc 0080000040 inst 00f42223 wen 0 dst 00000000 data 0000000080000240
commit inst [07]: pc 0080000044 inst 00200793 wen 1 dst 0000000f data 0000000000000002
commit inst [08]: pc 0080000048 inst 00f42423 wen 0 dst 00000000 data 0000000080000240
commit inst [09]: pc 008000004c inst 00300793 wen 1 dst 0000000f data 0000000000000003
commit inst [10]: pc 0080000050 inst 00f42623 wen 0 dst 00000000 data 0000000080000240
commit inst [11]: pc 0080000054 inst 00400793 wen 1 dst 0000000f data 0000000000000004
commit inst [12]: pc 0080000058 inst 00f42823 wen 0 dst 00000000 data 0000000080000240
commit inst [13]: pc 008000005c inst 00c42783 wen 1 dst 0000000f data 0000000000000003
commit inst [14]: pc 0080000060 inst 00913423 wen 0 dst 00000000 data 0000000080000240
commit inst [15]: pc 0080000064 inst 00000497 wen 1 dst 00000009 data 0000000080000064
commit inst [16]: pc 0080000068 inst 40448493 wen 1 dst 00000009 data 0000000080000468
commit inst [17]: pc 008000006c inst 00000717 wen 1 dst 0000000e data 000000008000006c
commit inst [18]: pc 0080000070 inst 3cf72623 wen 0 dst 00000000 data 0000000080000240
commit inst [19]: pc 0080000074 inst 00000797 wen 1 dst 0000000f data 0000000080000074
commit inst [20]: pc 0080000078 inst 3c47a783 wen 1 dst 0000000f data 0000000000000004 <--
commit inst [21]: pc 00800003d8 inst 00013a03 wen 1 dst 00000014 data ebc619084016065a
commit inst [22]: pc 00800003dc inst 03010113 wen 1 dst 00000002 data 0000000080008fe0
commit inst [23]: pc 00800003e0 inst 00008067 wen 1 dst 00000000 data 00000000800003e4
commit inst [24]: pc 008000022c inst 00813083 wen 1 dst 00000001 data 00000000800001ec
commit inst [25]: pc 0080000230 inst 00000797 wen 1 dst 0000000f data 0000000080000230
commit inst [26]: pc 0080000234 inst 20a7b023 wen 0 dst 00000000 data 00000000800003e4
commit inst [27]: pc 0080000238 inst 01010113 wen 1 dst 00000002 data 0000000080008ff0
commit inst [28]: pc 008000023c inst 00008067 wen 1 dst 00000000 data 0000000080000240
commit inst [29]: pc 00800001ec inst 00000517 wen 1 dst 0000000a data 00000000800001ec
commit inst [30]: pc 00800001f0 inst 22c50513 wen 1 dst 0000000a data 0000000080000418
commit inst [31]: pc 00800001f4 inst e35ff0ef wen 1 dst 00000001 data 00000000800001f8

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x00000000800001f8   sp: 0x0000000080008fd0   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x00ed0eace4dae482   t1: 0xf96a00e573cc4cd7   t2: 0xedfc400e6a038067 
  s0: 0x0000000080000440   s1: 0x0000000080000468   a0: 0x0000000080000418   a1: 0x0000000007ff7000 
  a2: 0x0000000000000000   a3: 0x0000000000000001   a4: 0x000000008000006c   a5: 0x0000000000000003 
  a6: 0xb6b252314923a1d9   a7: 0xd864129fbfcfde1f   s2: 0x908b6f65851affbf   s3: 0xcd7c3b8b35bef882 
  s4: 0xebc619084016065a   s5: 0xb1bcba8f7aefabc4   s6: 0xa0e62d20b46b5236   s7: 0xaecbb226c4d1e497 
  s8: 0x88bfc3bc6b955579   s9: 0xd07d9a22a3aa966a  s10: 0xe1be04456234661d  s11: 0x4c23bcb7582560ee 
  t3: 0x9f1221e4922f52ff   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0x0010079300051a63  ft1: 0x0000006b00078513  ft2: 0x000080670000006f  ft3: 0x00113423ff010113 
 ft4: 0x0000051701c000ef  ft5: 0xe35ff0ef22c50513  ft6: 0x0000006b00050513  ft7: 0x000007970000006f 
 fs0: 0x0007b50321c78793  fs1: 0xff0101130087b583  fa0: 0x0000061300000693  fa1: 0x0011342340a585b3 
 fa2: 0x00813083018000ef  fa3: 0x20a7b02300000797  fa4: 0x0000806701010113  fa5: 0xfd0101131a050e63 
 fa6: 0x00913c2302813023  fa7: 0x0211342301f57793  fs2: 0x0131342301213823  fs3: 0x0005049301413023 
 fs4: 0x0000051300050413  fs5: 0x27f0071314079a63  fs6: 0x0007851300058913  fs7: 0x0074f51314b77263 
 fs8: 0x00060a1300153513  fs9: 0xf35ff0ef00068993 fs10: 0x2004b02320048793 fs11: 0x2134b8232144b423 
 ft8: 0x0084041300043023  ft9: 0xfff00793fe879ce3 ft10: 0x03f79793dc090413 ft11: 0x000784131287f863 
pc: 0x000000008000007c mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a5 different at pc = 0x0080000078, right= 0x0000000000000003, wrong = 0x0000000000000004
Core 0: [31mABORT at pc = 0x80000078
[0m[35mtotal guest instructions = 436
[0m[35minstrCnt = 436, cycleCnt = 1,900, IPC = 0.229474
[0m[34mSeed=0 Guest cycle spent: 1,901 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 10ms
[0m