Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot CompHLTB_behav xil_defaultlib.CompHLTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CompBin
Compiling module xil_defaultlib.Comp4
Compiling module xil_defaultlib.Comp8
Compiling module xil_defaultlib.CompBinL
Compiling module xil_defaultlib.Comp4L
Compiling module xil_defaultlib.CompHL
Compiling module xil_defaultlib.CompHLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CompHLTB_behav
