#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001865b0439b0 .scope module, "RISC_V_Pr_tb" "RISC_V_Pr_tb" 2 5;
 .timescale -9 -9;
v000001865b153d20_0 .var "clk", 0 0;
v000001865b153960_0 .var "reset", 0 0;
S_000001865afd4670 .scope module, "RISCV" "RISC_V_Processor" 2 8, 3 15 0, S_000001865b0439b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001865b040f20 .functor AND 1, v000001865b07c010_0, v000001865b032720_0, C4<1>, C4<1>;
v000001865b1527e0_0 .net "ALUOp", 1 0, v000001865b07ca10_0;  1 drivers
v000001865b152d80_0 .net "ALUSrc", 0 0, v000001865b07dc30_0;  1 drivers
v000001865b152240_0 .net "ALUresult", 63 0, v000001865b032ae0_0;  1 drivers
v000001865b152e20_0 .net "Adder1Out", 63 0, L_000001865b19d700;  1 drivers
v000001865b1522e0_0 .net "Adder2Out", 63 0, L_000001865b19d340;  1 drivers
v000001865b152c40_0 .net "Branch", 0 0, v000001865b07c010_0;  1 drivers
v000001865b153e60_0 .net "MemRead", 0 0, v000001865b07de10_0;  1 drivers
v000001865b1521a0_0 .net "MemWrite", 0 0, v000001865b07d690_0;  1 drivers
v000001865b152f60_0 .net "MemtoReg", 0 0, v000001865b07d370_0;  1 drivers
v000001865b153500_0 .net "MuxALUOut", 63 0, L_000001865b19df20;  1 drivers
v000001865b153820_0 .net "MuxBranchOut", 63 0, L_000001865b19c8a0;  1 drivers
v000001865b153640_0 .net "MuxMemOut", 63 0, L_000001865b19d3e0;  1 drivers
v000001865b152ce0_0 .net "Opcode", 6 0, L_000001865b19c1c0;  1 drivers
v000001865b153a00_0 .net "Operation", 3 0, v000001865b07d7d0_0;  1 drivers
v000001865b152880_0 .net "PC_Out", 63 0, v000001865b07dcd0_0;  1 drivers
v000001865b152ec0_0 .net "ReadData1", 63 0, v000001865b1526a0_0;  1 drivers
v000001865b153be0_0 .net "ReadData2", 63 0, v000001865b152740_0;  1 drivers
v000001865b152380_0 .net "ReadDataMem", 63 0, v000001865b0320e0_0;  1 drivers
v000001865b153140_0 .net "RegWrite", 0 0, v000001865b07d730_0;  1 drivers
v000001865b153000_0 .net "Zero", 0 0, v000001865b032720_0;  1 drivers
v000001865b152420_0 .net *"_ivl_11", 0 0, L_000001865b19de80;  1 drivers
v000001865b1530a0_0 .net *"_ivl_4", 62 0, L_000001865b19c940;  1 drivers
L_000001865b154100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001865b1531e0_0 .net *"_ivl_6", 0 0, L_000001865b154100;  1 drivers
v000001865b153c80_0 .net "clk", 0 0, v000001865b153d20_0;  1 drivers
v000001865b1538c0_0 .net "funct3", 2 0, L_000001865b19d7a0;  1 drivers
v000001865b153320_0 .net "funct7", 6 0, L_000001865b19d8e0;  1 drivers
v000001865b152920_0 .net "imm_data", 63 0, L_000001865b153780;  1 drivers
v000001865b152560_0 .net "instruction", 31 0, v000001865b07c0b0_0;  1 drivers
v000001865b1529c0_0 .net "rd", 4 0, L_000001865b19c300;  1 drivers
v000001865b152a60_0 .net "reset", 0 0, v000001865b153960_0;  1 drivers
v000001865b1524c0_0 .net "rs1", 4 0, L_000001865b19d840;  1 drivers
v000001865b153280_0 .net "rs2", 4 0, L_000001865b19dd40;  1 drivers
L_000001865b19c940 .part L_000001865b153780, 0, 63;
L_000001865b19c4e0 .concat [ 1 63 0 0], L_000001865b154100, L_000001865b19c940;
L_000001865b19de80 .part v000001865b07c0b0_0, 30, 1;
L_000001865b19cd00 .concat [ 3 1 0 0], L_000001865b19d7a0, L_000001865b19de80;
S_000001865afd4800 .scope module, "ALU64" "ALU_64_bit" 3 47, 4 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "Operation";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /OUTPUT 1 "Zero";
v000001865b032a40_0 .net "A", 63 0, v000001865b1526a0_0;  alias, 1 drivers
v000001865b032ea0_0 .net "B", 63 0, L_000001865b19df20;  alias, 1 drivers
v000001865b032ae0_0 .var "O", 63 0;
v000001865b031a00_0 .net "Operation", 3 0, v000001865b07d7d0_0;  alias, 1 drivers
v000001865b032720_0 .var "Zero", 0 0;
E_000001865b037cc0 .event anyedge, v000001865b031a00_0, v000001865b032a40_0, v000001865b032ea0_0, v000001865b032ae0_0;
S_000001865afd4990 .scope module, "DMem" "Data_Memory" 3 49, 5 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "WriteData";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 64 "Read_Data";
v000001865b0318c0_0 .net "MemRead", 0 0, v000001865b07de10_0;  alias, 1 drivers
v000001865b031d20_0 .net "MemWrite", 0 0, v000001865b07d690_0;  alias, 1 drivers
v000001865b0315a0_0 .net "Mem_Addr", 63 0, v000001865b032ae0_0;  alias, 1 drivers
v000001865b0320e0_0 .var "Read_Data", 63 0;
v000001865b032f40_0 .net "WriteData", 63 0, v000001865b152740_0;  alias, 1 drivers
v000001865b0316e0_0 .net "clk", 0 0, v000001865b153d20_0;  alias, 1 drivers
v000001865b032cc0 .array "data_mem", 0 63, 7 0;
E_000001865b039900 .event anyedge, v000001865b0318c0_0, v000001865b032ae0_0;
E_000001865b0394c0 .event posedge, v000001865b0316e0_0;
S_000001865afcf0c0 .scope module, "Igen" "immediate_generator" 3 30, 6 3 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immed_value";
v000001865b032e00_0 .net *"_ivl_1", 0 0, L_000001865b19c580;  1 drivers
v000001865b032fe0_0 .net *"_ivl_10", 51 0, L_000001865b19db60;  1 drivers
v000001865b0325e0_0 .net *"_ivl_13", 6 0, L_000001865b19dc00;  1 drivers
v000001865b031aa0_0 .net *"_ivl_15", 4 0, L_000001865b19cbc0;  1 drivers
v000001865b032680_0 .net *"_ivl_19", 0 0, L_000001865b19d2a0;  1 drivers
v000001865b033300_0 .net *"_ivl_2", 51 0, L_000001865b19c260;  1 drivers
v000001865b0333a0_0 .net *"_ivl_20", 51 0, L_000001865b19c620;  1 drivers
v000001865b0327c0_0 .net *"_ivl_23", 0 0, L_000001865b19d660;  1 drivers
v000001865b032900_0 .net *"_ivl_25", 0 0, L_000001865b19dca0;  1 drivers
v000001865b031780_0 .net *"_ivl_27", 5 0, L_000001865b19cb20;  1 drivers
v000001865b031be0_0 .net *"_ivl_29", 3 0, L_000001865b19dde0;  1 drivers
v000001865b031c80_0 .net *"_ivl_5", 11 0, L_000001865b19cee0;  1 drivers
v000001865b031e60_0 .net *"_ivl_9", 0 0, L_000001865b19d5c0;  1 drivers
v000001865b07d2d0_0 .net "immed_value", 63 0, L_000001865b153780;  alias, 1 drivers
v000001865b07c970_0 .net "instruction", 31 0, v000001865b07c0b0_0;  alias, 1 drivers
L_000001865b19c580 .part v000001865b07c0b0_0, 31, 1;
LS_000001865b19c260_0_0 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_4 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_8 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_12 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_16 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_20 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_24 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_28 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_32 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_36 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_40 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_44 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_0_48 .concat [ 1 1 1 1], L_000001865b19c580, L_000001865b19c580, L_000001865b19c580, L_000001865b19c580;
LS_000001865b19c260_1_0 .concat [ 4 4 4 4], LS_000001865b19c260_0_0, LS_000001865b19c260_0_4, LS_000001865b19c260_0_8, LS_000001865b19c260_0_12;
LS_000001865b19c260_1_4 .concat [ 4 4 4 4], LS_000001865b19c260_0_16, LS_000001865b19c260_0_20, LS_000001865b19c260_0_24, LS_000001865b19c260_0_28;
LS_000001865b19c260_1_8 .concat [ 4 4 4 4], LS_000001865b19c260_0_32, LS_000001865b19c260_0_36, LS_000001865b19c260_0_40, LS_000001865b19c260_0_44;
LS_000001865b19c260_1_12 .concat [ 4 0 0 0], LS_000001865b19c260_0_48;
L_000001865b19c260 .concat [ 16 16 16 4], LS_000001865b19c260_1_0, LS_000001865b19c260_1_4, LS_000001865b19c260_1_8, LS_000001865b19c260_1_12;
L_000001865b19cee0 .part v000001865b07c0b0_0, 20, 12;
L_000001865b19d520 .concat [ 12 52 0 0], L_000001865b19cee0, L_000001865b19c260;
L_000001865b19d5c0 .part v000001865b07c0b0_0, 31, 1;
LS_000001865b19db60_0_0 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_4 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_8 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_12 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_16 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_20 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_24 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_28 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_32 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_36 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_40 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_44 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_0_48 .concat [ 1 1 1 1], L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0, L_000001865b19d5c0;
LS_000001865b19db60_1_0 .concat [ 4 4 4 4], LS_000001865b19db60_0_0, LS_000001865b19db60_0_4, LS_000001865b19db60_0_8, LS_000001865b19db60_0_12;
LS_000001865b19db60_1_4 .concat [ 4 4 4 4], LS_000001865b19db60_0_16, LS_000001865b19db60_0_20, LS_000001865b19db60_0_24, LS_000001865b19db60_0_28;
LS_000001865b19db60_1_8 .concat [ 4 4 4 4], LS_000001865b19db60_0_32, LS_000001865b19db60_0_36, LS_000001865b19db60_0_40, LS_000001865b19db60_0_44;
LS_000001865b19db60_1_12 .concat [ 4 0 0 0], LS_000001865b19db60_0_48;
L_000001865b19db60 .concat [ 16 16 16 4], LS_000001865b19db60_1_0, LS_000001865b19db60_1_4, LS_000001865b19db60_1_8, LS_000001865b19db60_1_12;
L_000001865b19dc00 .part v000001865b07c0b0_0, 25, 7;
L_000001865b19cbc0 .part v000001865b07c0b0_0, 7, 5;
L_000001865b19d480 .concat [ 5 7 52 0], L_000001865b19cbc0, L_000001865b19dc00, L_000001865b19db60;
L_000001865b19d2a0 .part v000001865b07c0b0_0, 31, 1;
LS_000001865b19c620_0_0 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_4 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_8 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_12 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_16 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_20 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_24 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_28 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_32 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_36 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_40 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_44 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_0_48 .concat [ 1 1 1 1], L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0, L_000001865b19d2a0;
LS_000001865b19c620_1_0 .concat [ 4 4 4 4], LS_000001865b19c620_0_0, LS_000001865b19c620_0_4, LS_000001865b19c620_0_8, LS_000001865b19c620_0_12;
LS_000001865b19c620_1_4 .concat [ 4 4 4 4], LS_000001865b19c620_0_16, LS_000001865b19c620_0_20, LS_000001865b19c620_0_24, LS_000001865b19c620_0_28;
LS_000001865b19c620_1_8 .concat [ 4 4 4 4], LS_000001865b19c620_0_32, LS_000001865b19c620_0_36, LS_000001865b19c620_0_40, LS_000001865b19c620_0_44;
LS_000001865b19c620_1_12 .concat [ 4 0 0 0], LS_000001865b19c620_0_48;
L_000001865b19c620 .concat [ 16 16 16 4], LS_000001865b19c620_1_0, LS_000001865b19c620_1_4, LS_000001865b19c620_1_8, LS_000001865b19c620_1_12;
L_000001865b19d660 .part v000001865b07c0b0_0, 31, 1;
L_000001865b19dca0 .part v000001865b07c0b0_0, 7, 1;
L_000001865b19cb20 .part v000001865b07c0b0_0, 25, 6;
L_000001865b19dde0 .part v000001865b07c0b0_0, 8, 4;
LS_000001865b19da20_0_0 .concat [ 4 6 1 1], L_000001865b19dde0, L_000001865b19cb20, L_000001865b19dca0, L_000001865b19d660;
LS_000001865b19da20_0_4 .concat [ 52 0 0 0], L_000001865b19c620;
L_000001865b19da20 .concat [ 12 52 0 0], LS_000001865b19da20_0_0, LS_000001865b19da20_0_4;
L_000001865b19dac0 .part v000001865b07c0b0_0, 5, 2;
S_000001865afcf250 .scope module, "m1" "MUX_3_1" 6 12, 7 1 0, S_000001865afcf0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 64 "C";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /INPUT 2 "S";
v000001865b0322c0_0 .net "A", 63 0, L_000001865b19d520;  1 drivers
v000001865b031640_0 .net "B", 63 0, L_000001865b19d480;  1 drivers
v000001865b032360_0 .net "C", 63 0, L_000001865b19da20;  1 drivers
v000001865b033120_0 .net "O", 63 0, L_000001865b153780;  alias, 1 drivers
v000001865b031500_0 .net "S", 1 0, L_000001865b19dac0;  1 drivers
L_000001865b154028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001865b032d60_0 .net/2u *"_ivl_0", 1 0, L_000001865b154028;  1 drivers
v000001865b033080_0 .net *"_ivl_2", 0 0, L_000001865b1533c0;  1 drivers
L_000001865b154070 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001865b032540_0 .net/2u *"_ivl_4", 1 0, L_000001865b154070;  1 drivers
v000001865b032400_0 .net *"_ivl_6", 0 0, L_000001865b153460;  1 drivers
v000001865b032860_0 .net *"_ivl_8", 63 0, L_000001865b1535a0;  1 drivers
L_000001865b1533c0 .cmp/eq 2, L_000001865b19dac0, L_000001865b154028;
L_000001865b153460 .cmp/eq 2, L_000001865b19dac0, L_000001865b154070;
L_000001865b1535a0 .functor MUXZ 64, L_000001865b19da20, L_000001865b19d480, L_000001865b153460, C4<>;
L_000001865b153780 .functor MUXZ 64, L_000001865b1535a0, L_000001865b19d520, L_000001865b1533c0, C4<>;
S_000001865afcf3e0 .scope module, "PC" "Program_Counter" 3 28, 8 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "PC_In";
    .port_info 3 /OUTPUT 64 "PC_Out";
v000001865b07cb50_0 .net "PC_In", 63 0, L_000001865b19c8a0;  alias, 1 drivers
v000001865b07dcd0_0 .var "PC_Out", 63 0;
v000001865b07bf70_0 .net "clk", 0 0, v000001865b153d20_0;  alias, 1 drivers
v000001865b07d9b0_0 .net "reset", 0 0, v000001865b153960_0;  alias, 1 drivers
E_000001865b039300 .event posedge, v000001865b07d9b0_0, v000001865b0316e0_0;
S_000001865afc6270 .scope module, "ac1" "ALU_Control" 3 44, 9 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v000001865b07c790_0 .net "ALUOp", 1 0, v000001865b07ca10_0;  alias, 1 drivers
v000001865b07cd30_0 .net "Funct", 3 0, L_000001865b19cd00;  1 drivers
v000001865b07d7d0_0 .var "Operation", 3 0;
E_000001865b039340 .event anyedge, v000001865b07cd30_0, v000001865b07c790_0;
S_000001865afc6400 .scope module, "add1" "Adder" 3 31, 10 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
L_000001865b1540b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001865b07c830_0 .net "a", 63 0, L_000001865b1540b8;  1 drivers
v000001865b07dd70_0 .net "b", 63 0, v000001865b07dcd0_0;  alias, 1 drivers
v000001865b07c470_0 .net "c", 63 0, L_000001865b19d700;  alias, 1 drivers
L_000001865b19d700 .arith/sum 64, L_000001865b1540b8, v000001865b07dcd0_0;
S_000001865afc6590 .scope module, "add2" "Adder" 3 32, 10 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
v000001865b07d5f0_0 .net "a", 63 0, v000001865b07dcd0_0;  alias, 1 drivers
v000001865b07d550_0 .net "b", 63 0, L_000001865b19c4e0;  1 drivers
v000001865b07d870_0 .net "c", 63 0, L_000001865b19d340;  alias, 1 drivers
L_000001865b19d340 .arith/sum 64, v000001865b07dcd0_0, L_000001865b19c4e0;
S_000001865b00c2d0 .scope module, "c1" "Control_Unit" 3 38, 11 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000001865b07ca10_0 .var "ALUOp", 1 0;
v000001865b07dc30_0 .var "ALUSrc", 0 0;
v000001865b07c010_0 .var "Branch", 0 0;
v000001865b07de10_0 .var "MemRead", 0 0;
v000001865b07d690_0 .var "MemWrite", 0 0;
v000001865b07d370_0 .var "MemtoReg", 0 0;
v000001865b07d910_0 .net "Opcode", 6 0, L_000001865b19c1c0;  alias, 1 drivers
v000001865b07d730_0 .var "RegWrite", 0 0;
E_000001865b038b80 .event anyedge, v000001865b07d910_0;
S_000001865b00c460 .scope module, "iMem" "Instruction_Memory" 3 36, 12 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_address";
    .port_info 1 /OUTPUT 32 "Instruction";
v000001865b07c8d0_0 .net "Inst_address", 63 0, v000001865b07dcd0_0;  alias, 1 drivers
v000001865b07c0b0_0 .var "Instruction", 31 0;
v000001865b07d0f0 .array "instr_mem", 0 15, 7 0;
E_000001865b0393c0 .event anyedge, v000001865b07dcd0_0;
S_000001865b00c5f0 .scope module, "iParser" "instruction_parser" 3 40, 13 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v000001865b07cfb0_0 .net "funct3", 14 12, L_000001865b19d7a0;  alias, 1 drivers
v000001865b07ce70_0 .net "funct7", 31 25, L_000001865b19d8e0;  alias, 1 drivers
v000001865b07c1f0_0 .net "instruction", 31 0, v000001865b07c0b0_0;  alias, 1 drivers
v000001865b07daf0_0 .net "opcode", 6 0, L_000001865b19c1c0;  alias, 1 drivers
v000001865b07d190_0 .net "rd", 11 7, L_000001865b19c300;  alias, 1 drivers
v000001865b07db90_0 .net "rs1", 19 15, L_000001865b19d840;  alias, 1 drivers
v000001865b07da50_0 .net "rs2", 24 20, L_000001865b19dd40;  alias, 1 drivers
L_000001865b19c1c0 .part v000001865b07c0b0_0, 0, 7;
L_000001865b19c300 .part v000001865b07c0b0_0, 7, 5;
L_000001865b19d7a0 .part v000001865b07c0b0_0, 12, 3;
L_000001865b19d840 .part v000001865b07c0b0_0, 15, 5;
L_000001865b19dd40 .part v000001865b07c0b0_0, 20, 5;
L_000001865b19d8e0 .part v000001865b07c0b0_0, 25, 7;
S_000001865b015ce0 .scope module, "muxALUSrc" "MUX" 3 46, 14 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001865b154190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001865b0409e0 .functor XNOR 1, v000001865b07dc30_0, L_000001865b154190, C4<0>, C4<0>;
v000001865b07d230_0 .net "A", 63 0, L_000001865b153780;  alias, 1 drivers
v000001865b07c150_0 .net "B", 63 0, v000001865b152740_0;  alias, 1 drivers
v000001865b07d050_0 .net "O", 63 0, L_000001865b19df20;  alias, 1 drivers
v000001865b07c290_0 .net "S", 0 0, v000001865b07dc30_0;  alias, 1 drivers
v000001865b07c330_0 .net/2u *"_ivl_0", 0 0, L_000001865b154190;  1 drivers
v000001865b07c3d0_0 .net *"_ivl_2", 0 0, L_000001865b0409e0;  1 drivers
L_000001865b19df20 .functor MUXZ 64, v000001865b152740_0, L_000001865b153780, L_000001865b0409e0, C4<>;
S_000001865b015e70 .scope module, "muxBranch" "MUX" 3 34, 14 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001865b154148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001865b041460 .functor XNOR 1, L_000001865b040f20, L_000001865b154148, C4<0>, C4<0>;
v000001865b07c510_0 .net "A", 63 0, L_000001865b19d340;  alias, 1 drivers
v000001865b07c5b0_0 .net "B", 63 0, L_000001865b19d700;  alias, 1 drivers
v000001865b07cbf0_0 .net "O", 63 0, L_000001865b19c8a0;  alias, 1 drivers
v000001865b07c650_0 .net "S", 0 0, L_000001865b040f20;  1 drivers
v000001865b07c6f0_0 .net/2u *"_ivl_0", 0 0, L_000001865b154148;  1 drivers
v000001865b07cab0_0 .net *"_ivl_2", 0 0, L_000001865b041460;  1 drivers
L_000001865b19c8a0 .functor MUXZ 64, L_000001865b19d700, L_000001865b19d340, L_000001865b041460, C4<>;
S_000001865b016000 .scope module, "muxMemory" "MUX" 3 50, 14 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001865b1541d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001865b0411c0 .functor XNOR 1, v000001865b07d370_0, L_000001865b1541d8, C4<0>, C4<0>;
v000001865b07cc90_0 .net "A", 63 0, v000001865b0320e0_0;  alias, 1 drivers
v000001865b07cdd0_0 .net "B", 63 0, v000001865b032ae0_0;  alias, 1 drivers
v000001865b07cf10_0 .net "O", 63 0, L_000001865b19d3e0;  alias, 1 drivers
v000001865b07d410_0 .net "S", 0 0, v000001865b07d370_0;  alias, 1 drivers
v000001865b07d4b0_0 .net/2u *"_ivl_0", 0 0, L_000001865b1541d8;  1 drivers
v000001865b153dc0_0 .net *"_ivl_2", 0 0, L_000001865b0411c0;  1 drivers
L_000001865b19d3e0 .functor MUXZ 64, v000001865b032ae0_0, v000001865b0320e0_0, L_000001865b0411c0, C4<>;
S_000001865af92ca0 .scope module, "rFile" "registerFile" 3 42, 15 1 0, S_000001865afd4670;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v000001865b1526a0_0 .var "ReadData1", 63 0;
v000001865b152740_0 .var "ReadData2", 63 0;
v000001865b152b00_0 .net "RegWrite", 0 0, v000001865b07d730_0;  alias, 1 drivers
v000001865b153f00_0 .net "WriteData", 63 0, L_000001865b19d3e0;  alias, 1 drivers
v000001865b152060_0 .net "clk", 0 0, v000001865b153d20_0;  alias, 1 drivers
v000001865b153aa0_0 .net "rd", 4 0, L_000001865b19c300;  alias, 1 drivers
v000001865b153b40 .array "registers", 0 31, 63 0;
v000001865b1536e0_0 .net "reset", 0 0, v000001865b153960_0;  alias, 1 drivers
v000001865b152ba0_0 .net "rs1", 4 0, L_000001865b19d840;  alias, 1 drivers
v000001865b152100_0 .net "rs2", 4 0, L_000001865b19dd40;  alias, 1 drivers
v000001865b153b40_0 .array/port v000001865b153b40, 0;
v000001865b153b40_1 .array/port v000001865b153b40, 1;
E_000001865b038b40/0 .event anyedge, v000001865b07d9b0_0, v000001865b07db90_0, v000001865b153b40_0, v000001865b153b40_1;
v000001865b153b40_2 .array/port v000001865b153b40, 2;
v000001865b153b40_3 .array/port v000001865b153b40, 3;
v000001865b153b40_4 .array/port v000001865b153b40, 4;
v000001865b153b40_5 .array/port v000001865b153b40, 5;
E_000001865b038b40/1 .event anyedge, v000001865b153b40_2, v000001865b153b40_3, v000001865b153b40_4, v000001865b153b40_5;
v000001865b153b40_6 .array/port v000001865b153b40, 6;
v000001865b153b40_7 .array/port v000001865b153b40, 7;
v000001865b153b40_8 .array/port v000001865b153b40, 8;
v000001865b153b40_9 .array/port v000001865b153b40, 9;
E_000001865b038b40/2 .event anyedge, v000001865b153b40_6, v000001865b153b40_7, v000001865b153b40_8, v000001865b153b40_9;
v000001865b153b40_10 .array/port v000001865b153b40, 10;
v000001865b153b40_11 .array/port v000001865b153b40, 11;
v000001865b153b40_12 .array/port v000001865b153b40, 12;
v000001865b153b40_13 .array/port v000001865b153b40, 13;
E_000001865b038b40/3 .event anyedge, v000001865b153b40_10, v000001865b153b40_11, v000001865b153b40_12, v000001865b153b40_13;
v000001865b153b40_14 .array/port v000001865b153b40, 14;
v000001865b153b40_15 .array/port v000001865b153b40, 15;
v000001865b153b40_16 .array/port v000001865b153b40, 16;
v000001865b153b40_17 .array/port v000001865b153b40, 17;
E_000001865b038b40/4 .event anyedge, v000001865b153b40_14, v000001865b153b40_15, v000001865b153b40_16, v000001865b153b40_17;
v000001865b153b40_18 .array/port v000001865b153b40, 18;
v000001865b153b40_19 .array/port v000001865b153b40, 19;
v000001865b153b40_20 .array/port v000001865b153b40, 20;
v000001865b153b40_21 .array/port v000001865b153b40, 21;
E_000001865b038b40/5 .event anyedge, v000001865b153b40_18, v000001865b153b40_19, v000001865b153b40_20, v000001865b153b40_21;
v000001865b153b40_22 .array/port v000001865b153b40, 22;
v000001865b153b40_23 .array/port v000001865b153b40, 23;
v000001865b153b40_24 .array/port v000001865b153b40, 24;
v000001865b153b40_25 .array/port v000001865b153b40, 25;
E_000001865b038b40/6 .event anyedge, v000001865b153b40_22, v000001865b153b40_23, v000001865b153b40_24, v000001865b153b40_25;
v000001865b153b40_26 .array/port v000001865b153b40, 26;
v000001865b153b40_27 .array/port v000001865b153b40, 27;
v000001865b153b40_28 .array/port v000001865b153b40, 28;
v000001865b153b40_29 .array/port v000001865b153b40, 29;
E_000001865b038b40/7 .event anyedge, v000001865b153b40_26, v000001865b153b40_27, v000001865b153b40_28, v000001865b153b40_29;
v000001865b153b40_30 .array/port v000001865b153b40, 30;
v000001865b153b40_31 .array/port v000001865b153b40, 31;
E_000001865b038b40/8 .event anyedge, v000001865b153b40_30, v000001865b153b40_31, v000001865b07da50_0;
E_000001865b038b40 .event/or E_000001865b038b40/0, E_000001865b038b40/1, E_000001865b038b40/2, E_000001865b038b40/3, E_000001865b038b40/4, E_000001865b038b40/5, E_000001865b038b40/6, E_000001865b038b40/7, E_000001865b038b40/8;
    .scope S_000001865afcf3e0;
T_0 ;
    %wait E_000001865b039300;
    %load/vec4 v000001865b07d9b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000001865b07cb50_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000001865b07dcd0_0, 0, 64;
    %jmp T_0;
    .thread T_0;
    .scope S_000001865b00c460;
T_1 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 154, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 149, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b07d0f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001865b00c460;
T_2 ;
    %wait E_000001865b0393c0;
    %load/vec4 v000001865b07c8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001865b07c0b0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001865b07c0b0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001865b07c0b0_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001865b07d0f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001865b07c0b0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001865b00c2d0;
T_3 ;
    %wait E_000001865b038b80;
    %load/vec4 v000001865b07d910_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07dc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07c010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001865b07ca10_0, 0, 2;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07dc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07d730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07c010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001865b07ca10_0, 0, 2;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07dc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07d370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07d730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07c010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001865b07ca10_0, 0, 2;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07dc30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001865b07d370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07c010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001865b07ca10_0, 0, 2;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07dc30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001865b07d370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07c010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001865b07ca10_0, 0, 2;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07dc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b07d730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07d690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b07c010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001865b07ca10_0, 0, 2;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001865af92ca0;
T_4 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b153b40, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001865af92ca0;
T_5 ;
    %wait E_000001865b038b40;
    %load/vec4 v000001865b1536e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000001865b152ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001865b153b40, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v000001865b1526a0_0, 0;
    %load/vec4 v000001865b1536e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v000001865b152100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001865b153b40, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v000001865b152740_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001865af92ca0;
T_6 ;
    %wait E_000001865b0394c0;
    %load/vec4 v000001865b152b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001865b153f00_0;
    %load/vec4 v000001865b153aa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001865b153b40, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001865afc6270;
T_7 ;
    %wait E_000001865b039340;
    %load/vec4 v000001865b07c790_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001865b07d7d0_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001865b07c790_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001865b07d7d0_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001865b07c790_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000001865b07cd30_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001865b07d7d0_0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001865b07cd30_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001865b07d7d0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001865b07cd30_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001865b07d7d0_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000001865b07cd30_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001865b07d7d0_0, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001865afd4800;
T_8 ;
    %wait E_000001865b037cc0;
    %load/vec4 v000001865b031a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v000001865b032a40_0;
    %load/vec4 v000001865b032ea0_0;
    %or;
    %inv;
    %assign/vec4 v000001865b032ae0_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001865b032a40_0;
    %load/vec4 v000001865b032ea0_0;
    %and;
    %assign/vec4 v000001865b032ae0_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001865b032a40_0;
    %load/vec4 v000001865b032ea0_0;
    %or;
    %assign/vec4 v000001865b032ae0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001865b032a40_0;
    %load/vec4 v000001865b032ea0_0;
    %add;
    %assign/vec4 v000001865b032ae0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001865b032a40_0;
    %load/vec4 v000001865b032ea0_0;
    %sub;
    %assign/vec4 v000001865b032ae0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v000001865b032ae0_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v000001865b032720_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001865afd4990;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001865b032cc0, 4, 0;
    %end;
    .thread T_9;
    .scope S_000001865afd4990;
T_10 ;
    %wait E_000001865b0394c0;
    %load/vec4 v000001865b031d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001865b032f40_0;
    %parti/s 8, 56, 7;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001865b032cc0, 4, 0;
    %load/vec4 v000001865b032f40_0;
    %parti/s 8, 48, 7;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001865b032cc0, 4, 0;
    %load/vec4 v000001865b032f40_0;
    %parti/s 8, 40, 7;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001865b032cc0, 4, 0;
    %load/vec4 v000001865b032f40_0;
    %parti/s 8, 32, 7;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001865b032cc0, 4, 0;
    %load/vec4 v000001865b032f40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001865b032cc0, 4, 0;
    %load/vec4 v000001865b032f40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001865b032cc0, 4, 0;
    %load/vec4 v000001865b032f40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001865b032cc0, 4, 0;
    %load/vec4 v000001865b032f40_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000001865b0315a0_0;
    %store/vec4a v000001865b032cc0, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001865afd4990;
T_11 ;
    %wait E_000001865b039900;
    %load/vec4 v000001865b0318c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001865b032cc0, 4;
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001865b032cc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001865b032cc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001865b032cc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001865b032cc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001865b032cc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001865b0315a0_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001865b032cc0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v000001865b0320e0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001865b0439b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b153d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001865b153960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001865b153960_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001865b0439b0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001865b153d20_0;
    %inv;
    %store/vec4 v000001865b153d20_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001865b0439b0;
T_14 ;
    %vpi_call 2 20 "$dumpfile", "RISC_V_Processor.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RISC_V_Pr_tb.v";
    "./RISC_V_Processor.v";
    "./ALU_64_bit.v";
    "./Data_Memory.v";
    "./immediate_generator.v";
    "./MUX_3_1.v";
    "./Program_Counter.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control_Unit.v";
    "./instruction_Memory.v";
    "./instruction_parser.v";
    "./MUX.v";
    "./registerFile.v";
