
# See LICENSE for license details.

# This file is automatically generated. Do not edit.

#*****************************************************************************
# isa/rv64uv/vmerge_vvm_LMUL8SEW32VL32.S
#-----------------------------------------------------------------------------
#
# Test vmerge.vvm instructions.
# With LMUL=8, SEW=32, VL=32
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV64UV

RVTEST_CODE_BEGIN

  la a1, tdat
  la a3, sres
  la a2, tdat+8
  lwu a4, 0(a1)
  lwu a5, 0(a2)

  sw a5, 0(a3)
  lwu a4, 4(a1)
  lwu a5, 4(a2)
  lwu a5, 4(a1)
  sw a5, 4(a3)
  lwu a4, 8(a1)
  lwu a5, 8(a2)

  sw a5, 8(a3)
  lwu a4, 12(a1)
  lwu a5, 12(a2)
  lwu a5, 12(a1)
  sw a5, 12(a3)
  lwu a4, 16(a1)
  lwu a5, 16(a2)

  sw a5, 16(a3)
  lwu a4, 20(a1)
  lwu a5, 20(a2)
  lwu a5, 20(a1)
  sw a5, 20(a3)
  lwu a4, 24(a1)
  lwu a5, 24(a2)

  sw a5, 24(a3)
  lwu a4, 28(a1)
  lwu a5, 28(a2)
  lwu a5, 28(a1)
  sw a5, 28(a3)
  lwu a4, 32(a1)
  lwu a5, 32(a2)

  sw a5, 32(a3)
  lwu a4, 36(a1)
  lwu a5, 36(a2)
  lwu a5, 36(a1)
  sw a5, 36(a3)
  lwu a4, 40(a1)
  lwu a5, 40(a2)

  sw a5, 40(a3)
  lwu a4, 44(a1)
  lwu a5, 44(a2)
  lwu a5, 44(a1)
  sw a5, 44(a3)
  lwu a4, 48(a1)
  lwu a5, 48(a2)

  sw a5, 48(a3)
  lwu a4, 52(a1)
  lwu a5, 52(a2)
  lwu a5, 52(a1)
  sw a5, 52(a3)
  lwu a4, 56(a1)
  lwu a5, 56(a2)

  sw a5, 56(a3)
  lwu a4, 60(a1)
  lwu a5, 60(a2)
  lwu a5, 60(a1)
  sw a5, 60(a3)
  lwu a4, 64(a1)
  lwu a5, 64(a2)

  sw a5, 64(a3)
  lwu a4, 68(a1)
  lwu a5, 68(a2)
  lwu a5, 68(a1)
  sw a5, 68(a3)
  lwu a4, 72(a1)
  lwu a5, 72(a2)

  sw a5, 72(a3)
  lwu a4, 76(a1)
  lwu a5, 76(a2)
  lwu a5, 76(a1)
  sw a5, 76(a3)
  lwu a4, 80(a1)
  lwu a5, 80(a2)

  sw a5, 80(a3)
  lwu a4, 84(a1)
  lwu a5, 84(a2)
  lwu a5, 84(a1)
  sw a5, 84(a3)
  lwu a4, 88(a1)
  lwu a5, 88(a2)

  sw a5, 88(a3)
  lwu a4, 92(a1)
  lwu a5, 92(a2)
  lwu a5, 92(a1)
  sw a5, 92(a3)
  lwu a4, 96(a1)
  lwu a5, 96(a2)

  sw a5, 96(a3)
  lwu a4, 100(a1)
  lwu a5, 100(a2)
  lwu a5, 100(a1)
  sw a5, 100(a3)
  lwu a4, 104(a1)
  lwu a5, 104(a2)

  sw a5, 104(a3)
  lwu a4, 108(a1)
  lwu a5, 108(a2)
  lwu a5, 108(a1)
  sw a5, 108(a3)
  lwu a4, 112(a1)
  lwu a5, 112(a2)

  sw a5, 112(a3)
  lwu a4, 116(a1)
  lwu a5, 116(a2)
  lwu a5, 116(a1)
  sw a5, 116(a3)
  lwu a4, 120(a1)
  lwu a5, 120(a2)

  sw a5, 120(a3)
  lwu a4, 124(a1)
  lwu a5, 124(a2)
  lwu a5, 124(a1)
  sw a5, 124(a3)


  li t0, -1
  vsetvli t1, t0, e32,m8,ta,ma
  la a2, tdat
  vle32.v v16, (a2)
  vle32.v v8, (a2)
  la a2, tdat+8
  vle32.v v24, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 32
  vsetvli t1, t0, e32,m8,ta,ma
  vmerge.vvm v8, v16, v24, v0

  li t0, -1
  vsetvli t1, t0, e32,m8,ta,ma
  la a1, res
  vse32.v v8, (a1)
  la a2, sres

  TEST_CASE_REG(3, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(4, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(5, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(6, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(7, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(8, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(9, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(10, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(11, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(12, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(13, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(14, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(15, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(16, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(17, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(18, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)



  li t0, -1
  vsetvli t1, t0, e32,m8,ta,ma
  la a2, tdat
  vle32.v v16, (a2)
  vle32.v v8, (a2)
  la a2, tdat+8
  vle32.v v24, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 32
  vsetvli t1, t0, e32,m8,tu,ma
  vmerge.vvm v8, v16, v24, v0

  li t0, -1
  vsetvli t1, t0, e32,m8,ta,ma
  la a1, res
  vse32.v v8, (a1)
  la a2, sres

  TEST_CASE_REG(19, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(20, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(21, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(22, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(23, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(24, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(25, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(26, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(27, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(28, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(29, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(30, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(31, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(32, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(33, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(34, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)



  TEST_PASSFAIL

RVTEST_CODE_END

  .data
RVTEST_DATA_BEGIN

res:
  .zero 264

sres:
  .zero 264

tdat:
  .quad 0x1
  .quad 0x1
  .quad 0x3fffffff8
  .quad 0x700000000
  .quad 0xffffffffefffffff
  .quad 0x100000000
  .quad 0xefffffffffffffff
  .quad 0x100000000
  .quad 0x1
  .quad 0x1
  .quad 0x3fffffff8
  .quad 0x700000000
  .quad 0xffffffffefffffff
  .quad 0x100000000
  .quad 0xefffffffffffffff
  .quad 0x100000000
  .quad 0x1
  .quad 0x1
  .quad 0x3fffffff8
  .quad 0x700000000
  .quad 0xffffffffefffffff
  .quad 0x100000000
  .quad 0xefffffffffffffff
  .quad 0x100000000
  .quad 0x1
  .quad 0x1
  .quad 0x3fffffff8
  .quad 0x700000000
  .quad 0xffffffffefffffff
  .quad 0x100000000
  .quad 0xefffffffffffffff
  .quad 0x100000000
  .quad 0x1

mask:
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555

RVTEST_DATA_END
