
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 20 y = 20
Auto-sizing FPGA, try x = 10 y = 10
Auto-sizing FPGA, try x = 15 y = 15
Auto-sizing FPGA, try x = 17 y = 17
Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 17 y = 17
FPGA auto-sized to, x = 18 y = 18

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      72	blocks of type .io
Architecture 72	blocks of type .io
Netlist      315	blocks of type .clb
Architecture 324	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 18 x 18 array of clbs.

Netlist num_nets:  360
Netlist num_blocks:  387
Netlist inputs pins:  45
Netlist output pins:  27

11 19 0
14 0 0
19 16 0
5 0 0
2 0 0
19 2 0
0 1 0
7 0 0
0 13 0
0 9 0
12 0 0
1 19 0
19 12 0
4 19 0
9 19 0
1 12 0
6 10 0
5 16 0
4 13 0
8 15 0
17 1 0
3 14 0
5 6 0
5 7 0
18 10 0
14 6 0
18 5 0
16 6 0
16 7 0
9 5 0
19 4 0
3 9 0
14 16 0
1 11 0
15 15 0
1 7 0
1 4 0
18 7 0
17 8 0
1 13 0
9 14 0
14 15 0
7 16 0
2 17 0
18 3 0
18 8 0
4 9 0
18 2 0
2 18 0
15 6 0
2 12 0
6 2 0
13 13 0
4 10 0
4 2 0
6 9 0
0 6 0
16 8 0
13 11 0
10 5 0
16 3 0
7 18 0
7 9 0
5 17 0
18 14 0
19 5 0
17 5 0
17 6 0
0 3 0
9 0 0
17 4 0
8 9 0
17 2 0
2 6 0
19 17 0
18 15 0
17 15 0
3 12 0
2 11 0
8 12 0
3 15 0
4 3 0
7 14 0
19 3 0
8 8 0
8 7 0
6 17 0
9 8 0
2 13 0
19 15 0
18 0 0
8 3 0
4 14 0
11 8 0
1 14 0
15 8 0
9 2 0
8 19 0
13 8 0
14 19 0
5 3 0
3 17 0
5 9 0
10 10 0
2 3 0
16 5 0
3 16 0
3 4 0
17 14 0
11 2 0
18 13 0
16 19 0
7 7 0
0 15 0
0 4 0
0 5 0
1 10 0
14 5 0
10 1 0
16 14 0
12 9 0
16 4 0
18 12 0
11 12 0
8 2 0
1 1 0
2 8 0
3 3 0
3 11 0
15 17 0
0 14 0
16 17 0
8 18 0
3 0 0
8 10 0
7 11 0
9 18 0
6 0 0
5 19 0
19 8 0
16 0 0
15 19 0
17 13 0
13 3 0
12 10 0
1 5 0
11 3 0
3 19 0
8 17 0
8 1 0
18 11 0
10 18 0
9 6 0
19 1 0
9 9 0
10 6 0
13 0 0
8 6 0
15 18 0
11 6 0
0 16 0
9 7 0
18 19 0
17 3 0
12 19 0
6 19 0
13 2 0
7 6 0
13 19 0
1 9 0
5 18 0
3 13 0
8 5 0
17 12 0
2 4 0
9 17 0
12 13 0
14 10 0
1 15 0
7 5 0
4 15 0
12 6 0
10 0 0
11 0 0
0 8 0
5 10 0
14 1 0
10 4 0
11 18 0
19 11 0
10 17 0
9 10 0
10 16 0
7 19 0
16 13 0
5 15 0
15 13 0
4 16 0
4 18 0
6 18 0
12 4 0
7 15 0
14 4 0
7 12 0
6 14 0
4 5 0
3 6 0
8 4 0
10 19 0
14 8 0
17 11 0
2 10 0
12 12 0
16 12 0
9 13 0
2 1 0
7 13 0
15 0 0
19 18 0
7 10 0
3 1 0
14 14 0
1 2 0
7 17 0
12 18 0
0 12 0
0 18 0
13 14 0
5 11 0
10 2 0
1 3 0
3 2 0
11 17 0
13 10 0
14 7 0
9 15 0
13 6 0
17 16 0
19 10 0
6 13 0
2 14 0
16 11 0
13 12 0
4 8 0
11 5 0
4 0 0
0 10 0
17 10 0
9 16 0
4 12 0
17 18 0
6 11 0
17 19 0
12 3 0
4 7 0
11 16 0
15 5 0
6 16 0
9 1 0
12 15 0
10 13 0
13 15 0
10 15 0
12 8 0
3 18 0
11 9 0
18 16 0
15 12 0
15 4 0
2 9 0
18 17 0
3 10 0
6 5 0
17 17 0
12 14 0
17 0 0
14 12 0
8 0 0
6 6 0
15 14 0
15 11 0
5 12 0
19 13 0
7 8 0
6 4 0
13 18 0
12 17 0
2 7 0
18 4 0
19 6 0
4 11 0
16 10 0
10 3 0
13 1 0
16 18 0
17 7 0
8 16 0
5 4 0
1 18 0
10 14 0
9 3 0
4 17 0
18 6 0
15 7 0
14 9 0
19 9 0
13 17 0
13 7 0
4 1 0
2 16 0
11 15 0
2 15 0
14 18 0
9 11 0
12 2 0
12 11 0
11 1 0
11 4 0
17 9 0
10 12 0
6 12 0
10 9 0
0 17 0
12 16 0
14 13 0
1 17 0
1 16 0
12 7 0
11 7 0
7 3 0
2 5 0
7 2 0
18 9 0
3 5 0
12 1 0
6 1 0
5 14 0
6 8 0
15 16 0
10 11 0
6 7 0
18 18 0
19 14 0
11 14 0
10 8 0
13 9 0
16 16 0
5 13 0
14 2 0
4 4 0
6 15 0
7 1 0
1 8 0
10 7 0
16 15 0
16 9 0
5 1 0
15 10 0
3 8 0
9 4 0
14 17 0
14 3 0
14 11 0
11 11 0
7 4 0
11 10 0
5 2 0
11 13 0
13 16 0
3 7 0
0 7 0
15 9 0
6 3 0
0 2 0
2 19 0
1 0 0
0 11 0
5 8 0
19 7 0
9 12 0
5 5 0
8 14 0
1 6 0
4 6 0
2 2 0
8 13 0
8 11 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.32428e-09.
T_crit: 9.32175e-09.
T_crit: 9.32175e-09.
T_crit: 9.32302e-09.
T_crit: 9.32428e-09.
T_crit: 9.32428e-09.
T_crit: 9.32428e-09.
T_crit: 9.32554e-09.
T_crit: 9.32554e-09.
T_crit: 9.2272e-09.
T_crit: 9.23413e-09.
T_crit: 9.2272e-09.
T_crit: 9.55879e-09.
T_crit: 9.64698e-09.
T_crit: 9.6427e-09.
T_crit: 9.52909e-09.
T_crit: 9.52966e-09.
T_crit: 1.14617e-08.
T_crit: 1.01284e-08.
T_crit: 9.34944e-09.
T_crit: 1.05827e-08.
T_crit: 1.07223e-08.
T_crit: 1.04624e-08.
T_crit: 1.08789e-08.
T_crit: 9.84587e-09.
T_crit: 9.92625e-09.
T_crit: 9.94617e-09.
T_crit: 1.03708e-08.
T_crit: 1.0251e-08.
T_crit: 1.02977e-08.
T_crit: 1.09574e-08.
T_crit: 1.04242e-08.
T_crit: 1.0885e-08.
T_crit: 1.01361e-08.
T_crit: 1.02595e-08.
T_crit: 1.0828e-08.
T_crit: 1.0349e-08.
T_crit: 1.04499e-08.
T_crit: 1.01327e-08.
T_crit: 9.91275e-09.
T_crit: 9.8245e-09.
T_crit: 1.02111e-08.
T_crit: 1.00173e-08.
T_crit: 1.00447e-08.
T_crit: 1.1257e-08.
T_crit: 1.04079e-08.
T_crit: 1.0643e-08.
T_crit: 1.01123e-08.
T_crit: 1.02118e-08.
T_crit: 9.92473e-09.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.31923e-09.
T_crit: 9.31671e-09.
T_crit: 9.32175e-09.
T_crit: 9.31671e-09.
T_crit: 9.31797e-09.
T_crit: 9.31671e-09.
T_crit: 9.31797e-09.
T_crit: 9.22341e-09.
T_crit: 9.23211e-09.
T_crit: 9.22594e-09.
T_crit: 9.22215e-09.
T_crit: 9.22215e-09.
T_crit: 9.22215e-09.
T_crit: 9.22215e-09.
T_crit: 9.22215e-09.
T_crit: 9.22215e-09.
T_crit: 9.22215e-09.
T_crit: 9.22215e-09.
T_crit: 9.22215e-09.
T_crit: 9.23722e-09.
T_crit: 9.55754e-09.
T_crit: 1.05082e-08.
T_crit: 1.01482e-08.
T_crit: 1.04929e-08.
T_crit: 1.14767e-08.
T_crit: 1.10173e-08.
T_crit: 1.10634e-08.
T_crit: 1.09694e-08.
T_crit: 1.20002e-08.
T_crit: 1.14339e-08.
T_crit: 1.17171e-08.
T_crit: 1.1649e-08.
T_crit: 1.14384e-08.
T_crit: 1.20701e-08.
T_crit: 1.18703e-08.
T_crit: 1.33219e-08.
T_crit: 1.23859e-08.
T_crit: 1.20877e-08.
T_crit: 1.22719e-08.
T_crit: 1.20604e-08.
T_crit: 1.16635e-08.
T_crit: 1.11858e-08.
T_crit: 1.16583e-08.
T_crit: 1.23701e-08.
T_crit: 1.25637e-08.
T_crit: 1.16876e-08.
T_crit: 1.22719e-08.
T_crit: 1.17511e-08.
T_crit: 1.1366e-08.
T_crit: 1.20761e-08.
Routing failed.
low, high, current 16 -1 32
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.31923e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
Successfully routed after 16 routing iterations.
Completed net delay value cross check successfully.
low, high, current 16 32 24
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.31923e-09.
T_crit: 9.31671e-09.
T_crit: 9.32175e-09.
T_crit: 9.32175e-09.
T_crit: 9.32175e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
T_crit: 9.31671e-09.
Successfully routed after 19 routing iterations.
Completed net delay value cross check successfully.
low, high, current 16 24 20
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 8.93349e-09.
T_crit: 9.02931e-09.
T_crit: 8.92088e-09.
T_crit: 8.92845e-09.
T_crit: 9.03688e-09.
T_crit: 8.92845e-09.
T_crit: 9.02805e-09.
T_crit: 8.91962e-09.
T_crit: 8.91205e-09.
T_crit: 8.91577e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
T_crit: 8.91205e-09.
Successfully routed after 22 routing iterations.
Completed net delay value cross check successfully.
low, high, current 16 20 18
Warning (check_all_tracks_reach_pins):  track 16 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 17 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.32434e-09.
T_crit: 9.34692e-09.
T_crit: 9.30921e-09.
T_crit: 9.30921e-09.
T_crit: 9.30921e-09.
T_crit: 9.30921e-09.
T_crit: 9.30921e-09.
T_crit: 9.30921e-09.
T_crit: 9.30921e-09.
T_crit: 9.30921e-09.
T_crit: 9.30921e-09.
T_crit: 9.21717e-09.
T_crit: 9.21717e-09.
T_crit: 9.20834e-09.
T_crit: 9.20834e-09.
T_crit: 9.21717e-09.
T_crit: 9.21717e-09.
T_crit: 9.21717e-09.
T_crit: 9.20645e-09.
T_crit: 9.33682e-09.
T_crit: 9.20645e-09.
T_crit: 9.62555e-09.
T_crit: 9.53105e-09.
T_crit: 9.43447e-09.
T_crit: 9.6287e-09.
T_crit: 9.41479e-09.
T_crit: 9.62107e-09.
T_crit: 1.03372e-08.
T_crit: 9.98733e-09.
T_crit: 1.28761e-08.
T_crit: 1.058e-08.
T_crit: 1.09691e-08.
T_crit: 1.10791e-08.
T_crit: 1.06859e-08.
T_crit: 1.05567e-08.
T_crit: 1.15701e-08.
T_crit: 1.1269e-08.
T_crit: 1.15066e-08.
T_crit: 1.15792e-08.
T_crit: 1.10798e-08.
T_crit: 1.17e-08.
T_crit: 1.08164e-08.
T_crit: 1.11109e-08.
T_crit: 1.11075e-08.
T_crit: 1.1607e-08.
T_crit: 1.18938e-08.
T_crit: 1.22052e-08.
T_crit: 1.1808e-08.
T_crit: 1.18847e-08.
T_crit: 1.22001e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -397409655
Best routing used a channel width factor of 20.


Average number of bends per net: 6.83889  Maximum # of bends: 52


The number of routed nets (nonglobal): 360
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 9898   Average net length: 27.4944
	Maximum net length: 200

Wirelength results in terms of physical segments:
	Total wiring segments used: 5049   Av. wire segments per net: 14.0250
	Maximum segments used by a net: 103


X - Directed channels:

j	max occ	av_occ		capacity
0	19	12.2222  	20
1	17	12.4444  	20
2	17	12.5000  	20
3	19	13.3889  	20
4	19	15.0556  	20
5	19	14.5556  	20
6	17	14.0556  	20
7	19	14.1111  	20
8	19	15.3889  	20
9	20	15.0556  	20
10	18	14.3889  	20
11	19	15.5000  	20
12	20	14.8333  	20
13	19	14.6111  	20
14	18	14.2778  	20
15	19	15.3333  	20
16	20	14.7222  	20
17	18	13.8889  	20
18	18	12.0000  	20

Y - Directed channels:

i	max occ	av_occ		capacity
0	17	12.6111  	20
1	18	13.8333  	20
2	18	15.5556  	20
3	19	16.6111  	20
4	20	16.4444  	20
5	19	15.2778  	20
6	20	16.1111  	20
7	20	16.0000  	20
8	19	16.0000  	20
9	20	15.8889  	20
10	19	15.3889  	20
11	19	16.3333  	20
12	20	14.9444  	20
13	20	14.1667  	20
14	18	14.8333  	20
15	18	13.0000  	20
16	17	12.9444  	20
17	17	13.2778  	20
18	17	12.3333  	20

Total Tracks in X-direction: 380  in Y-direction: 380

Logic Area (in minimum width transistor areas):
Total Logic Area: 9.72e+06  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 816020.  Per logic tile: 2518.58

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.699

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.699

Critical Path: 8.91205e-09 (s)

Time elapsed (PLACE&ROUTE): 18224.320000 ms


Time elapsed (Fernando): 18224.330000 ms

