[{"name": "\u912d\u4e00\u96c4", "email": "yhcheng@ntut.edu.tw", "latestUpdate": "2007-12-24 16:27:32", "objective": "1.\u6578\u4f4d\u7cfb\u7d71\u8a2d\u8a08\u4e4b\u539f\u5247\u8207\u65b9\u6cd5\uff0c2. ASM (Algorithm StateMachine) Chart \u4e4b\u61c9\u7528\u8207\u5e8f\u5411\u908f\u8f2f\u65b9\u6cd5\uff1a\u50b3\u7d71\u5f0f\u5408\u6210\u6cd5\u3001\u3001\u591a\u5de5\u5668\u63a7\u5236\u6cd5\u3001One-Hot \u6cd5\u3001ROM-Based \u6cd5\uff0c3. ASIC\u6240\u9700\u4e4b\u57fa\u672c SSI/MSI \u5143\u4ef6\uff0c4.\u4f7f\u7528 SSI/MSI \u57fa\u672c\u5143\u4ef6\u89e3\u6c7a\u908f\u8f2f\u554f\u984c\uff0c5.\u63a1\u7528\u6578\u4f4d\u7cfb\u7d71\u8a2d\u8a08\u4e4b\u539f\u7406\u8207\u65b9\u6cd5\uff0c\u5229\u7528 ASIC\u4e4b\u57fa\u672c\u5143\u4ef6\uff0c\u518d\u914d\u5408\u57fa\u672c\u9598\u8a2d\u8a08 ALU\u3001CPU \u63a7\u5236\u5668\u3001\u4e2d\u65b7\u63a7\u5236\u5668\u3001DMA \u63a7\u5236\u5668\u7b49 IC \u5143\u4ef6\uff0c6.Bit-Slice \u8a08\u7b97\u6a5f\u8a2d\r\n\u8a08\uff0c7.\u5fae\u7a0b\u5f0f\u8a2d\u8a08\uff0c8.Hardwired CPU \u8a2d\u8a08\u3002", "schedule": "1~4. Design perfect ALU IC chip.\r\n5~6. Design micro sequential IC chip.\r\n8~11. Design Vector Interrupt Controller IC chip.\r\n12. Using above IC to assembly a computer.\r\n13. Memory architecture and hardware design.\r\n14~17. Create any instructions u want.\r\n", "scorePolicy": "\u5e73\u6642\u6210\u7e3e(\u542b\u51fa\u5e2d\u72c0\u6cc1): 30%\r\n\u671f\u4e2d\u8003: 20%\r\n\u671f\u672b\u8003: 50%\r\n", "materials": "1. Digital logic.\r\n2. Assembly language.\r\n3. Computer architecture.\r\n", "foreignLanguageTextbooks": false}]