<stg><name>Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i24"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i14 0, i14 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i10 0, i10 %j24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc182

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc182:0 %indvar_flatten11_load = load i14 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="indvar_flatten11_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc182:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc182:2 %icmp_ln515 = icmp_eq  i14 %indvar_flatten11_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln515"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc182:3 %add_ln515_1 = add i14 %indvar_flatten11_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln515_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc182:4 %br_ln515 = br i1 %icmp_ln515, void %for.inc185, void %for.inc210.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc185:0 %j24_load = load i10 %j24

]]></Node>
<StgValue><ssdm name="j24_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc185:1 %i24_load = load i4 %i24

]]></Node>
<StgValue><ssdm name="i24_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc185:2 %add_ln515 = add i4 %i24_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc185:5 %icmp_ln516 = icmp_eq  i10 %j24_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln516"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc185:6 %select_ln515 = select i1 %icmp_ln516, i10 0, i10 %j24_load

]]></Node>
<StgValue><ssdm name="select_ln515"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc185:7 %select_ln515_2 = select i1 %icmp_ln516, i4 %add_ln515, i4 %i24_load

]]></Node>
<StgValue><ssdm name="select_ln515_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc185:62 %add_ln516 = add i10 %select_ln515, i10 1

]]></Node>
<StgValue><ssdm name="add_ln516"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc185:63 %store_ln516 = store i14 %add_ln515_1, i14 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc185:64 %store_ln516 = store i4 %select_ln515_2, i4 %i24

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc185:65 %store_ln516 = store i10 %add_ln516, i10 %j24

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc185:9 %p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln515_2, i10 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc185:10 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln515_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="12">
<![CDATA[
for.inc185:11 %zext_ln517 = zext i12 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln517"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc185:12 %sub_ln517 = sub i14 %p_shl6, i14 %zext_ln517

]]></Node>
<StgValue><ssdm name="sub_ln517"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="10">
<![CDATA[
for.inc185:16 %zext_ln517_1 = zext i10 %select_ln515

]]></Node>
<StgValue><ssdm name="zext_ln517_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc185:17 %add_ln517 = add i14 %sub_ln517, i14 %zext_ln517_1

]]></Node>
<StgValue><ssdm name="add_ln517"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="14">
<![CDATA[
for.inc185:18 %zext_ln517_2 = zext i14 %add_ln517

]]></Node>
<StgValue><ssdm name="zext_ln517_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc185:19 %v260_addr = getelementptr i32 %v260, i64 0, i64 %zext_ln517_2

]]></Node>
<StgValue><ssdm name="v260_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="14">
<![CDATA[
for.inc185:22 %v303 = load i14 %v260_addr

]]></Node>
<StgValue><ssdm name="v303"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="14">
<![CDATA[
for.inc185:22 %v303 = load i14 %v260_addr

]]></Node>
<StgValue><ssdm name="v303"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="62" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:23 %v304 = fmul i32 %v303, i32 2047

]]></Node>
<StgValue><ssdm name="v304"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:23 %v304 = fmul i32 %v303, i32 2047

]]></Node>
<StgValue><ssdm name="v304"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
for.inc185:8 %zext_ln515 = zext i4 %select_ln515_2

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc185:13 %max_inp1_addr = getelementptr i32 %max_inp1, i64 0, i64 %zext_ln515

]]></Node>
<StgValue><ssdm name="max_inp1_addr"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
for.inc185:14 %max_inp1_load = load i4 %max_inp1_addr

]]></Node>
<StgValue><ssdm name="max_inp1_load"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:23 %v304 = fmul i32 %v303, i32 2047

]]></Node>
<StgValue><ssdm name="v304"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="68" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
for.inc185:14 %max_inp1_load = load i4 %max_inp1_addr

]]></Node>
<StgValue><ssdm name="max_inp1_load"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:23 %v304 = fmul i32 %v303, i32 2047

]]></Node>
<StgValue><ssdm name="v304"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="70" st_id="8" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="71" st_id="9" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="72" st_id="10" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="73" st_id="11" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="74" st_id="12" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="75" st_id="13" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="76" st_id="14" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="77" st_id="15" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="78" st_id="16" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="79" st_id="17" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="80" st_id="18" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="81" st_id="19" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="82" st_id="20" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="83" st_id="21" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="84" st_id="22" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="85" st_id="23" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:24 %v306 = fdiv i32 %v304, i32 %max_inp1_load

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="86" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.inc185:25 %reg = bitcast i32 %v306

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="87" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="32">
<![CDATA[
for.inc185:26 %trunc_ln278 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln278"/></StgValue>
</operation>

<operation id="88" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc185:27 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc185:28 %exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="90" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8">
<![CDATA[
for.inc185:29 %zext_ln283 = zext i8 %exp

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="91" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="32">
<![CDATA[
for.inc185:31 %v307_V = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="v307_V"/></StgValue>
</operation>

<operation id="92" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc185:33 %icmp_ln295 = icmp_eq  i31 %trunc_ln278, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="93" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc185:34 %sh_amt = sub i9 150, i9 %zext_ln283

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="94" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc185:36 %icmp_ln299 = icmp_eq  i8 %exp, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="95" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="32">
<![CDATA[
for.inc185:30 %trunc_ln287 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln287"/></StgValue>
</operation>

<operation id="96" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
for.inc185:32 %zext_ln304_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln287

]]></Node>
<StgValue><ssdm name="zext_ln304_cast"/></StgValue>
</operation>

<operation id="97" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
for.inc185:35 %sext_ln298 = sext i9 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="98" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc185:37 %icmp_ln301 = icmp_sgt  i9 %sh_amt, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="99" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc185:38 %icmp_ln302 = icmp_slt  i9 %sh_amt, i9 25

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="100" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc185:39 %sh_amt_7 = sub i9 0, i9 %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_7"/></StgValue>
</operation>

<operation id="101" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc185:41 %icmp_ln320 = icmp_slt  i9 %sh_amt_7, i9 12

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="102" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="24">
<![CDATA[
for.inc185:42 %zext_ln304 = zext i24 %zext_ln304_cast

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="103" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc185:43 %lshr_ln304 = lshr i32 %zext_ln304, i32 %sext_ln298

]]></Node>
<StgValue><ssdm name="lshr_ln304"/></StgValue>
</operation>

<operation id="104" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="32">
<![CDATA[
for.inc185:44 %v307_V_1 = trunc i32 %lshr_ln304

]]></Node>
<StgValue><ssdm name="v307_V_1"/></StgValue>
</operation>

<operation id="105" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:47 %or_ln299 = or i1 %icmp_ln295, i1 %icmp_ln299

]]></Node>
<StgValue><ssdm name="or_ln299"/></StgValue>
</operation>

<operation id="106" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:48 %xor_ln299 = xor i1 %or_ln299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln299"/></StgValue>
</operation>

<operation id="107" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:49 %and_ln302 = and i1 %icmp_ln302, i1 %xor_ln299

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="108" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:50 %and_ln302_7 = and i1 %and_ln302, i1 %icmp_ln301

]]></Node>
<StgValue><ssdm name="and_ln302_7"/></StgValue>
</operation>

<operation id="109" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc185:51 %v307_V_3 = select i1 %and_ln302_7, i12 %v307_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v307_V_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="110" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="9">
<![CDATA[
for.inc185:40 %sext_ln298_7 = sext i9 %sh_amt_7

]]></Node>
<StgValue><ssdm name="sext_ln298_7"/></StgValue>
</operation>

<operation id="111" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32">
<![CDATA[
for.inc185:45 %sext_ln298_7cast = trunc i32 %sext_ln298_7

]]></Node>
<StgValue><ssdm name="sext_ln298_7cast"/></StgValue>
</operation>

<operation id="112" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc185:46 %shl_ln322 = shl i12 %v307_V, i12 %sext_ln298_7cast

]]></Node>
<StgValue><ssdm name="shl_ln322"/></StgValue>
</operation>

<operation id="113" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:52 %or_ln301 = or i1 %or_ln299, i1 %icmp_ln301

]]></Node>
<StgValue><ssdm name="or_ln301"/></StgValue>
</operation>

<operation id="114" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:53 %xor_ln301 = xor i1 %or_ln301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln301"/></StgValue>
</operation>

<operation id="115" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:54 %and_ln320 = and i1 %icmp_ln320, i1 %xor_ln301

]]></Node>
<StgValue><ssdm name="and_ln320"/></StgValue>
</operation>

<operation id="116" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc185:55 %v307_V_4 = select i1 %and_ln320, i12 %shl_ln322, i12 %v307_V_3

]]></Node>
<StgValue><ssdm name="v307_V_4"/></StgValue>
</operation>

<operation id="117" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:56 %xor_ln295 = xor i1 %icmp_ln295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln295"/></StgValue>
</operation>

<operation id="118" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc185:57 %and_ln299 = and i1 %icmp_ln299, i1 %xor_ln295

]]></Node>
<StgValue><ssdm name="and_ln299"/></StgValue>
</operation>

<operation id="119" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc185:58 %v307_V_5 = select i1 %and_ln299, i12 %v307_V, i12 %v307_V_4

]]></Node>
<StgValue><ssdm name="v307_V_5"/></StgValue>
</operation>

<operation id="120" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc185:59 %v307_V_6 = sub i12 0, i12 %v307_V_5

]]></Node>
<StgValue><ssdm name="v307_V_6"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc185:60 %v307_V_7 = select i1 %p_Result_s, i12 %v307_V_6, i12 %v307_V_5

]]></Node>
<StgValue><ssdm name="v307_V_7"/></StgValue>
</operation>

<operation id="129" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
for.inc210.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc185:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_inp_to_int_i24_l_j24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc185:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc185:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="125" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc185:20 %q_inp1_V_addr = getelementptr i12 %q_inp1_V, i64 0, i64 %zext_ln517_2

]]></Node>
<StgValue><ssdm name="q_inp1_V_addr"/></StgValue>
</operation>

<operation id="126" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc185:21 %specloopname_ln516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln516"/></StgValue>
</operation>

<operation id="127" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
for.inc185:61 %store_ln522 = store i12 %v307_V_7, i14 %q_inp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="128" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
for.inc185:66 %br_ln516 = br void %for.inc182

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
