Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: MimasV2TopModuleLX9.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MimasV2TopModuleLX9.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MimasV2TopModuleLX9"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : MimasV2TopModuleLX9
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\MimasV2SevenSegmentDisplay\MimasV2SevenSegment.vhd" into library work
Parsing entity <MimasV2SevenSegmentDisplay>.
Parsing architecture <rtl> of entity <mimasv2sevensegmentdisplay>.
Parsing VHDL file "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\clocking.vhd" into library work
Parsing entity <clocking>.
Parsing architecture <xilinx> of entity <clocking>.
Parsing VHDL file "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\MimasV2TopModuleLX9.vhd" into library work
Parsing entity <MimasV2TopModuleLX9>.
Parsing architecture <Behavioral> of entity <mimasv2topmodulelx9>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MimasV2TopModuleLX9> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clocking> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:439 - "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\MimasV2TopModuleLX9.vhd" Line 80: Formal port led of mode inout cannot be associated with actual port led of mode out
INFO:HDLCompiler:1408 - "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\MimasV2SevenSegmentDisplay\MimasV2SevenSegment.vhd" Line 22. led is declared here

Elaborating entity <MimasV2SevenSegmentDisplay> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:1408 - "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\MimasV2SevenSegmentDisplay\MimasV2SevenSegment.vhd" Line 22. led is declared here

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MimasV2TopModuleLX9>.
    Related source file is "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\MimasV2TopModuleLX9.vhd".
        BoardDescription = "NUMATO LAB Mimas V2"
        DeviceDescripition = "SPARTAN6 LX9"
        ClockFrequency = 100000000
        NumberOfDIPSwitch = 8
        NumberOfPushButtonSwitch = 6
        NumberOfLEDs = 8
        NumberOfEachPortIOs = 8
        VGAResolution = "640x480 @ 60Hz"
        NumberOfVGAColor = 3
        NumberOfSevenSegmentModule = 3
        SevenSegmentLED = 8
WARNING:Xst:647 - Input <RST_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\MimasV2TopModuleLX9.vhd" line 90: Output port <CLK_50MHz> of the instance <clocking_Instant> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MimasV2TopModuleLX9> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

Synthesizing Unit <MimasV2SevenSegmentDisplay>.
    Related source file is "G:\Class\Digital System Design\Lab\3-7Seg-Adder\src\MimasV2SevenSegmentDisplay\MimasV2SevenSegment.vhd".
WARNING:Xst:647 - Input <Switch<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clk_i>.
    Found 8-bit register for signal <LED>.
    Found 3-bit register for signal <En>.
    Found 32-bit register for signal <val>.
    Found 32-bit register for signal <bcd0>.
    Found 32-bit register for signal <bcd1>.
    Found 32-bit register for signal <bcd2>.
    Found 32-bit register for signal <i>.
    Found 8-bit register for signal <SevenSegment_O>.
    Found 8-bit register for signal <SevenSegment>.
    Found 3-bit register for signal <Enable>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_14_o_add_0_OUT> created at line 1241.
    Found 32-bit adder for signal <val[31]_GND_14_o_add_8_OUT> created at line 92.
    Found 32-bit adder for signal <i[31]_GND_14_o_add_16_OUT> created at line 102.
    Found 32-bit subtractor for signal <val[31]_GND_14_o_sub_11_OUT<31:0>> created at line 94.
    Found 16x8-bit Read Only RAM for signal <_n0174>
    Found 16x8-bit Read Only RAM for signal <_n0196>
    Found 16x8-bit Read Only RAM for signal <_n0218>
    Found 32-bit comparator greater for signal <val[31]_GND_14_o_LessThan_10_o> created at line 93
    Summary:
	inferred   3 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 219 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <MimasV2SevenSegmentDisplay> synthesized.

Synthesizing Unit <mod_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 5-bit subtractor for signal <b[4]_unary_minus_3_OUT> created at line 0.
    Found 37-bit adder for signal <n2449> created at line 0.
    Found 37-bit adder for signal <GND_15_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <n2453> created at line 0.
    Found 36-bit adder for signal <GND_15_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <n2457> created at line 0.
    Found 35-bit adder for signal <GND_15_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <n2461> created at line 0.
    Found 34-bit adder for signal <GND_15_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <n2465> created at line 0.
    Found 33-bit adder for signal <GND_15_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2533> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2537> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2541> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2545> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2549> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2553> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2557> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2561> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2565> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2569> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <n2573> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n2577> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_15_o_add_69_OUT> created at line 0.
    Found 5-bit adder for signal <n2581> created at line 0.
    Found 5-bit adder for signal <b[4]_a[31]_add_71_OUT> created at line 0.
    Found 5-bit adder for signal <GND_15_o_a[31]_add_72_OUT[4:0]> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  71 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1037 Multiplexer(s).
Unit <mod_32s_5s> synthesized.

Synthesizing Unit <div_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 33-bit adder for signal <GND_18_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 37-bit adder for signal <GND_18_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_18_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_18_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_18_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_18_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_63_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_65_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_67_OUT[31:0]> created at line 0.
    Found 37-bit comparator greater for signal <BUS_0001_INV_2344_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0002_INV_2343_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0003_INV_2342_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0004_INV_2341_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0005_INV_2340_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0006_INV_2339_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0007_INV_2338_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0008_INV_2337_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0009_INV_2336_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0010_INV_2335_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0011_INV_2334_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0012_INV_2333_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0013_INV_2332_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0014_INV_2331_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0015_INV_2330_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0016_INV_2329_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0017_INV_2328_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0018_INV_2327_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0019_INV_2326_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0020_INV_2325_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0021_INV_2324_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0022_INV_2323_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0023_INV_2322_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0024_INV_2321_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0025_INV_2320_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0026_INV_2319_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0027_INV_2318_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0028_INV_2317_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0029_INV_2316_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0030_INV_2315_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0031_INV_2314_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0032_INV_2313_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_2312_o> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 933 Multiplexer(s).
Unit <div_32s_5s> synthesized.

Synthesizing Unit <div_32s_8s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 33-bit adder for signal <GND_19_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 40-bit adder for signal <GND_19_o_b[7]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <GND_19_o_b[7]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <GND_19_o_b[7]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <GND_19_o_b[7]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <GND_19_o_b[7]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <GND_19_o_b[7]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <GND_19_o_b[7]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <GND_19_o_b[7]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[7]_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_63_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_65_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_19_o_add_67_OUT[31:0]> created at line 0.
    Found 40-bit comparator greater for signal <BUS_0001_INV_3502_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0002_INV_3501_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0003_INV_3500_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0004_INV_3499_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0005_INV_3498_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0006_INV_3497_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0007_INV_3496_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0008_INV_3495_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0009_INV_3494_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0010_INV_3493_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0011_INV_3492_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0012_INV_3491_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0013_INV_3490_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0014_INV_3489_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0015_INV_3488_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0016_INV_3487_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0017_INV_3486_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0018_INV_3485_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0019_INV_3484_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0020_INV_3483_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0021_INV_3482_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0022_INV_3481_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0023_INV_3480_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0024_INV_3479_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0025_INV_3478_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0026_INV_3477_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0027_INV_3476_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0028_INV_3475_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0029_INV_3474_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0030_INV_3473_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0031_INV_3472_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0032_INV_3471_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_3470_o> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 933 Multiplexer(s).
Unit <div_32s_8s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 214
 28-bit adder                                          : 1
 32-bit adder                                          : 165
 32-bit subtractor                                     : 5
 33-bit adder                                          : 8
 34-bit adder                                          : 6
 35-bit adder                                          : 6
 36-bit adder                                          : 6
 37-bit adder                                          : 6
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 40-bit adder                                          : 1
 5-bit adder                                           : 6
 5-bit subtractor                                      : 2
# Registers                                            : 12
 1-bit register                                        : 1
 28-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 5
 8-bit register                                        : 3
# Comparators                                          : 133
 32-bit comparator greater                             : 54
 32-bit comparator lessequal                           : 56
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator greater                             : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator greater                             : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator greater                             : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator greater                             : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator greater                             : 1
 39-bit comparator greater                             : 1
 40-bit comparator greater                             : 1
# Multiplexers                                         : 3959
 1-bit 2-to-1 multiplexer                              : 3924
 32-bit 2-to-1 multiplexer                             : 20
 33-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 9
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <En_1> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <Enable_1> 
INFO:Xst:2261 - The FF/Latch <En_2> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <Enable_2> 
INFO:Xst:2261 - The FF/Latch <En_0> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <Enable_0> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_0> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_0> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_1> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_1> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_2> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_2> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_3> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_3> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_4> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_4> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_5> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_5> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_6> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_6> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_7> in Unit <SevenSegmentDisplay_instant> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_7> 

Synthesizing (advanced) Unit <MimasV2SevenSegmentDisplay>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3231 - The small RAM <Mram__n0218> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd1<3:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0196> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd0<3:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0174> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd2<3:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MimasV2SevenSegmentDisplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 144
 32-bit adder                                          : 65
 32-bit adder carry in                                 : 64
 32-bit subtractor                                     : 5
 33-bit adder                                          : 2
 5-bit adder                                           : 2
 5-bit adder carry in                                  : 4
 5-bit subtractor                                      : 2
# Counters                                             : 2
 28-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 159
 Flip-Flops                                            : 159
# Comparators                                          : 133
 32-bit comparator greater                             : 54
 32-bit comparator lessequal                           : 56
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator greater                             : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator greater                             : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator greater                             : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator greater                             : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator greater                             : 1
 39-bit comparator greater                             : 1
 40-bit comparator greater                             : 1
# Multiplexers                                         : 3959
 1-bit 2-to-1 multiplexer                              : 3924
 32-bit 2-to-1 multiplexer                             : 20
 33-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 9
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <En_1> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <Enable_1> 
INFO:Xst:2261 - The FF/Latch <En_2> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <Enable_2> 
INFO:Xst:2261 - The FF/Latch <En_0> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <Enable_0> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_0> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_0> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_1> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_1> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_2> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_2> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_3> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_3> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_4> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_4> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_5> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_5> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_6> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_6> 
INFO:Xst:2261 - The FF/Latch <SevenSegment_O_7> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following FF/Latch, which will be removed : <SevenSegment_7> 
WARNING:Xst:1293 - FF/Latch <bcd1_5> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_6> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_7> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_8> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_9> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_10> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_11> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_12> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_13> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_14> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_15> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_16> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_17> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_18> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_19> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_20> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_21> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_22> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_23> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_24> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_25> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_26> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_27> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_28> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_29> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_30> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd1_31> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_5> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_6> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_7> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_8> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_9> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_10> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_11> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_12> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_13> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_14> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_15> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_16> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_17> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_18> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_19> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_20> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_21> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_22> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_23> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_24> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_25> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_26> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_27> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_28> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_29> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_30> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_31> has a constant value of 0 in block <MimasV2SevenSegmentDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter_19> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
WARNING:Xst:2677 - Node <counter_20> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
WARNING:Xst:2677 - Node <counter_21> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
WARNING:Xst:2677 - Node <counter_22> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
WARNING:Xst:2677 - Node <counter_23> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
WARNING:Xst:2677 - Node <counter_24> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
WARNING:Xst:2677 - Node <counter_25> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
WARNING:Xst:2677 - Node <counter_26> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
WARNING:Xst:2677 - Node <counter_27> of sequential type is unconnected in block <MimasV2SevenSegmentDisplay>.
INFO:Xst:2261 - The FF/Latch <bcd2_27> in Unit <MimasV2SevenSegmentDisplay> is equivalent to the following 4 FFs/Latches, which will be removed : <bcd2_28> <bcd2_29> <bcd2_30> <bcd2_31> 

Optimizing unit <MimasV2TopModuleLX9> ...

Optimizing unit <MimasV2SevenSegmentDisplay> ...

Optimizing unit <mod_32s_5s> ...
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_26> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_25> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_24> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_23> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_22> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_21> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_20> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_19> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_18> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_17> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_16> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_15> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_14> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_13> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_12> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_11> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_10> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_9> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_8> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_7> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_6> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_5> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_4> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd0_4> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_31> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_30> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_29> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_28> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_27> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_26> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_25> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_24> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_23> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_22> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_21> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_20> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_19> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_18> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_17> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_16> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_15> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_14> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_13> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_12> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_11> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/val_10> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd1_4> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SevenSegmentDisplay_instant/bcd2_27> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MimasV2TopModuleLX9, actual ratio is 27.
FlipFlop SevenSegmentDisplay_instant/LED_7 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop SevenSegmentDisplay_instant/LED_6 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop SevenSegmentDisplay_instant/LED_5 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop SevenSegmentDisplay_instant/LED_4 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop SevenSegmentDisplay_instant/LED_3 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop SevenSegmentDisplay_instant/LED_2 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop SevenSegmentDisplay_instant/LED_1 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop SevenSegmentDisplay_instant/LED_0 has been replicated 4 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MimasV2TopModuleLX9.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2650
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 61
#      LUT2                        : 227
#      LUT3                        : 115
#      LUT4                        : 271
#      LUT5                        : 412
#      LUT6                        : 243
#      MUXCY                       : 717
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 582
# FlipFlops/Latches                : 125
#      FD                          : 81
#      FDE                         : 12
#      FDRE                        : 32
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 62
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 51
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  11440     0%  
 Number of Slice LUTs:                 1346  out of   5720    23%  
    Number used as Logic:              1346  out of   5720    23%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1355
   Number with an unused Flip Flop:    1270  out of   1355    93%  
   Number with an unused LUT:             9  out of   1355     0%  
   Number of fully used LUT-FF pairs:    76  out of   1355     5%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          79
 Number of bonded IOBs:                  62  out of    200    31%  
    IOB Flip Flops/Latches:              40

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | DCM_SP:CLK0            | 20    |
SevenSegmentDisplay_instant/clk_i  | BUFG                   | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 33.197ns (Maximum Frequency: 30.124MHz)
   Minimum input arrival time before clock: 35.127ns
   Maximum output required time after clock: 4.839ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.351ns (frequency: 425.306MHz)
  Total number of paths / destination ports: 191 / 20
-------------------------------------------------------------------------
Delay:               2.351ns (Levels of Logic = 20)
  Source:            SevenSegmentDisplay_instant/counter_0 (FF)
  Destination:       SevenSegmentDisplay_instant/counter_18 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: SevenSegmentDisplay_instant/counter_0 to SevenSegmentDisplay_instant/counter_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  SevenSegmentDisplay_instant/counter_0 (SevenSegmentDisplay_instant/counter_0)
     INV:I->O              1   0.255   0.000  SevenSegmentDisplay_instant/Mcount_counter_lut<0>_INV_0 (SevenSegmentDisplay_instant/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<0> (SevenSegmentDisplay_instant/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<1> (SevenSegmentDisplay_instant/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<2> (SevenSegmentDisplay_instant/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<3> (SevenSegmentDisplay_instant/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<4> (SevenSegmentDisplay_instant/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<5> (SevenSegmentDisplay_instant/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<6> (SevenSegmentDisplay_instant/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<7> (SevenSegmentDisplay_instant/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<8> (SevenSegmentDisplay_instant/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<9> (SevenSegmentDisplay_instant/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<10> (SevenSegmentDisplay_instant/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<11> (SevenSegmentDisplay_instant/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<12> (SevenSegmentDisplay_instant/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<13> (SevenSegmentDisplay_instant/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<14> (SevenSegmentDisplay_instant/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<15> (SevenSegmentDisplay_instant/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<16> (SevenSegmentDisplay_instant/Mcount_counter_cy<16>)
     MUXCY:CI->O           0   0.023   0.000  SevenSegmentDisplay_instant/Mcount_counter_cy<17> (SevenSegmentDisplay_instant/Mcount_counter_cy<17>)
     XORCY:CI->O           1   0.206   0.000  SevenSegmentDisplay_instant/Mcount_counter_xor<18> (SevenSegmentDisplay_instant/Result<18>)
     FD:D                      0.074          SevenSegmentDisplay_instant/counter_18
    ----------------------------------------
    Total                      2.351ns (1.670ns logic, 0.681ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SevenSegmentDisplay_instant/clk_i'
  Clock period: 33.197ns (frequency: 30.124MHz)
  Total number of paths / destination ports: 33784320859942 / 109
-------------------------------------------------------------------------
Delay:               33.197ns (Levels of Logic = 62)
  Source:            SevenSegmentDisplay_instant/val_7 (FF)
  Destination:       SevenSegmentDisplay_instant/bcd1_3 (FF)
  Source Clock:      SevenSegmentDisplay_instant/clk_i rising
  Destination Clock: SevenSegmentDisplay_instant/clk_i rising

  Data Path: SevenSegmentDisplay_instant/val_7 to SevenSegmentDisplay_instant/bcd1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.525   1.463  SevenSegmentDisplay_instant/val_7 (SevenSegmentDisplay_instant/val_7)
     LUT4:I1->O            1   0.235   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_lut<0>1 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<3>)
     MUXCY:CI->O         152   0.235   2.365  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<4>)
     LUT4:I3->O            2   0.254   1.156  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mmux_a[31]_a[31]_MUX_2173_o1241 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/a[31]_a[31]_MUX_2197_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_lut<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<4>)
     MUXCY:CI->O         107   0.235   2.231  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<5>)
     LUT4:I3->O            4   0.254   1.234  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mmux_a[31]_a[31]_MUX_2205_o1211 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/a[31]_a[31]_MUX_2226_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_lut<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<4>)
     MUXCY:CI->O         113   0.235   2.249  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<5>)
     LUT3:I2->O            4   0.254   1.234  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mmux_a[31]_a[31]_MUX_2237_o1221 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/a[31]_a[31]_MUX_2259_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_lut<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<4>)
     MUXCY:CI->O         115   0.235   2.255  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<5>)
     LUT4:I3->O            3   0.254   1.196  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mmux_n2607271 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/n2607<4>)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_lut<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<4>)
     MUXCY:CI->O          94   0.235   2.390  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<5>)
     LUT4:I1->O            1   0.235   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_lut<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<6> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<6>)
     MUXCY:CI->O          90   0.235   2.131  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<7> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/BUS_0031_INV_1099_o)
     LUT5:I4->O            2   0.254   1.156  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mmux_a[31]_a[31]_MUX_1220_o1251 (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/a[31]_a[31]_MUX_1245_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_lut<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<6> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<6>)
     MUXCY:CI->O          32   0.235   1.520  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<7> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/BUS_0032_INV_1132_o)
     LUT5:I4->O            2   0.254   1.156  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mmux_a[31]_a[31]_MUX_1252_o1261 (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/a[31]_a[31]_MUX_1278_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_lut<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<6> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<6>)
     MUXCY:CI->O           3   0.235   0.766  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<7> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/BUS_0033_INV_1165_o)
     LUT5:I4->O            1   0.254   0.000  SevenSegmentDisplay_instant/Mmux_bcd1[31]_GND_14_o_mux_25_OUT31 (SevenSegmentDisplay_instant/bcd1[31]_GND_14_o_mux_25_OUT<2>)
     FDE:D                     0.074          SevenSegmentDisplay_instant/bcd1_2
    ----------------------------------------
    Total                     33.197ns (8.694ns logic, 24.503ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SevenSegmentDisplay_instant/clk_i'
  Total number of paths / destination ports: 23445009493201 / 138
-------------------------------------------------------------------------
Offset:              35.127ns (Levels of Logic = 63)
  Source:            Switch<1> (PAD)
  Destination:       SevenSegmentDisplay_instant/bcd1_3 (FF)
  Destination Clock: SevenSegmentDisplay_instant/clk_i rising

  Data Path: Switch<1> to SevenSegmentDisplay_instant/bcd1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   1.328   2.571  Switch_1_IBUF (Switch_1_IBUF)
     LUT4:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_lut<0>1 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<3>)
     MUXCY:CI->O         152   0.235   2.365  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0027_INV_2318_o_cy<4>)
     LUT4:I3->O            2   0.254   1.156  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mmux_a[31]_a[31]_MUX_2173_o1241 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/a[31]_a[31]_MUX_2197_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_lut<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<4>)
     MUXCY:CI->O         107   0.235   2.231  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0028_INV_2317_o_cy<5>)
     LUT4:I3->O            4   0.254   1.234  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mmux_a[31]_a[31]_MUX_2205_o1211 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/a[31]_a[31]_MUX_2226_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_lut<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<4>)
     MUXCY:CI->O         113   0.235   2.249  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0029_INV_2316_o_cy<5>)
     LUT3:I2->O            4   0.254   1.234  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mmux_a[31]_a[31]_MUX_2237_o1221 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/a[31]_a[31]_MUX_2259_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_lut<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<4>)
     MUXCY:CI->O         115   0.235   2.255  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0030_INV_2315_o_cy<5>)
     LUT4:I3->O            3   0.254   1.196  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mmux_n2607271 (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/n2607<4>)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_lut<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<4>)
     MUXCY:CI->O          94   0.235   2.390  SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_div_13/Mcompar_BUS_0031_INV_2314_o_cy<5>)
     LUT4:I1->O            1   0.235   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_lut<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<0> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<1> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<6> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<6>)
     MUXCY:CI->O          90   0.235   2.131  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0031_INV_1099_o_cy<7> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/BUS_0031_INV_1099_o)
     LUT5:I4->O            2   0.254   1.156  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mmux_a[31]_a[31]_MUX_1220_o1251 (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/a[31]_a[31]_MUX_1245_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_lut<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<6> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<6>)
     MUXCY:CI->O          32   0.235   1.520  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0032_INV_1132_o_cy<7> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/BUS_0032_INV_1132_o)
     LUT5:I4->O            2   0.254   1.156  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mmux_a[31]_a[31]_MUX_1252_o1261 (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/a[31]_a[31]_MUX_1278_o)
     LUT5:I0->O            1   0.254   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_lut<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<2> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<3> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<4> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<5> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<6> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<6>)
     MUXCY:CI->O           3   0.235   0.766  SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/Mcompar_BUS_0033_INV_1165_o_cy<7> (SevenSegmentDisplay_instant/val[31]_GND_14_o_mod_14/BUS_0033_INV_1165_o)
     LUT5:I4->O            1   0.254   0.000  SevenSegmentDisplay_instant/Mmux_bcd1[31]_GND_14_o_mux_25_OUT31 (SevenSegmentDisplay_instant/bcd1[31]_GND_14_o_mux_25_OUT<2>)
     FDE:D                     0.074          SevenSegmentDisplay_instant/bcd1_2
    ----------------------------------------
    Total                     35.127ns (9.516ns logic, 25.611ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SevenSegmentDisplay_instant/clk_i'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              4.839ns (Levels of Logic = 1)
  Source:            SevenSegmentDisplay_instant/En_2 (FF)
  Destination:       SevenSegmentEnable<2> (PAD)
  Source Clock:      SevenSegmentDisplay_instant/clk_i rising

  Data Path: SevenSegmentDisplay_instant/En_2 to SevenSegmentEnable<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.525   1.402  SevenSegmentDisplay_instant/En_2 (SevenSegmentDisplay_instant/En_2)
     OBUF:I->O                 2.912          SevenSegmentEnable_2_OBUF (SevenSegmentEnable<2>)
    ----------------------------------------
    Total                      4.839ns (3.437ns logic, 1.402ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SevenSegmentDisplay_instant/clk_i
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
SevenSegmentDisplay_instant/clk_i|   33.197|         |         |         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.04 secs
 
--> 

Total memory usage is 360876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  114 (   0 filtered)
Number of infos    :   27 (   0 filtered)

