#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Dec 16 20:07:43 2019
# Process ID: 23474
# Current directory: /home/masudalab/DeepCAEonFPGA
# Command line: vivado
# Log file: /home/masudalab/DeepCAEonFPGA/vivado.log
# Journal file: /home/masudalab/DeepCAEonFPGA/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/masudalab/DeepCAEonFPGA/HLx/HLx.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {/home/masudalab/PYNQ_Develop/pynq_revC.tcl} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {/home/masudalab/PYNQ_Develop/pynq_revC.tcl}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_in/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_GP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
undo
undo
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_dma_in_M_AXIS_MM2S] [get_bd_intf_nets network_0_output_data] [get_bd_cells network_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_out/S_AXIS_S2MM] [get_bd_intf_pins axi_dma_in/M_AXIS_MM2S]
regenerate_bd_layout
generate_target all [get_files  /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_5] }
catch { [ delete_ip_run [get_ips -all design_1_rst_ps7_0_100M_5] ] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_xbar_2_synth_1}
export_simulation -of_objects [get_files /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/sim_scripts -ip_user_files_dir /home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files -ipstatic_source_dir /home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/modelsim} {questa=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/questa} {ies=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/ies} {xcelium=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/xcelium} {vcs=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/vcs} {riviera=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/impl_1/design_1_wrapper.sysdef /home/masudalab/DeepCAEonFPGA/HLx/HLx.sdk/design_1_wrapper.hdf

