<stg><name>subconv_3x3_32_strid</name>


<trans_list>

<trans id="178" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="62">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="6">
<condition id="74">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="3" to="4">
<condition id="64">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="2">
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="4" to="5">
<condition id="65">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="3">
<condition id="70">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="4">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="6" to="7">
<condition id="76">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="8">
<condition id="78">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="7" to="6">
<condition id="111">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="8" to="9">
<condition id="80">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="8" to="7">
<condition id="109">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="9" to="21">
<condition id="81">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="9" to="10">
<condition id="83">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="10" to="11">
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="10" to="9">
<condition id="98">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="11" to="12">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="12" to="13">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="13" to="14">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="14" to="15">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="15" to="16">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="16" to="17">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="17" to="18">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="18" to="19">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="19" to="20">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="20" to="10">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="21" to="22">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="22" to="23">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="23" to="24">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="24" to="25">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="25" to="26">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="26" to="27">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="27" to="8">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_7, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond7 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %co_7 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond7, label %.preheader11.preheader, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
.preheader13.preheader:0  %tmp = zext i5 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader13.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="9">
<![CDATA[
.preheader13.preheader:2  %p_shl_cast = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader13.preheader:3  %tmp_75 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="6">
<![CDATA[
.preheader13.preheader:4  %p_shl1_cast = zext i6 %tmp_75 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13.preheader:5  %tmp_76 = add i10 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.preheader:6  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:7  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:0  %h = phi i5 [ %h_7, %2 ], [ 1, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:1  %exitcond6 = icmp eq i5 %h, -15

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="5">
<![CDATA[
.preheader12.preheader:0  %tmp_39_cast = zext i5 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:1  %tmp_84 = add i10 %tmp_39_cast, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader12.preheader:2  %p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_84, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader12.preheader:3  %tmp_72 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_84, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="11">
<![CDATA[
.preheader12.preheader:4  %p_shl3_cast = zext i11 %tmp_72 to i14

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader12.preheader:5  %tmp_85 = add i14 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:6  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader12:0  %w = phi i5 [ %w_7, %1 ], [ 1, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:1  %exitcond5 = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond5, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:0  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_42_cast = zext i5 %w to i14

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_88 = add i14 %tmp_85, %tmp_42_cast

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %w_7 = add i5 %w, 1

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_7 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_7"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:0  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_118_cast = zext i14 %tmp_88 to i64

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store float %bias_load, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader11:0  %co1 = phi i5 [ %co_8, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="co1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:1  %exitcond4 = icmp eq i5 %co1, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:3  %co_8 = add i5 %co1, 1

]]></Node>
<StgValue><ssdm name="co_8"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %exitcond4, label %6, label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5">
<![CDATA[
.preheader10.preheader:0  %tmp_cast = zext i5 %co1 to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10.preheader:1  %tmp_77 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="10">
<![CDATA[
.preheader10.preheader:2  %p_shl7_cast = zext i10 %tmp_77 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader10.preheader:3  %tmp_78 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="6">
<![CDATA[
.preheader10.preheader:4  %p_shl8_cast1 = zext i6 %tmp_78 to i10

]]></Node>
<StgValue><ssdm name="p_shl8_cast1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="6">
<![CDATA[
.preheader10.preheader:5  %p_shl8_cast = zext i6 %tmp_78 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10.preheader:6  %tmp_79 = add i11 %p_shl8_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader10.preheader:7  %tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
.preheader10.preheader:8  %p_shl6_cast = zext i7 %tmp_80 to i8

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10.preheader:9  %tmp_81 = sub i8 %p_shl6_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="8">
<![CDATA[
.preheader10.preheader:10  %tmp_106_cast = sext i8 %tmp_81 to i9

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader10.preheader:11  %tmp_82 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="9">
<![CDATA[
.preheader10.preheader:12  %p_shl4_cast = zext i9 %tmp_82 to i10

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10.preheader:13  %tmp_83 = add i10 %p_shl8_cast1, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:14  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:0  %h2 = phi i5 [ %h_8, %5 ], [ 1, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:1  %exitcond3 = icmp eq i5 %h2, -15

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3  br i1 %exitcond3, label %.preheader11.loopexit, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader9.preheader:0  %tmp_40 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="5">
<![CDATA[
.preheader9.preheader:1  %tmp_41_cast = zext i5 %h2 to i10

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9.preheader:2  %tmp_86 = add i10 %tmp_83, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader9.preheader:3  %p_shl9_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_86, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader9.preheader:4  %tmp_73 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_86, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="11">
<![CDATA[
.preheader9.preheader:5  %p_shl10_cast = zext i11 %tmp_73 to i14

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader9.preheader:6  %tmp_87 = add i14 %p_shl10_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:7  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.loopexit:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader9:0  %w3 = phi i5 [ %w_8, %4 ], [ 1, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="w3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:1  %exitcond2 = icmp eq i5 %w3, -15

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3  br i1 %exitcond2, label %5, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader8.preheader:0  %tmp_43 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:1  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_8 = add i5 %h2, 1

]]></Node>
<StgValue><ssdm name="h_8"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8:0  %sum = phi float [ 0.000000e+00, %.preheader8.preheader ], [ %sum_1, %.preheader8.loopexit ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8:1  %m = phi i2 [ 0, %.preheader8.preheader ], [ %m_4, %.preheader8.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:2  %exitcond1 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:4  %m_4 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:5  br i1 %exitcond1, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_46_cast = zext i2 %m to i9

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp_90 = add i9 %tmp_106_cast, %tmp_46_cast

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp_74 = shl i9 %tmp_90, 2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp_91 = sub i9 %tmp_74, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:4  %tmp1 = xor i2 %m, -2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i6

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:6  %tmp_47 = add i6 %tmp_40, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:7  %tmp_48_cast = zext i6 %tmp_47 to i11

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:8  %tmp_92 = add i11 %tmp_79, %tmp_48_cast

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader.preheader:9  %p_shl11_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_92, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader.preheader:10  %tmp_93 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_92, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="12">
<![CDATA[
.preheader.preheader:11  %p_shl12_cast = zext i12 %tmp_93 to i16

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:12  %tmp_94 = add i16 %p_shl12_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="5">
<![CDATA[
:0  %tmp_44_cast = zext i5 %w3 to i14

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_89 = add i14 %tmp_87, %tmp_44_cast

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_119_cast = zext i14 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr_4 = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="13">
<![CDATA[
:4  %output_load = load float* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %w_8 = add i5 %w3, 1

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %sum_1 = phi float [ %sum_5, %3 ], [ %sum, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ %n_4, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %n_4 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader8.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_49_cast = zext i2 %n to i9

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_95 = add i9 %tmp_91, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_127_cast = zext i9 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_addr = getelementptr [216 x float]* %weight, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="8">
<![CDATA[
:4  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp2 = xor i2 %n, -2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="2">
<![CDATA[
:6  %tmp2_cast = sext i2 %tmp2 to i6

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %tmp_50 = add i6 %tmp_43, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="6">
<![CDATA[
:8  %tmp_51_cast = zext i6 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_96 = add i16 %tmp_94, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="16">
<![CDATA[
:10  %tmp_128_cast = zext i16 %tmp_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_addr = getelementptr [27744 x float]* %input_r, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="15">
<![CDATA[
:12  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="8">
<![CDATA[
:4  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="15">
<![CDATA[
:12  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="160" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_52 = fmul float %weight_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_52 = fmul float %weight_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="162" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_52 = fmul float %weight_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="163" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_52 = fmul float %weight_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="164" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_5 = fadd float %sum_1, %tmp_52

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_5 = fadd float %sum_1, %tmp_52

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="166" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_5 = fadd float %sum_1, %tmp_52

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="167" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_5 = fadd float %sum_1, %tmp_52

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="168" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_5 = fadd float %sum_1, %tmp_52

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="170" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="13">
<![CDATA[
:4  %output_load = load float* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="171" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fadd float %output_load, %sum

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="172" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fadd float %output_load, %sum

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="173" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fadd float %output_load, %sum

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fadd float %output_load, %sum

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="175" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fadd float %output_load, %sum

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="176" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %tmp_45, float* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
