Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o D:/Xilinx/project/final_project/data/top_tb_isim_beh.exe -prj D:/Xilinx/project/final_project/data/top_tb_beh.prj work.top_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/project/final_project/data/../queue.v" into library work
WARNING:HDLCompiler:1383 - "D:/Xilinx/project/final_project/data/../queue.v" Line 57: Empty loop variable assignment statement violates IEEE 1800 syntax
Analyzing Verilog file "D:/Xilinx/project/final_project/data/../dispatcher.v" into library work
Analyzing Verilog file "D:/Xilinx/project/final_project/data/../counter.v" into library work
Analyzing Verilog file "D:/Xilinx/project/final_project/data/../top.v" into library work
Analyzing Verilog file "D:/Xilinx/project/final_project/data/../top_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module queue(DT_SZ=4,DEPTH=3,PTR_W=2)
Compiling module dispatcher(DT_SZ=4,CNTER=3)
Compiling module counter(DT_SZ=4)
Compiling module top(DT_SZ=4,DEPTH=3,PTR_W=2,CNTE...
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/Xilinx/project/final_project/data/top_tb_isim_beh.exe
Fuse Memory Usage: 31812 KB
Fuse CPU Usage: 405 ms
