Loading plugins phase: Elapsed time ==> 0s.265ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Boxes5Test.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.047ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Boxes5Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Boxes5Test.cyprj -dcpsoc3 Boxes5Test.v -verilog
======================================================================

======================================================================
Compiling:  Boxes5Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Boxes5Test.cyprj -dcpsoc3 Boxes5Test.v -verilog
======================================================================

======================================================================
Compiling:  Boxes5Test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Boxes5Test.cyprj -dcpsoc3 -verilog Boxes5Test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 25 20:22:12 2015


======================================================================
Compiling:  Boxes5Test.v
Program  :   vpp
Options  :    -yv2 -q10 Boxes5Test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 25 20:22:12 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Boxes5Test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1097, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1106, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1106, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1369, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1404, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1523, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1579, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1580, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Boxes5Test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Boxes5Test.cyprj -dcpsoc3 -verilog Boxes5Test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 25 20:22:12 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\codegentemp\Boxes5Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\codegentemp\Boxes5Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Boxes5Test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Boxes5Test.cyprj -dcpsoc3 -verilog Boxes5Test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 25 20:22:14 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\codegentemp\Boxes5Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\codegentemp\Boxes5Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:HalfDuplexSend\
	\UART_1:BUART:FinalAddrMode_2\
	\UART_1:BUART:FinalAddrMode_1\
	\UART_1:BUART:FinalAddrMode_0\
	\UART_1:BUART:reset_sr\
	Net_20
	Net_21
	\UART_2:BUART:tx_hd_send_break\
	\UART_2:BUART:tx_ctrl_mark\
	\UART_2:BUART:reset_sr\
	Net_40
	Net_45
	Net_46
	\UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_41
	\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_2:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_2:BUART:sRX:MODULE_5:lt\
	\UART_2:BUART:sRX:MODULE_5:eq\
	\UART_2:BUART:sRX:MODULE_5:gt\
	\UART_2:BUART:sRX:MODULE_5:gte\
	\UART_2:BUART:sRX:MODULE_5:lte\
	\UART_3:BUART:tx_hd_send_break\
	\UART_3:BUART:tx_ctrl_mark\
	\UART_3:BUART:reset_sr\
	Net_65
	Net_71
	Net_72
	\UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_66
	\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_3:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_3:BUART:sRX:MODULE_10:lt\
	\UART_3:BUART:sRX:MODULE_10:eq\
	\UART_3:BUART:sRX:MODULE_10:gt\
	\UART_3:BUART:sRX:MODULE_10:gte\
	\UART_3:BUART:sRX:MODULE_10:lte\
	\UART_4:BUART:tx_hd_send_break\
	\UART_4:BUART:tx_ctrl_mark\
	\UART_4:BUART:reset_sr\
	Net_78
	Net_84
	Net_85
	\UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_79
	\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:xeq\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:xlt\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:xlte\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:xgt\
	\UART_4:BUART:sRX:MODULE_15:g1:a0:xgte\
	\UART_4:BUART:sRX:MODULE_15:lt\
	\UART_4:BUART:sRX:MODULE_15:eq\
	\UART_4:BUART:sRX:MODULE_15:gt\
	\UART_4:BUART:sRX:MODULE_15:gte\
	\UART_4:BUART:sRX:MODULE_15:lte\
	\UART_5:BUART:tx_hd_send_break\
	\UART_5:BUART:tx_ctrl_mark\
	\UART_5:BUART:reset_sr\
	Net_91
	Net_97
	Net_98
	\UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_92
	\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:xeq\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:xlt\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:xlte\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:xgt\
	\UART_5:BUART:sRX:MODULE_20:g1:a0:xgte\
	\UART_5:BUART:sRX:MODULE_20:lt\
	\UART_5:BUART:sRX:MODULE_20:eq\
	\UART_5:BUART:sRX:MODULE_20:gt\
	\UART_5:BUART:sRX:MODULE_20:gte\
	\UART_5:BUART:sRX:MODULE_20:lte\
	\UART_6:BUART:tx_hd_send_break\
	\UART_6:BUART:tx_ctrl_mark\
	\UART_6:BUART:reset_sr\
	Net_104
	Net_110
	Net_111
	\UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_105
	\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:xeq\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:xlt\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:xlte\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:xgt\
	\UART_6:BUART:sRX:MODULE_25:g1:a0:xgte\
	\UART_6:BUART:sRX:MODULE_25:lt\
	\UART_6:BUART:sRX:MODULE_25:eq\
	\UART_6:BUART:sRX:MODULE_25:gt\
	\UART_6:BUART:sRX:MODULE_25:gte\
	\UART_6:BUART:sRX:MODULE_25:lte\
	\UART_7:BUART:tx_hd_send_break\
	\UART_7:BUART:tx_ctrl_mark\
	\UART_7:BUART:reset_sr\
	Net_117
	Net_123
	Net_124
	\UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_1\
	\UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_0\
	\UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_0\
	\UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_0\
	Net_118
	\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_0\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_1\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_1\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:lt_0\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:gt_0\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:lti_0\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:gti_0\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_0\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_0\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:xeq\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:xlt\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:xlte\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:xgt\
	\UART_7:BUART:sRX:MODULE_30:g1:a0:xgte\
	\UART_7:BUART:sRX:MODULE_30:lt\
	\UART_7:BUART:sRX:MODULE_30:eq\
	\UART_7:BUART:sRX:MODULE_30:gt\
	\UART_7:BUART:sRX:MODULE_30:gte\
	\UART_7:BUART:sRX:MODULE_30:lte\


Deleted 187 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \UART_1:BUART:tx_hd_send_break\
Aliasing zero to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing \UART_3:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_2_net_0 to one
Aliasing \UART_4:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_3_net_0 to one
Aliasing \UART_5:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_4_net_0 to one
Aliasing \UART_6:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN18_1 to MODIN17_1
Aliasing MODIN18_0 to MODIN17_0
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to one
Aliasing MODIN19_1 to MODIN17_1
Aliasing MODIN19_0 to MODIN17_0
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to one
Aliasing \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_2\ to one
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_1\ to one
Aliasing \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_5_net_0 to one
Aliasing \UART_7:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_7:BUART:sRX:s23Poll:MODIN22_1\ to \UART_7:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \UART_7:BUART:sRX:s23Poll:MODIN22_0\ to \UART_7:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\ to one
Aliasing \UART_7:BUART:sRX:s23Poll:MODIN23_1\ to \UART_7:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \UART_7:BUART:sRX:s23Poll:MODIN23_0\ to \UART_7:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\ to one
Aliasing \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_2\ to one
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_1\ to one
Aliasing \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_6_net_0 to one
Aliasing \UART_1:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_3:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_4:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_5:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_6:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_7:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[9] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[10] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[14] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[25] = \UART_1:BUART:tx_bitclk_dp\[62]
Removing Rhs of wire zero[26] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[72] = \UART_1:BUART:tx_counter_dp\[63]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[73] = zero[26]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[74] = zero[26]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[75] = zero[26]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[77] = \UART_1:BUART:tx_fifo_empty\[40]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[79] = \UART_1:BUART:tx_fifo_notfull\[39]
Removing Lhs of wire \UART_2:Net_61\[88] = \UART_2:Net_9\[87]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend\[93] = zero[26]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[94] = zero[26]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[95] = zero[26]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_2\[96] = zero[26]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_1\[97] = zero[26]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_0\[98] = zero[26]
Removing Lhs of wire \UART_2:BUART:rx_count7_bit8_wire\[160] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[168] = \UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[179]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[170] = \UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[180]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[171] = \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[196]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[172] = \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[210]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[173] = MODIN1_1[174]
Removing Rhs of wire MODIN1_1[174] = \UART_2:BUART:pollcount_1\[166]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[175] = MODIN1_0[176]
Removing Rhs of wire MODIN1_0[176] = \UART_2:BUART:pollcount_0\[169]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[182] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[183] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[184] = MODIN1_1[174]
Removing Lhs of wire MODIN2_1[185] = MODIN1_1[174]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[186] = MODIN1_0[176]
Removing Lhs of wire MODIN2_0[187] = MODIN1_0[176]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[188] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[189] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[190] = MODIN1_1[174]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[191] = MODIN1_0[176]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[192] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[193] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[198] = MODIN1_1[174]
Removing Lhs of wire MODIN3_1[199] = MODIN1_1[174]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[200] = MODIN1_0[176]
Removing Lhs of wire MODIN3_0[201] = MODIN1_0[176]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[202] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[203] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[204] = MODIN1_1[174]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[205] = MODIN1_0[176]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[206] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[207] = zero[26]
Removing Lhs of wire \UART_2:BUART:rx_status_1\[214] = zero[26]
Removing Rhs of wire \UART_2:BUART:rx_status_2\[215] = \UART_2:BUART:rx_parity_error_status\[216]
Removing Rhs of wire \UART_2:BUART:rx_status_3\[217] = \UART_2:BUART:rx_stop_bit_error\[218]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[228] = \UART_2:BUART:sRX:MODULE_4:g2:a0:lta_0\[277]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[232] = \UART_2:BUART:sRX:MODULE_5:g1:a0:xneq\[299]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_6\[233] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_5\[234] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_4\[235] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_3\[236] = MODIN4_6[237]
Removing Rhs of wire MODIN4_6[237] = \UART_2:BUART:rx_count_6\[155]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_2\[238] = MODIN4_5[239]
Removing Rhs of wire MODIN4_5[239] = \UART_2:BUART:rx_count_5\[156]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_1\[240] = MODIN4_4[241]
Removing Rhs of wire MODIN4_4[241] = \UART_2:BUART:rx_count_4\[157]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newa_0\[242] = MODIN4_3[243]
Removing Rhs of wire MODIN4_3[243] = \UART_2:BUART:rx_count_3\[158]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_6\[244] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_5\[245] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_4\[246] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_3\[247] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_2\[248] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_1\[249] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:newb_0\[250] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:dataa_6\[251] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:dataa_5\[252] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:dataa_4\[253] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:dataa_3\[254] = MODIN4_6[237]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:dataa_2\[255] = MODIN4_5[239]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:dataa_1\[256] = MODIN4_4[241]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:dataa_0\[257] = MODIN4_3[243]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:datab_6\[258] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:datab_5\[259] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:datab_4\[260] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:datab_3\[261] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:datab_2\[262] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:datab_1\[263] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_4:g2:a0:datab_0\[264] = zero[26]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:newa_0\[279] = \UART_2:BUART:rx_postpoll\[114]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:newb_0\[280] = \UART_2:BUART:rx_parity_bit\[231]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:dataa_0\[281] = \UART_2:BUART:rx_postpoll\[114]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:datab_0\[282] = \UART_2:BUART:rx_parity_bit\[231]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[283] = \UART_2:BUART:rx_postpoll\[114]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[284] = \UART_2:BUART:rx_parity_bit\[231]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[286] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[287] = \UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[288] = \UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire tmpOE__Tx_1_net_0[310] = one[4]
Removing Lhs of wire tmpOE__Rx_1_net_0[316] = one[4]
Removing Lhs of wire \UART_3:Net_61\[322] = \UART_3:Net_9\[321]
Removing Lhs of wire \UART_3:BUART:HalfDuplexSend\[327] = zero[26]
Removing Lhs of wire \UART_3:BUART:FinalParityType_1\[328] = zero[26]
Removing Lhs of wire \UART_3:BUART:FinalParityType_0\[329] = zero[26]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_2\[330] = zero[26]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_1\[331] = zero[26]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_0\[332] = zero[26]
Removing Lhs of wire \UART_3:BUART:rx_count7_bit8_wire\[394] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[402] = \UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[413]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[404] = \UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[414]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[405] = \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[430]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[406] = \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[444]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[407] = MODIN5_1[408]
Removing Rhs of wire MODIN5_1[408] = \UART_3:BUART:pollcount_1\[400]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[409] = MODIN5_0[410]
Removing Rhs of wire MODIN5_0[410] = \UART_3:BUART:pollcount_0\[403]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[416] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[417] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[418] = MODIN5_1[408]
Removing Lhs of wire MODIN6_1[419] = MODIN5_1[408]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[420] = MODIN5_0[410]
Removing Lhs of wire MODIN6_0[421] = MODIN5_0[410]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[422] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[423] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[424] = MODIN5_1[408]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[425] = MODIN5_0[410]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[426] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[427] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[432] = MODIN5_1[408]
Removing Lhs of wire MODIN7_1[433] = MODIN5_1[408]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[434] = MODIN5_0[410]
Removing Lhs of wire MODIN7_0[435] = MODIN5_0[410]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[436] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[437] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[438] = MODIN5_1[408]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[439] = MODIN5_0[410]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[440] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[441] = zero[26]
Removing Lhs of wire \UART_3:BUART:rx_status_1\[448] = zero[26]
Removing Rhs of wire \UART_3:BUART:rx_status_2\[449] = \UART_3:BUART:rx_parity_error_status\[450]
Removing Rhs of wire \UART_3:BUART:rx_status_3\[451] = \UART_3:BUART:rx_stop_bit_error\[452]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[462] = \UART_3:BUART:sRX:MODULE_9:g2:a0:lta_0\[511]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[466] = \UART_3:BUART:sRX:MODULE_10:g1:a0:xneq\[533]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_6\[467] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_5\[468] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_4\[469] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_3\[470] = MODIN8_6[471]
Removing Rhs of wire MODIN8_6[471] = \UART_3:BUART:rx_count_6\[389]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_2\[472] = MODIN8_5[473]
Removing Rhs of wire MODIN8_5[473] = \UART_3:BUART:rx_count_5\[390]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_1\[474] = MODIN8_4[475]
Removing Rhs of wire MODIN8_4[475] = \UART_3:BUART:rx_count_4\[391]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newa_0\[476] = MODIN8_3[477]
Removing Rhs of wire MODIN8_3[477] = \UART_3:BUART:rx_count_3\[392]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_6\[478] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_5\[479] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_4\[480] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_3\[481] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_2\[482] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_1\[483] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:newb_0\[484] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:dataa_6\[485] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:dataa_5\[486] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:dataa_4\[487] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:dataa_3\[488] = MODIN8_6[471]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:dataa_2\[489] = MODIN8_5[473]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:dataa_1\[490] = MODIN8_4[475]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:dataa_0\[491] = MODIN8_3[477]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:datab_6\[492] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:datab_5\[493] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:datab_4\[494] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:datab_3\[495] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:datab_2\[496] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:datab_1\[497] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_9:g2:a0:datab_0\[498] = zero[26]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:newa_0\[513] = \UART_3:BUART:rx_postpoll\[348]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:newb_0\[514] = \UART_3:BUART:rx_parity_bit\[465]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:dataa_0\[515] = \UART_3:BUART:rx_postpoll\[348]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:datab_0\[516] = \UART_3:BUART:rx_parity_bit\[465]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[517] = \UART_3:BUART:rx_postpoll\[348]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[518] = \UART_3:BUART:rx_parity_bit\[465]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[520] = one[4]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[521] = \UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[519]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[522] = \UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[519]
Removing Lhs of wire tmpOE__Rx_2_net_0[544] = one[4]
Removing Lhs of wire \UART_4:Net_61\[550] = \UART_4:Net_9\[549]
Removing Lhs of wire \UART_4:BUART:HalfDuplexSend\[555] = zero[26]
Removing Lhs of wire \UART_4:BUART:FinalParityType_1\[556] = zero[26]
Removing Lhs of wire \UART_4:BUART:FinalParityType_0\[557] = zero[26]
Removing Lhs of wire \UART_4:BUART:FinalAddrMode_2\[558] = zero[26]
Removing Lhs of wire \UART_4:BUART:FinalAddrMode_1\[559] = zero[26]
Removing Lhs of wire \UART_4:BUART:FinalAddrMode_0\[560] = zero[26]
Removing Lhs of wire \UART_4:BUART:rx_count7_bit8_wire\[622] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[630] = \UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[641]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[632] = \UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[642]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[633] = \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[658]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[634] = \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[672]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[635] = MODIN9_1[636]
Removing Rhs of wire MODIN9_1[636] = \UART_4:BUART:pollcount_1\[628]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[637] = MODIN9_0[638]
Removing Rhs of wire MODIN9_0[638] = \UART_4:BUART:pollcount_0\[631]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[644] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[645] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[646] = MODIN9_1[636]
Removing Lhs of wire MODIN10_1[647] = MODIN9_1[636]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[648] = MODIN9_0[638]
Removing Lhs of wire MODIN10_0[649] = MODIN9_0[638]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[650] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[651] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[652] = MODIN9_1[636]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[653] = MODIN9_0[638]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[654] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[655] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[660] = MODIN9_1[636]
Removing Lhs of wire MODIN11_1[661] = MODIN9_1[636]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[662] = MODIN9_0[638]
Removing Lhs of wire MODIN11_0[663] = MODIN9_0[638]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[664] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[665] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[666] = MODIN9_1[636]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[667] = MODIN9_0[638]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[668] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[669] = zero[26]
Removing Lhs of wire \UART_4:BUART:rx_status_1\[676] = zero[26]
Removing Rhs of wire \UART_4:BUART:rx_status_2\[677] = \UART_4:BUART:rx_parity_error_status\[678]
Removing Rhs of wire \UART_4:BUART:rx_status_3\[679] = \UART_4:BUART:rx_stop_bit_error\[680]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[690] = \UART_4:BUART:sRX:MODULE_14:g2:a0:lta_0\[739]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[694] = \UART_4:BUART:sRX:MODULE_15:g1:a0:xneq\[761]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_6\[695] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_5\[696] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_4\[697] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_3\[698] = MODIN12_6[699]
Removing Rhs of wire MODIN12_6[699] = \UART_4:BUART:rx_count_6\[617]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_2\[700] = MODIN12_5[701]
Removing Rhs of wire MODIN12_5[701] = \UART_4:BUART:rx_count_5\[618]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_1\[702] = MODIN12_4[703]
Removing Rhs of wire MODIN12_4[703] = \UART_4:BUART:rx_count_4\[619]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newa_0\[704] = MODIN12_3[705]
Removing Rhs of wire MODIN12_3[705] = \UART_4:BUART:rx_count_3\[620]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_6\[706] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_5\[707] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_4\[708] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_3\[709] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_2\[710] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_1\[711] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:newb_0\[712] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:dataa_6\[713] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:dataa_5\[714] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:dataa_4\[715] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:dataa_3\[716] = MODIN12_6[699]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:dataa_2\[717] = MODIN12_5[701]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:dataa_1\[718] = MODIN12_4[703]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:dataa_0\[719] = MODIN12_3[705]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:datab_6\[720] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:datab_5\[721] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:datab_4\[722] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:datab_3\[723] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:datab_2\[724] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:datab_1\[725] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_14:g2:a0:datab_0\[726] = zero[26]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:newa_0\[741] = \UART_4:BUART:rx_postpoll\[576]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:newb_0\[742] = \UART_4:BUART:rx_parity_bit\[693]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:dataa_0\[743] = \UART_4:BUART:rx_postpoll\[576]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:datab_0\[744] = \UART_4:BUART:rx_parity_bit\[693]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[745] = \UART_4:BUART:rx_postpoll\[576]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[746] = \UART_4:BUART:rx_parity_bit\[693]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[748] = one[4]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[749] = \UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[747]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[750] = \UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[747]
Removing Lhs of wire tmpOE__Rx_3_net_0[772] = one[4]
Removing Lhs of wire \UART_5:Net_61\[778] = \UART_5:Net_9\[777]
Removing Lhs of wire \UART_5:BUART:HalfDuplexSend\[783] = zero[26]
Removing Lhs of wire \UART_5:BUART:FinalParityType_1\[784] = zero[26]
Removing Lhs of wire \UART_5:BUART:FinalParityType_0\[785] = zero[26]
Removing Lhs of wire \UART_5:BUART:FinalAddrMode_2\[786] = zero[26]
Removing Lhs of wire \UART_5:BUART:FinalAddrMode_1\[787] = zero[26]
Removing Lhs of wire \UART_5:BUART:FinalAddrMode_0\[788] = zero[26]
Removing Lhs of wire \UART_5:BUART:rx_count7_bit8_wire\[850] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[858] = \UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[869]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[860] = \UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[870]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[861] = \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[886]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[862] = \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[900]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[863] = MODIN13_1[864]
Removing Rhs of wire MODIN13_1[864] = \UART_5:BUART:pollcount_1\[856]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[865] = MODIN13_0[866]
Removing Rhs of wire MODIN13_0[866] = \UART_5:BUART:pollcount_0\[859]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[872] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[873] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[874] = MODIN13_1[864]
Removing Lhs of wire MODIN14_1[875] = MODIN13_1[864]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[876] = MODIN13_0[866]
Removing Lhs of wire MODIN14_0[877] = MODIN13_0[866]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[878] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[879] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[880] = MODIN13_1[864]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[881] = MODIN13_0[866]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[882] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[883] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[888] = MODIN13_1[864]
Removing Lhs of wire MODIN15_1[889] = MODIN13_1[864]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[890] = MODIN13_0[866]
Removing Lhs of wire MODIN15_0[891] = MODIN13_0[866]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[892] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[893] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[894] = MODIN13_1[864]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[895] = MODIN13_0[866]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[896] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[897] = zero[26]
Removing Lhs of wire \UART_5:BUART:rx_status_1\[904] = zero[26]
Removing Rhs of wire \UART_5:BUART:rx_status_2\[905] = \UART_5:BUART:rx_parity_error_status\[906]
Removing Rhs of wire \UART_5:BUART:rx_status_3\[907] = \UART_5:BUART:rx_stop_bit_error\[908]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[918] = \UART_5:BUART:sRX:MODULE_19:g2:a0:lta_0\[967]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[922] = \UART_5:BUART:sRX:MODULE_20:g1:a0:xneq\[989]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_6\[923] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_5\[924] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_4\[925] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_3\[926] = MODIN16_6[927]
Removing Rhs of wire MODIN16_6[927] = \UART_5:BUART:rx_count_6\[845]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_2\[928] = MODIN16_5[929]
Removing Rhs of wire MODIN16_5[929] = \UART_5:BUART:rx_count_5\[846]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_1\[930] = MODIN16_4[931]
Removing Rhs of wire MODIN16_4[931] = \UART_5:BUART:rx_count_4\[847]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newa_0\[932] = MODIN16_3[933]
Removing Rhs of wire MODIN16_3[933] = \UART_5:BUART:rx_count_3\[848]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_6\[934] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_5\[935] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_4\[936] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_3\[937] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_2\[938] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_1\[939] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:newb_0\[940] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:dataa_6\[941] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:dataa_5\[942] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:dataa_4\[943] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:dataa_3\[944] = MODIN16_6[927]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:dataa_2\[945] = MODIN16_5[929]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:dataa_1\[946] = MODIN16_4[931]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:dataa_0\[947] = MODIN16_3[933]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:datab_6\[948] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:datab_5\[949] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:datab_4\[950] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:datab_3\[951] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:datab_2\[952] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:datab_1\[953] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_19:g2:a0:datab_0\[954] = zero[26]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:newa_0\[969] = \UART_5:BUART:rx_postpoll\[804]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:newb_0\[970] = \UART_5:BUART:rx_parity_bit\[921]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:dataa_0\[971] = \UART_5:BUART:rx_postpoll\[804]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:datab_0\[972] = \UART_5:BUART:rx_parity_bit\[921]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[973] = \UART_5:BUART:rx_postpoll\[804]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[974] = \UART_5:BUART:rx_parity_bit\[921]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[976] = one[4]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[977] = \UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[975]
Removing Lhs of wire \UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[978] = \UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[975]
Removing Lhs of wire tmpOE__Rx_4_net_0[1000] = one[4]
Removing Lhs of wire \UART_6:Net_61\[1006] = \UART_6:Net_9\[1005]
Removing Lhs of wire \UART_6:BUART:HalfDuplexSend\[1011] = zero[26]
Removing Lhs of wire \UART_6:BUART:FinalParityType_1\[1012] = zero[26]
Removing Lhs of wire \UART_6:BUART:FinalParityType_0\[1013] = zero[26]
Removing Lhs of wire \UART_6:BUART:FinalAddrMode_2\[1014] = zero[26]
Removing Lhs of wire \UART_6:BUART:FinalAddrMode_1\[1015] = zero[26]
Removing Lhs of wire \UART_6:BUART:FinalAddrMode_0\[1016] = zero[26]
Removing Lhs of wire \UART_6:BUART:rx_count7_bit8_wire\[1078] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_21_1[1086] = \UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1097]
Removing Rhs of wire add_vv_vv_MODGEN_21_0[1088] = \UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1098]
Removing Lhs of wire cmp_vv_vv_MODGEN_22[1089] = \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1114]
Removing Lhs of wire cmp_vv_vv_MODGEN_23[1090] = \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1128]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1091] = MODIN17_1[1092]
Removing Rhs of wire MODIN17_1[1092] = \UART_6:BUART:pollcount_1\[1084]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1093] = MODIN17_0[1094]
Removing Rhs of wire MODIN17_0[1094] = \UART_6:BUART:pollcount_0\[1087]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1100] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1101] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1102] = MODIN17_1[1092]
Removing Lhs of wire MODIN18_1[1103] = MODIN17_1[1092]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1104] = MODIN17_0[1094]
Removing Lhs of wire MODIN18_0[1105] = MODIN17_0[1094]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1106] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1107] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1108] = MODIN17_1[1092]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1109] = MODIN17_0[1094]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1110] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1111] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1116] = MODIN17_1[1092]
Removing Lhs of wire MODIN19_1[1117] = MODIN17_1[1092]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1118] = MODIN17_0[1094]
Removing Lhs of wire MODIN19_0[1119] = MODIN17_0[1094]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1120] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1121] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1122] = MODIN17_1[1092]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1123] = MODIN17_0[1094]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1124] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1125] = zero[26]
Removing Lhs of wire \UART_6:BUART:rx_status_1\[1132] = zero[26]
Removing Rhs of wire \UART_6:BUART:rx_status_2\[1133] = \UART_6:BUART:rx_parity_error_status\[1134]
Removing Rhs of wire \UART_6:BUART:rx_status_3\[1135] = \UART_6:BUART:rx_stop_bit_error\[1136]
Removing Lhs of wire cmp_vv_vv_MODGEN_24[1146] = \UART_6:BUART:sRX:MODULE_24:g2:a0:lta_0\[1195]
Removing Lhs of wire cmp_vv_vv_MODGEN_25[1150] = \UART_6:BUART:sRX:MODULE_25:g1:a0:xneq\[1217]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_6\[1151] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_5\[1152] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_4\[1153] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_3\[1154] = MODIN20_6[1155]
Removing Rhs of wire MODIN20_6[1155] = \UART_6:BUART:rx_count_6\[1073]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_2\[1156] = MODIN20_5[1157]
Removing Rhs of wire MODIN20_5[1157] = \UART_6:BUART:rx_count_5\[1074]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_1\[1158] = MODIN20_4[1159]
Removing Rhs of wire MODIN20_4[1159] = \UART_6:BUART:rx_count_4\[1075]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newa_0\[1160] = MODIN20_3[1161]
Removing Rhs of wire MODIN20_3[1161] = \UART_6:BUART:rx_count_3\[1076]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_6\[1162] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_5\[1163] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_4\[1164] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_3\[1165] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_2\[1166] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_1\[1167] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:newb_0\[1168] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1169] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1170] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1171] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1172] = MODIN20_6[1155]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1173] = MODIN20_5[1157]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1174] = MODIN20_4[1159]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1175] = MODIN20_3[1161]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:datab_6\[1176] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:datab_5\[1177] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:datab_4\[1178] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:datab_3\[1179] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:datab_2\[1180] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:datab_1\[1181] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_24:g2:a0:datab_0\[1182] = zero[26]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:newa_0\[1197] = \UART_6:BUART:rx_postpoll\[1032]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:newb_0\[1198] = \UART_6:BUART:rx_parity_bit\[1149]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1199] = \UART_6:BUART:rx_postpoll\[1032]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:datab_0\[1200] = \UART_6:BUART:rx_parity_bit\[1149]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1201] = \UART_6:BUART:rx_postpoll\[1032]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1202] = \UART_6:BUART:rx_parity_bit\[1149]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1204] = one[4]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1205] = \UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1203]
Removing Lhs of wire \UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1206] = \UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1203]
Removing Lhs of wire tmpOE__Rx_5_net_0[1228] = one[4]
Removing Lhs of wire \UART_7:Net_61\[1234] = \UART_7:Net_9\[1233]
Removing Lhs of wire \UART_7:BUART:HalfDuplexSend\[1239] = zero[26]
Removing Lhs of wire \UART_7:BUART:FinalParityType_1\[1240] = zero[26]
Removing Lhs of wire \UART_7:BUART:FinalParityType_0\[1241] = zero[26]
Removing Lhs of wire \UART_7:BUART:FinalAddrMode_2\[1242] = zero[26]
Removing Lhs of wire \UART_7:BUART:FinalAddrMode_1\[1243] = zero[26]
Removing Lhs of wire \UART_7:BUART:FinalAddrMode_0\[1244] = zero[26]
Removing Lhs of wire \UART_7:BUART:rx_count7_bit8_wire\[1306] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_1\[1314] = \UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\[1325]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_0\[1316] = \UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\[1326]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_27\[1317] = \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\[1342]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_28\[1318] = \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\[1356]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_1\[1319] = \UART_7:BUART:sRX:s23Poll:MODIN21_1\[1320]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODIN21_1\[1320] = \UART_7:BUART:pollcount_1\[1312]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_0\[1321] = \UART_7:BUART:sRX:s23Poll:MODIN21_0\[1322]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODIN21_0\[1322] = \UART_7:BUART:pollcount_0\[1315]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\[1328] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\[1329] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_1\[1330] = \UART_7:BUART:pollcount_1\[1312]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODIN22_1\[1331] = \UART_7:BUART:pollcount_1\[1312]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_0\[1332] = \UART_7:BUART:pollcount_0\[1315]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODIN22_0\[1333] = \UART_7:BUART:pollcount_0\[1315]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\[1334] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\[1335] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_1\[1336] = \UART_7:BUART:pollcount_1\[1312]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_0\[1337] = \UART_7:BUART:pollcount_0\[1315]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_1\[1338] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_0\[1339] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_1\[1344] = \UART_7:BUART:pollcount_1\[1312]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODIN23_1\[1345] = \UART_7:BUART:pollcount_1\[1312]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_0\[1346] = \UART_7:BUART:pollcount_0\[1315]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODIN23_0\[1347] = \UART_7:BUART:pollcount_0\[1315]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\[1348] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\[1349] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_1\[1350] = \UART_7:BUART:pollcount_1\[1312]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_0\[1351] = \UART_7:BUART:pollcount_0\[1315]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_1\[1352] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_0\[1353] = zero[26]
Removing Lhs of wire \UART_7:BUART:rx_status_1\[1360] = zero[26]
Removing Rhs of wire \UART_7:BUART:rx_status_2\[1361] = \UART_7:BUART:rx_parity_error_status\[1362]
Removing Rhs of wire \UART_7:BUART:rx_status_3\[1363] = \UART_7:BUART:rx_stop_bit_error\[1364]
Removing Lhs of wire \UART_7:BUART:sRX:cmp_vv_vv_MODGEN_29\[1374] = \UART_7:BUART:sRX:MODULE_29:g2:a0:lta_0\[1423]
Removing Lhs of wire \UART_7:BUART:sRX:cmp_vv_vv_MODGEN_30\[1378] = \UART_7:BUART:sRX:MODULE_30:g1:a0:xneq\[1445]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_6\[1379] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_5\[1380] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_4\[1381] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_3\[1382] = \UART_7:BUART:sRX:MODIN24_6\[1383]
Removing Lhs of wire \UART_7:BUART:sRX:MODIN24_6\[1383] = \UART_7:BUART:rx_count_6\[1301]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_2\[1384] = \UART_7:BUART:sRX:MODIN24_5\[1385]
Removing Lhs of wire \UART_7:BUART:sRX:MODIN24_5\[1385] = \UART_7:BUART:rx_count_5\[1302]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_1\[1386] = \UART_7:BUART:sRX:MODIN24_4\[1387]
Removing Lhs of wire \UART_7:BUART:sRX:MODIN24_4\[1387] = \UART_7:BUART:rx_count_4\[1303]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newa_0\[1388] = \UART_7:BUART:sRX:MODIN24_3\[1389]
Removing Lhs of wire \UART_7:BUART:sRX:MODIN24_3\[1389] = \UART_7:BUART:rx_count_3\[1304]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_6\[1390] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_5\[1391] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_4\[1392] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_3\[1393] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_2\[1394] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_1\[1395] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:newb_0\[1396] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:dataa_6\[1397] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:dataa_5\[1398] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:dataa_4\[1399] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:dataa_3\[1400] = \UART_7:BUART:rx_count_6\[1301]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:dataa_2\[1401] = \UART_7:BUART:rx_count_5\[1302]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:dataa_1\[1402] = \UART_7:BUART:rx_count_4\[1303]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:dataa_0\[1403] = \UART_7:BUART:rx_count_3\[1304]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:datab_6\[1404] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:datab_5\[1405] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:datab_4\[1406] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:datab_3\[1407] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:datab_2\[1408] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:datab_1\[1409] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_29:g2:a0:datab_0\[1410] = zero[26]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:newa_0\[1425] = \UART_7:BUART:rx_postpoll\[1260]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:newb_0\[1426] = \UART_7:BUART:rx_parity_bit\[1377]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:dataa_0\[1427] = \UART_7:BUART:rx_postpoll\[1260]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:datab_0\[1428] = \UART_7:BUART:rx_parity_bit\[1377]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:a_0\[1429] = \UART_7:BUART:rx_postpoll\[1260]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:b_0\[1430] = \UART_7:BUART:rx_parity_bit\[1377]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\[1432] = one[4]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:eq_0\[1433] = \UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[1431]
Removing Lhs of wire \UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:eqi_0\[1434] = \UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[1431]
Removing Lhs of wire tmpOE__Rx_6_net_0[1456] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1460] = zero[26]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[1470] = zero[26]
Removing Lhs of wire \UART_2:BUART:rx_bitclk\\D\[1476] = \UART_2:BUART:rx_bitclk_pre\[149]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_pre\\D\[1485] = \UART_2:BUART:rx_parity_error_pre\[226]
Removing Lhs of wire \UART_2:BUART:rx_break_status\\D\[1486] = zero[26]
Removing Lhs of wire \UART_3:BUART:reset_reg\\D\[1490] = zero[26]
Removing Lhs of wire \UART_3:BUART:rx_bitclk\\D\[1496] = \UART_3:BUART:rx_bitclk_pre\[383]
Removing Lhs of wire \UART_3:BUART:rx_parity_error_pre\\D\[1505] = \UART_3:BUART:rx_parity_error_pre\[460]
Removing Lhs of wire \UART_3:BUART:rx_break_status\\D\[1506] = zero[26]
Removing Lhs of wire \UART_4:BUART:reset_reg\\D\[1510] = zero[26]
Removing Lhs of wire \UART_4:BUART:rx_bitclk\\D\[1516] = \UART_4:BUART:rx_bitclk_pre\[611]
Removing Lhs of wire \UART_4:BUART:rx_parity_error_pre\\D\[1525] = \UART_4:BUART:rx_parity_error_pre\[688]
Removing Lhs of wire \UART_4:BUART:rx_break_status\\D\[1526] = zero[26]
Removing Lhs of wire \UART_5:BUART:reset_reg\\D\[1530] = zero[26]
Removing Lhs of wire \UART_5:BUART:rx_bitclk\\D\[1536] = \UART_5:BUART:rx_bitclk_pre\[839]
Removing Lhs of wire \UART_5:BUART:rx_parity_error_pre\\D\[1545] = \UART_5:BUART:rx_parity_error_pre\[916]
Removing Lhs of wire \UART_5:BUART:rx_break_status\\D\[1546] = zero[26]
Removing Lhs of wire \UART_6:BUART:reset_reg\\D\[1550] = zero[26]
Removing Lhs of wire \UART_6:BUART:rx_bitclk\\D\[1556] = \UART_6:BUART:rx_bitclk_pre\[1067]
Removing Lhs of wire \UART_6:BUART:rx_parity_error_pre\\D\[1565] = \UART_6:BUART:rx_parity_error_pre\[1144]
Removing Lhs of wire \UART_6:BUART:rx_break_status\\D\[1566] = zero[26]
Removing Lhs of wire \UART_7:BUART:reset_reg\\D\[1570] = zero[26]
Removing Lhs of wire \UART_7:BUART:rx_bitclk\\D\[1576] = \UART_7:BUART:rx_bitclk_pre\[1295]
Removing Lhs of wire \UART_7:BUART:rx_parity_error_pre\\D\[1585] = \UART_7:BUART:rx_parity_error_pre\[1372]
Removing Lhs of wire \UART_7:BUART:rx_break_status\\D\[1586] = zero[26]

------------------------------------------------------
Aliased 0 equations, 548 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:rx_addressmatch\' (cost = 0):
\UART_2:BUART:rx_addressmatch\ <= (\UART_2:BUART:rx_addressmatch2\
	OR \UART_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_2:BUART:rx_count_2\ and \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_2:BUART:rx_poll_bit1\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_2:BUART:rx_poll_bit2\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:pollingrange\' (cost = 4):
\UART_2:BUART:pollingrange\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_2:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_addressmatch\' (cost = 0):
\UART_3:BUART:rx_addressmatch\ <= (\UART_3:BUART:rx_addressmatch2\
	OR \UART_3:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_3:BUART:rx_bitclk_pre\' (cost = 1):
\UART_3:BUART:rx_bitclk_pre\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_3:BUART:rx_bitclk_pre16x\ <= ((not \UART_3:BUART:rx_count_2\ and \UART_3:BUART:rx_count_1\ and \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_poll_bit1\' (cost = 1):
\UART_3:BUART:rx_poll_bit1\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_poll_bit2\' (cost = 1):
\UART_3:BUART:rx_poll_bit2\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:pollingrange\' (cost = 4):
\UART_3:BUART:pollingrange\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_3:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_addressmatch\' (cost = 0):
\UART_4:BUART:rx_addressmatch\ <= (\UART_4:BUART:rx_addressmatch2\
	OR \UART_4:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_4:BUART:rx_bitclk_pre\' (cost = 1):
\UART_4:BUART:rx_bitclk_pre\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and not \UART_4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_4:BUART:rx_bitclk_pre16x\ <= ((not \UART_4:BUART:rx_count_2\ and \UART_4:BUART:rx_count_1\ and \UART_4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_poll_bit1\' (cost = 1):
\UART_4:BUART:rx_poll_bit1\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and \UART_4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_poll_bit2\' (cost = 1):
\UART_4:BUART:rx_poll_bit2\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and not \UART_4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:pollingrange\' (cost = 4):
\UART_4:BUART:pollingrange\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_4:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\UART_4:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_5:BUART:rx_addressmatch\' (cost = 0):
\UART_5:BUART:rx_addressmatch\ <= (\UART_5:BUART:rx_addressmatch2\
	OR \UART_5:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_5:BUART:rx_bitclk_pre\' (cost = 1):
\UART_5:BUART:rx_bitclk_pre\ <= ((not \UART_5:BUART:rx_count_2\ and not \UART_5:BUART:rx_count_1\ and not \UART_5:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_5:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_5:BUART:rx_bitclk_pre16x\ <= ((not \UART_5:BUART:rx_count_2\ and \UART_5:BUART:rx_count_1\ and \UART_5:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_5:BUART:rx_poll_bit1\' (cost = 1):
\UART_5:BUART:rx_poll_bit1\ <= ((not \UART_5:BUART:rx_count_2\ and not \UART_5:BUART:rx_count_1\ and \UART_5:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_5:BUART:rx_poll_bit2\' (cost = 1):
\UART_5:BUART:rx_poll_bit2\ <= ((not \UART_5:BUART:rx_count_2\ and not \UART_5:BUART:rx_count_1\ and not \UART_5:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_5:BUART:pollingrange\' (cost = 4):
\UART_5:BUART:pollingrange\ <= ((not \UART_5:BUART:rx_count_2\ and not \UART_5:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_5:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\UART_5:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\UART_5:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_6:BUART:rx_addressmatch\' (cost = 0):
\UART_6:BUART:rx_addressmatch\ <= (\UART_6:BUART:rx_addressmatch2\
	OR \UART_6:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_6:BUART:rx_bitclk_pre\' (cost = 1):
\UART_6:BUART:rx_bitclk_pre\ <= ((not \UART_6:BUART:rx_count_2\ and not \UART_6:BUART:rx_count_1\ and not \UART_6:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_6:BUART:rx_bitclk_pre16x\ <= ((not \UART_6:BUART:rx_count_2\ and \UART_6:BUART:rx_count_1\ and \UART_6:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:rx_poll_bit1\' (cost = 1):
\UART_6:BUART:rx_poll_bit1\ <= ((not \UART_6:BUART:rx_count_2\ and not \UART_6:BUART:rx_count_1\ and \UART_6:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:rx_poll_bit2\' (cost = 1):
\UART_6:BUART:rx_poll_bit2\ <= ((not \UART_6:BUART:rx_count_2\ and not \UART_6:BUART:rx_count_1\ and not \UART_6:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_6:BUART:pollingrange\' (cost = 4):
\UART_6:BUART:pollingrange\ <= ((not \UART_6:BUART:rx_count_2\ and not \UART_6:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN17_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_21_0' (cost = 0):
add_vv_vv_MODGEN_21_0 <= (not MODIN17_0);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (MODIN17_1);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not MODIN17_1);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\UART_6:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\UART_6:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\UART_7:BUART:rx_addressmatch\' (cost = 0):
\UART_7:BUART:rx_addressmatch\ <= (\UART_7:BUART:rx_addressmatch2\
	OR \UART_7:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_7:BUART:rx_bitclk_pre\' (cost = 1):
\UART_7:BUART:rx_bitclk_pre\ <= ((not \UART_7:BUART:rx_count_2\ and not \UART_7:BUART:rx_count_1\ and not \UART_7:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_7:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_7:BUART:rx_bitclk_pre16x\ <= ((not \UART_7:BUART:rx_count_2\ and \UART_7:BUART:rx_count_1\ and \UART_7:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_7:BUART:rx_poll_bit1\' (cost = 1):
\UART_7:BUART:rx_poll_bit1\ <= ((not \UART_7:BUART:rx_count_2\ and not \UART_7:BUART:rx_count_1\ and \UART_7:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_7:BUART:rx_poll_bit2\' (cost = 1):
\UART_7:BUART:rx_poll_bit2\ <= ((not \UART_7:BUART:rx_count_2\ and not \UART_7:BUART:rx_count_1\ and not \UART_7:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_7:BUART:pollingrange\' (cost = 4):
\UART_7:BUART:pollingrange\ <= ((not \UART_7:BUART:rx_count_2\ and not \UART_7:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_7:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\' (cost = 0):
\UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\ <= (not \UART_7:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\' (cost = 0):
\UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\' (cost = 0):
\UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\ <= (\UART_7:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\' (cost = 0):
\UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\ <= (not \UART_7:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\' (cost = 0):
\UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_6\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_6\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_5\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_5\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_4\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_4\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_3\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_3\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_3\ <= (\UART_7:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_2\' (cost = 1):
\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_2\ <= ((not \UART_7:BUART:rx_count_6\ and not \UART_7:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_2\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_2\ <= (\UART_7:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_1\' (cost = 2):
\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_1\ <= ((not \UART_7:BUART:rx_count_6\ and not \UART_7:BUART:rx_count_4\)
	OR (not \UART_7:BUART:rx_count_6\ and not \UART_7:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_1\' (cost = 0):
\UART_7:BUART:sRX:MODULE_29:g2:a0:gta_1\ <= (\UART_7:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_0\' (cost = 8):
\UART_7:BUART:sRX:MODULE_29:g2:a0:lta_0\ <= ((not \UART_7:BUART:rx_count_6\ and not \UART_7:BUART:rx_count_4\)
	OR (not \UART_7:BUART:rx_count_6\ and not \UART_7:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_3:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\UART_4:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\UART_5:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\UART_5:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\UART_6:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not MODIN17_1 and not MODIN17_0));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\UART_6:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not MODIN17_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_21_1' (cost = 2):
add_vv_vv_MODGEN_21_1 <= ((not MODIN17_0 and MODIN17_1)
	OR (not MODIN17_1 and MODIN17_0));

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\' (cost = 4):
\UART_7:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\ <= ((not \UART_7:BUART:pollcount_1\ and not \UART_7:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\' (cost = 0):
\UART_7:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\ <= (not \UART_7:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\' (cost = 2):
\UART_7:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\ <= ((not \UART_7:BUART:pollcount_0\ and \UART_7:BUART:pollcount_1\)
	OR (not \UART_7:BUART:pollcount_1\ and \UART_7:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_2:BUART:rx_postpoll\' (cost = 72):
\UART_2:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_32 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_32 and not MODIN1_1 and not \UART_2:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_2:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_2:BUART:rx_parity_bit\)
	OR (Net_32 and MODIN1_0 and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_32 and not MODIN1_1 and not \UART_2:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_2:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_2:BUART:rx_parity_bit\)
	OR (Net_32 and MODIN1_0 and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_postpoll\' (cost = 72):
\UART_3:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_70 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_70 and not MODIN5_1 and not \UART_3:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_3:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_3:BUART:rx_parity_bit\)
	OR (Net_70 and MODIN5_0 and \UART_3:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_3:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_70 and not MODIN5_1 and not \UART_3:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_3:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_3:BUART:rx_parity_bit\)
	OR (Net_70 and MODIN5_0 and \UART_3:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_postpoll\' (cost = 72):
\UART_4:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_83 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_83 and not MODIN9_1 and not \UART_4:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_4:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_4:BUART:rx_parity_bit\)
	OR (Net_83 and MODIN9_0 and \UART_4:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_4:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_83 and not MODIN9_1 and not \UART_4:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_4:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_4:BUART:rx_parity_bit\)
	OR (Net_83 and MODIN9_0 and \UART_4:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_5:BUART:rx_postpoll\' (cost = 72):
\UART_5:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_96 and MODIN13_0));

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_96 and not MODIN13_1 and not \UART_5:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \UART_5:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \UART_5:BUART:rx_parity_bit\)
	OR (Net_96 and MODIN13_0 and \UART_5:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_5:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_96 and not MODIN13_1 and not \UART_5:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \UART_5:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \UART_5:BUART:rx_parity_bit\)
	OR (Net_96 and MODIN13_0 and \UART_5:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_6:BUART:rx_postpoll\' (cost = 72):
\UART_6:BUART:rx_postpoll\ <= (MODIN17_1
	OR (Net_109 and MODIN17_0));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_109 and not MODIN17_1 and not \UART_6:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \UART_6:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \UART_6:BUART:rx_parity_bit\)
	OR (Net_109 and MODIN17_0 and \UART_6:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_6:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not Net_109 and not MODIN17_1 and not \UART_6:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \UART_6:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \UART_6:BUART:rx_parity_bit\)
	OR (Net_109 and MODIN17_0 and \UART_6:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_7:BUART:rx_postpoll\' (cost = 72):
\UART_7:BUART:rx_postpoll\ <= (\UART_7:BUART:pollcount_1\
	OR (Net_122 and \UART_7:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_7:BUART:pollcount_1\ and not Net_122 and not \UART_7:BUART:rx_parity_bit\)
	OR (not \UART_7:BUART:pollcount_1\ and not \UART_7:BUART:pollcount_0\ and not \UART_7:BUART:rx_parity_bit\)
	OR (\UART_7:BUART:pollcount_1\ and \UART_7:BUART:rx_parity_bit\)
	OR (Net_122 and \UART_7:BUART:pollcount_0\ and \UART_7:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_7:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_7:BUART:pollcount_1\ and not Net_122 and not \UART_7:BUART:rx_parity_bit\)
	OR (not \UART_7:BUART:pollcount_1\ and not \UART_7:BUART:pollcount_0\ and not \UART_7:BUART:rx_parity_bit\)
	OR (\UART_7:BUART:pollcount_1\ and \UART_7:BUART:rx_parity_bit\)
	OR (Net_122 and \UART_7:BUART:pollcount_0\ and \UART_7:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 188 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_2:BUART:rx_status_0\ to zero
Aliasing \UART_2:BUART:rx_status_6\ to zero
Aliasing \UART_3:BUART:rx_status_0\ to zero
Aliasing \UART_3:BUART:rx_status_6\ to zero
Aliasing \UART_4:BUART:rx_status_0\ to zero
Aliasing \UART_4:BUART:rx_status_6\ to zero
Aliasing \UART_5:BUART:rx_status_0\ to zero
Aliasing \UART_5:BUART:rx_status_6\ to zero
Aliasing \UART_6:BUART:rx_status_0\ to zero
Aliasing \UART_6:BUART:rx_status_6\ to zero
Aliasing \UART_7:BUART:rx_status_0\ to zero
Aliasing \UART_7:BUART:rx_status_6\ to zero
Aliasing \UART_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_3:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_3:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_3:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_4:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_4:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_4:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_5:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_5:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_5:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_6:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_6:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_6:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_7:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_7:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_7:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_2:BUART:rx_bitclk_enable\[113] = \UART_2:BUART:rx_bitclk\[161]
Removing Lhs of wire \UART_2:BUART:rx_status_0\[212] = zero[26]
Removing Lhs of wire \UART_2:BUART:rx_status_6\[221] = zero[26]
Removing Rhs of wire \UART_3:BUART:rx_bitclk_enable\[347] = \UART_3:BUART:rx_bitclk\[395]
Removing Lhs of wire \UART_3:BUART:rx_status_0\[446] = zero[26]
Removing Lhs of wire \UART_3:BUART:rx_status_6\[455] = zero[26]
Removing Rhs of wire \UART_4:BUART:rx_bitclk_enable\[575] = \UART_4:BUART:rx_bitclk\[623]
Removing Lhs of wire \UART_4:BUART:rx_status_0\[674] = zero[26]
Removing Lhs of wire \UART_4:BUART:rx_status_6\[683] = zero[26]
Removing Rhs of wire \UART_5:BUART:rx_bitclk_enable\[803] = \UART_5:BUART:rx_bitclk\[851]
Removing Lhs of wire \UART_5:BUART:rx_status_0\[902] = zero[26]
Removing Lhs of wire \UART_5:BUART:rx_status_6\[911] = zero[26]
Removing Rhs of wire \UART_6:BUART:rx_bitclk_enable\[1031] = \UART_6:BUART:rx_bitclk\[1079]
Removing Lhs of wire \UART_6:BUART:rx_status_0\[1130] = zero[26]
Removing Lhs of wire \UART_6:BUART:rx_status_6\[1139] = zero[26]
Removing Rhs of wire \UART_7:BUART:rx_bitclk_enable\[1259] = \UART_7:BUART:rx_bitclk\[1307]
Removing Lhs of wire \UART_7:BUART:rx_status_0\[1358] = zero[26]
Removing Lhs of wire \UART_7:BUART:rx_status_6\[1367] = zero[26]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1467] = \UART_1:BUART:tx_ctrl_mark_last\[83]
Removing Lhs of wire \UART_2:BUART:rx_markspace_status\\D\[1480] = zero[26]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_status\\D\[1481] = zero[26]
Removing Lhs of wire \UART_2:BUART:rx_addr_match_status\\D\[1483] = zero[26]
Removing Lhs of wire \UART_2:BUART:rx_markspace_pre\\D\[1484] = \UART_2:BUART:rx_markspace_pre\[225]
Removing Lhs of wire \UART_2:BUART:rx_parity_bit\\D\[1489] = \UART_2:BUART:rx_parity_bit\[231]
Removing Lhs of wire \UART_3:BUART:rx_markspace_status\\D\[1500] = zero[26]
Removing Lhs of wire \UART_3:BUART:rx_parity_error_status\\D\[1501] = zero[26]
Removing Lhs of wire \UART_3:BUART:rx_addr_match_status\\D\[1503] = zero[26]
Removing Lhs of wire \UART_3:BUART:rx_markspace_pre\\D\[1504] = \UART_3:BUART:rx_markspace_pre\[459]
Removing Lhs of wire \UART_3:BUART:rx_parity_bit\\D\[1509] = \UART_3:BUART:rx_parity_bit\[465]
Removing Lhs of wire \UART_4:BUART:rx_markspace_status\\D\[1520] = zero[26]
Removing Lhs of wire \UART_4:BUART:rx_parity_error_status\\D\[1521] = zero[26]
Removing Lhs of wire \UART_4:BUART:rx_addr_match_status\\D\[1523] = zero[26]
Removing Lhs of wire \UART_4:BUART:rx_markspace_pre\\D\[1524] = \UART_4:BUART:rx_markspace_pre\[687]
Removing Lhs of wire \UART_4:BUART:rx_parity_bit\\D\[1529] = \UART_4:BUART:rx_parity_bit\[693]
Removing Lhs of wire \UART_5:BUART:rx_markspace_status\\D\[1540] = zero[26]
Removing Lhs of wire \UART_5:BUART:rx_parity_error_status\\D\[1541] = zero[26]
Removing Lhs of wire \UART_5:BUART:rx_addr_match_status\\D\[1543] = zero[26]
Removing Lhs of wire \UART_5:BUART:rx_markspace_pre\\D\[1544] = \UART_5:BUART:rx_markspace_pre\[915]
Removing Lhs of wire \UART_5:BUART:rx_parity_bit\\D\[1549] = \UART_5:BUART:rx_parity_bit\[921]
Removing Lhs of wire \UART_6:BUART:rx_markspace_status\\D\[1560] = zero[26]
Removing Lhs of wire \UART_6:BUART:rx_parity_error_status\\D\[1561] = zero[26]
Removing Lhs of wire \UART_6:BUART:rx_addr_match_status\\D\[1563] = zero[26]
Removing Lhs of wire \UART_6:BUART:rx_markspace_pre\\D\[1564] = \UART_6:BUART:rx_markspace_pre\[1143]
Removing Lhs of wire \UART_6:BUART:rx_parity_bit\\D\[1569] = \UART_6:BUART:rx_parity_bit\[1149]
Removing Lhs of wire \UART_7:BUART:rx_markspace_status\\D\[1580] = zero[26]
Removing Lhs of wire \UART_7:BUART:rx_parity_error_status\\D\[1581] = zero[26]
Removing Lhs of wire \UART_7:BUART:rx_addr_match_status\\D\[1583] = zero[26]
Removing Lhs of wire \UART_7:BUART:rx_markspace_pre\\D\[1584] = \UART_7:BUART:rx_markspace_pre\[1371]
Removing Lhs of wire \UART_7:BUART:rx_parity_bit\\D\[1589] = \UART_7:BUART:rx_parity_bit\[1377]

------------------------------------------------------
Aliased 0 equations, 49 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_2:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_2:BUART:rx_parity_bit\ and Net_32 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_2:BUART:rx_parity_bit\)
	OR (not Net_32 and not MODIN1_1 and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_3:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_3:BUART:rx_parity_bit\ and Net_70 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_3:BUART:rx_parity_bit\)
	OR (not Net_70 and not MODIN5_1 and \UART_3:BUART:rx_parity_bit\)
	OR (not \UART_3:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_4:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \UART_4:BUART:rx_parity_bit\ and Net_83 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \UART_4:BUART:rx_parity_bit\)
	OR (not Net_83 and not MODIN9_1 and \UART_4:BUART:rx_parity_bit\)
	OR (not \UART_4:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\UART_5:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \UART_5:BUART:rx_parity_bit\ and Net_96 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \UART_5:BUART:rx_parity_bit\)
	OR (not Net_96 and not MODIN13_1 and \UART_5:BUART:rx_parity_bit\)
	OR (not \UART_5:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\UART_6:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \UART_6:BUART:rx_parity_bit\ and Net_109 and MODIN17_0)
	OR (not MODIN17_1 and not MODIN17_0 and \UART_6:BUART:rx_parity_bit\)
	OR (not Net_109 and not MODIN17_1 and \UART_6:BUART:rx_parity_bit\)
	OR (not \UART_6:BUART:rx_parity_bit\ and MODIN17_1));

Note:  Deleted unused equation:
\UART_7:BUART:sRX:MODULE_30:g1:a0:xneq\ <= ((not \UART_7:BUART:rx_parity_bit\ and Net_122 and \UART_7:BUART:pollcount_0\)
	OR (not \UART_7:BUART:pollcount_1\ and not \UART_7:BUART:pollcount_0\ and \UART_7:BUART:rx_parity_bit\)
	OR (not \UART_7:BUART:pollcount_1\ and not Net_122 and \UART_7:BUART:rx_parity_bit\)
	OR (not \UART_7:BUART:rx_parity_bit\ and \UART_7:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Boxes5Test.cyprj" -dcpsoc3 Boxes5Test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.906ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2177, Family: PSoC3, Started at: Saturday, 25 April 2015 20:22:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5Test.cydsn\Boxes5Test.cyprj -d CY8C5888LTI-LP097 Boxes5Test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_5:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_5:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_5:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_5:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_5:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_6:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_7:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_7:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_7:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_7:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_7:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_4_IntClock'. Fanout=1, Signal=\UART_4:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_3_IntClock'. Fanout=1, Signal=\UART_3:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_6_IntClock'. Fanout=1, Signal=\UART_6:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_7_IntClock'. Fanout=1, Signal=\UART_7:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'UART_5_IntClock'. Fanout=1, Signal=\UART_5:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'UART_2_IntClock'. Fanout=1, Signal=\UART_2:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_3:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_3_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_3_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_4:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_4_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_4_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_5:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_5_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_5_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_6:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_6_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_6_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_7:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_7_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_7_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: Rx_1(0), Rx_2(0), Rx_3(0), Rx_4(0), Rx_5(0), Rx_6(0), Tx_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_7:BUART:rx_state_1\, Duplicate of \UART_7:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_7:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_7:BUART:rx_state_1\ (fanout=8)

    Removing \UART_7:BUART:rx_parity_error_pre\, Duplicate of \UART_7:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_7:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_7:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_7:BUART:rx_parity_bit\, Duplicate of \UART_7:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_7:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_7:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_7:BUART:rx_markspace_pre\, Duplicate of \UART_7:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_7:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_7:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_6:BUART:rx_state_1\, Duplicate of \UART_6:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_6:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_state_1\ (fanout=8)

    Removing \UART_6:BUART:rx_parity_error_pre\, Duplicate of \UART_6:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_6:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_6:BUART:rx_parity_bit\, Duplicate of \UART_6:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_6:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_6:BUART:rx_markspace_pre\, Duplicate of \UART_6:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_6:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_5:BUART:rx_state_1\, Duplicate of \UART_5:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_5:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_5:BUART:rx_state_1\ (fanout=8)

    Removing \UART_5:BUART:rx_parity_error_pre\, Duplicate of \UART_5:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_5:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_5:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_5:BUART:rx_parity_bit\, Duplicate of \UART_5:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_5:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_5:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_5:BUART:rx_markspace_pre\, Duplicate of \UART_5:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_5:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_5:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_4:BUART:rx_state_1\, Duplicate of \UART_4:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_4:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_state_1\ (fanout=8)

    Removing \UART_4:BUART:rx_parity_error_pre\, Duplicate of \UART_4:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_4:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_4:BUART:rx_parity_bit\, Duplicate of \UART_4:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_4:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_4:BUART:rx_markspace_pre\, Duplicate of \UART_4:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_4:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_3:BUART:rx_state_1\, Duplicate of \UART_3:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_3:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_state_1\ (fanout=8)

    Removing \UART_3:BUART:rx_parity_error_pre\, Duplicate of \UART_3:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_3:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_3:BUART:rx_parity_bit\, Duplicate of \UART_3:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_3:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_3:BUART:rx_markspace_pre\, Duplicate of \UART_3:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_3:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_state_1\, Duplicate of \UART_2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_2:BUART:rx_parity_error_pre\, Duplicate of \UART_2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_bit\, Duplicate of \UART_2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:rx_markspace_pre\, Duplicate of \UART_2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_32 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_70 ,
            pad => Rx_2(0)_PAD );

    Pin : Name = Rx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_3(0)__PA ,
            fb => Net_83 ,
            pad => Rx_3(0)_PAD );

    Pin : Name = Rx_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_4(0)__PA ,
            fb => Net_96 ,
            pad => Rx_4(0)_PAD );

    Pin : Name = Rx_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_5(0)__PA ,
            fb => Net_109 ,
            pad => Rx_5(0)_PAD );

    Pin : Name = Rx_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_6(0)__PA ,
            fb => Net_122 ,
            pad => Rx_6(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_2 ,
            pad => Tx_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              !Net_96 * MODIN13_0
            + !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              Net_96 * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              !Net_96 * MODIN13_1
            + !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              Net_96 * !MODIN13_1 * MODIN13_0
            + !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN17_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !Net_109 * MODIN17_0
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              Net_109 * !MODIN17_0
        );
        Output = MODIN17_0 (fanout=5)

    MacroCell: Name=MODIN17_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !Net_109 * MODIN17_1
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              Net_109 * !MODIN17_1 * MODIN17_0
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              MODIN17_1 * !MODIN17_0
        );
        Output = MODIN17_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_32 * MODIN1_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_32 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_32 * MODIN1_1
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_32 * !MODIN1_1 * MODIN1_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !Net_70 * MODIN5_0
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              Net_70 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !Net_70 * MODIN5_1
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              Net_70 * !MODIN5_1 * MODIN5_0
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              !Net_83 * MODIN9_0
            + !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              Net_83 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              !Net_83 * MODIN9_1
            + !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              Net_83 * !MODIN9_1 * MODIN9_0
            + !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_32
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_32 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              !Net_32 * !MODIN1_1 * !\UART_2:BUART:rx_address_detected\
            + !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_2:BUART:rx_address_detected\
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_address_detected\
            + !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_address_detected\
            + !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * !Net_32 * 
              !\UART_2:BUART:rx_address_detected\ * \UART_2:BUART:rx_last\
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_address_detected\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * !Net_32 * 
              !MODIN1_1 * !\UART_2:BUART:rx_address_detected\
            + !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_2:BUART:rx_address_detected\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
        );
        Output = \UART_3:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_3:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\
        );
        Output = \UART_3:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_70
        );
        Output = \UART_3:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_3:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_70 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_3:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              !Net_70 * !MODIN5_1 * !\UART_3:BUART:rx_address_detected\
            + !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\UART_3:BUART:rx_address_detected\
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_3:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_address_detected\
            + !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_address_detected\
            + !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * !Net_70 * 
              !\UART_3:BUART:rx_address_detected\ * \UART_3:BUART:rx_last\
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_3:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_3:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_3:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_3:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_address_detected\
        );
        Output = \UART_3:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * !Net_70 * 
              !MODIN5_1 * !\UART_3:BUART:rx_address_detected\
            + !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\UART_3:BUART:rx_address_detected\
        );
        Output = \UART_3:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_load_fifo\ * \UART_3:BUART:rx_fifofull\
        );
        Output = \UART_3:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_fifonotempty\ * 
              \UART_3:BUART:rx_state_stop1_reg\
        );
        Output = \UART_3:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_4:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              !\UART_4:BUART:rx_count_0\
        );
        Output = \UART_4:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_4:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\
        );
        Output = \UART_4:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_83
        );
        Output = \UART_4:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_4:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_4:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_83 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_4:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              !\UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !Net_83 * !MODIN9_1 * !\UART_4:BUART:rx_address_detected\
            + !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              !\UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\UART_4:BUART:rx_address_detected\
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_4:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_4:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_address_detected\
            + !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_2\ * !\UART_4:BUART:rx_address_detected\
            + !\UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * !Net_83 * 
              !\UART_4:BUART:rx_address_detected\ * \UART_4:BUART:rx_last\
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_4:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_4:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_4:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_4:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_state_3\ * 
              \UART_4:BUART:rx_state_2\ * !\UART_4:BUART:rx_address_detected\
        );
        Output = \UART_4:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * !Net_83 * 
              !MODIN9_1 * !\UART_4:BUART:rx_address_detected\
            + !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\UART_4:BUART:rx_address_detected\
        );
        Output = \UART_4:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_4:BUART:rx_load_fifo\ * \UART_4:BUART:rx_fifofull\
        );
        Output = \UART_4:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_4:BUART:rx_fifonotempty\ * 
              \UART_4:BUART:rx_state_stop1_reg\
        );
        Output = \UART_4:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_5:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_5:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_5:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              !\UART_5:BUART:rx_count_0\
        );
        Output = \UART_5:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_5:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\
        );
        Output = \UART_5:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_5:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_96
        );
        Output = \UART_5:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_5:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_5:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_5:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_96 * MODIN13_0
            + MODIN13_1
        );
        Output = \UART_5:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_5:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              !\UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * 
              !Net_96 * !MODIN13_1 * !\UART_5:BUART:rx_address_detected\
            + !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              !\UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0 * !\UART_5:BUART:rx_address_detected\
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_5:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_5:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * !\UART_5:BUART:rx_address_detected\
            + !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_2\ * !\UART_5:BUART:rx_address_detected\
            + !\UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * !Net_96 * 
              !\UART_5:BUART:rx_address_detected\ * \UART_5:BUART:rx_last\
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_5:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_5:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_5:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_5:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_state_3\ * 
              \UART_5:BUART:rx_state_2\ * !\UART_5:BUART:rx_address_detected\
        );
        Output = \UART_5:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_5:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * !Net_96 * 
              !MODIN13_1 * !\UART_5:BUART:rx_address_detected\
            + !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0 * !\UART_5:BUART:rx_address_detected\
        );
        Output = \UART_5:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_5:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_5:BUART:rx_load_fifo\ * \UART_5:BUART:rx_fifofull\
        );
        Output = \UART_5:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_5:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_5:BUART:rx_fifonotempty\ * 
              \UART_5:BUART:rx_state_stop1_reg\
        );
        Output = \UART_5:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_6:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !\UART_6:BUART:rx_count_0\
        );
        Output = \UART_6:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_6:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\
        );
        Output = \UART_6:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_109
        );
        Output = \UART_6:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_6:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_6:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_109 * MODIN17_0
            + MODIN17_1
        );
        Output = \UART_6:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              !\UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !Net_109 * !MODIN17_1 * !\UART_6:BUART:rx_address_detected\
            + !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              !\UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !MODIN17_1 * !MODIN17_0 * !\UART_6:BUART:rx_address_detected\
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_6:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_6:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_address_detected\
            + !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:rx_address_detected\
            + !\UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * !Net_109 * 
              !\UART_6:BUART:rx_address_detected\ * \UART_6:BUART:rx_last\
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_6:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_6:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_6:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_6:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:rx_address_detected\
        );
        Output = \UART_6:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !Net_109 * !MODIN17_1 * !\UART_6:BUART:rx_address_detected\
            + !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !MODIN17_1 * !MODIN17_0 * !\UART_6:BUART:rx_address_detected\
        );
        Output = \UART_6:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_6:BUART:rx_load_fifo\ * \UART_6:BUART:rx_fifofull\
        );
        Output = \UART_6:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_6:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_6:BUART:rx_fifonotempty\ * 
              \UART_6:BUART:rx_state_stop1_reg\
        );
        Output = \UART_6:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_7:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              !Net_122 * \UART_7:BUART:pollcount_0\
            + !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              Net_122 * !\UART_7:BUART:pollcount_0\
        );
        Output = \UART_7:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_7:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              !\UART_7:BUART:pollcount_1\ * Net_122 * 
              \UART_7:BUART:pollcount_0\
            + !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              \UART_7:BUART:pollcount_1\ * !Net_122
            + !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              \UART_7:BUART:pollcount_1\ * !\UART_7:BUART:pollcount_0\
        );
        Output = \UART_7:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_7:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_7:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_7:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              !\UART_7:BUART:rx_count_0\
        );
        Output = \UART_7:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_7:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_7:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = \UART_7:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_7:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * !\UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_5\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_4\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_7:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_7:BUART:pollcount_1\
            + Net_122 * \UART_7:BUART:pollcount_0\
        );
        Output = \UART_7:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_7:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              !\UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:pollcount_1\ * !Net_122 * 
              !\UART_7:BUART:rx_address_detected\
            + !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              !\UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:pollcount_1\ * !\UART_7:BUART:pollcount_0\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_5\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_4\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_7:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * !\UART_7:BUART:rx_address_detected\
            + !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_address_detected\
            + !\UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !Net_122 * 
              !\UART_7:BUART:rx_address_detected\ * \UART_7:BUART:rx_last\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_5\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_4\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_7:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_5\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_4\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_7:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_state_3\ * 
              \UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_7:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:pollcount_1\ * !Net_122 * 
              !\UART_7:BUART:rx_address_detected\
            + !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:pollcount_1\ * !\UART_7:BUART:pollcount_0\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_7:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_7:BUART:rx_load_fifo\ * \UART_7:BUART:rx_fifofull\
        );
        Output = \UART_7:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_7:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_7:BUART:rx_fifonotempty\ * 
              \UART_7:BUART:rx_state_stop1_reg\
        );
        Output = \UART_7:BUART:rx_status_5\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_2:BUART:rx_postpoll\ ,
            f0_load => \UART_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_2 => \UART_3:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_3:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_3:BUART:rx_bitclk_enable\ ,
            route_si => \UART_3:BUART:rx_postpoll\ ,
            f0_load => \UART_3:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_3:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_3:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_4:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            cs_addr_2 => \UART_4:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_4:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_4:BUART:rx_bitclk_enable\ ,
            route_si => \UART_4:BUART:rx_postpoll\ ,
            f0_load => \UART_4:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_4:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_4:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_5:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_5:Net_9\ ,
            cs_addr_2 => \UART_5:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_5:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_5:BUART:rx_bitclk_enable\ ,
            route_si => \UART_5:BUART:rx_postpoll\ ,
            f0_load => \UART_5:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_5:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_5:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_6:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_6:Net_9\ ,
            cs_addr_2 => \UART_6:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_6:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_6:BUART:rx_bitclk_enable\ ,
            route_si => \UART_6:BUART:rx_postpoll\ ,
            f0_load => \UART_6:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_6:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_6:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_7:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_7:Net_9\ ,
            cs_addr_2 => \UART_7:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_7:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_7:BUART:rx_bitclk_enable\ ,
            route_si => \UART_7:BUART:rx_postpoll\ ,
            f0_load => \UART_7:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_7:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_7:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_5 => \UART_2:BUART:rx_status_5\ ,
            status_4 => \UART_2:BUART:rx_status_4\ ,
            status_3 => \UART_2:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_3:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            status_5 => \UART_3:BUART:rx_status_5\ ,
            status_4 => \UART_3:BUART:rx_status_4\ ,
            status_3 => \UART_3:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_4:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            status_5 => \UART_4:BUART:rx_status_5\ ,
            status_4 => \UART_4:BUART:rx_status_4\ ,
            status_3 => \UART_4:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_5:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_5:Net_9\ ,
            status_5 => \UART_5:BUART:rx_status_5\ ,
            status_4 => \UART_5:BUART:rx_status_4\ ,
            status_3 => \UART_5:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_6:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_6:Net_9\ ,
            status_5 => \UART_6:BUART:rx_status_5\ ,
            status_4 => \UART_6:BUART:rx_status_4\ ,
            status_3 => \UART_6:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_7:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_7:Net_9\ ,
            status_5 => \UART_7:BUART:rx_status_5\ ,
            status_4 => \UART_7:BUART:rx_status_4\ ,
            status_3 => \UART_7:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            load => \UART_2:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_2:BUART:rx_count_2\ ,
            count_1 => \UART_2:BUART:rx_count_1\ ,
            count_0 => \UART_2:BUART:rx_count_0\ ,
            tc => \UART_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_3:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            load => \UART_3:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_3:BUART:rx_count_2\ ,
            count_1 => \UART_3:BUART:rx_count_1\ ,
            count_0 => \UART_3:BUART:rx_count_0\ ,
            tc => \UART_3:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_4:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            load => \UART_4:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \UART_4:BUART:rx_count_2\ ,
            count_1 => \UART_4:BUART:rx_count_1\ ,
            count_0 => \UART_4:BUART:rx_count_0\ ,
            tc => \UART_4:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_5:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_5:Net_9\ ,
            load => \UART_5:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \UART_5:BUART:rx_count_2\ ,
            count_1 => \UART_5:BUART:rx_count_1\ ,
            count_0 => \UART_5:BUART:rx_count_0\ ,
            tc => \UART_5:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_6:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_6:Net_9\ ,
            load => \UART_6:BUART:rx_counter_load\ ,
            count_6 => MODIN20_6 ,
            count_5 => MODIN20_5 ,
            count_4 => MODIN20_4 ,
            count_3 => MODIN20_3 ,
            count_2 => \UART_6:BUART:rx_count_2\ ,
            count_1 => \UART_6:BUART:rx_count_1\ ,
            count_0 => \UART_6:BUART:rx_count_0\ ,
            tc => \UART_6:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_7:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_7:Net_9\ ,
            load => \UART_7:BUART:rx_counter_load\ ,
            count_6 => \UART_7:BUART:rx_count_6\ ,
            count_5 => \UART_7:BUART:rx_count_5\ ,
            count_4 => \UART_7:BUART:rx_count_4\ ,
            count_3 => \UART_7:BUART:rx_count_3\ ,
            count_2 => \UART_7:BUART:rx_count_2\ ,
            count_1 => \UART_7:BUART:rx_count_1\ ,
            count_0 => \UART_7:BUART:rx_count_0\ ,
            tc => \UART_7:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    7 :    1 :    8 :  87.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   10 :   38 :   48 :  20.83%
UDB Macrocells                :   99 :   93 :  192 :  51.56%
UDB Unique Pterms             :  164 :  220 :  384 :  42.71%
UDB Total Pterms              :  203 :      :      : 
UDB Datapath Cells            :    8 :   16 :   24 :  33.33%
UDB Status Cells              :   13 :   11 :   24 :  54.17%
            StatusI Registers :    7 
    Routed Count7 Load/Enable :    6 
UDB Control Cells             :    6 :   18 :   24 :  25.00%
                 Count7 Cells :    6 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    0 :   32 :   32 :   0.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.548ms
Tech mapping phase: Elapsed time ==> 0s.752ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
Analog Placement phase: Elapsed time ==> 0s.076ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.624ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.24
                   Pterms :            5.36
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 753, final cost is 753 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      10.39 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_6:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_6:Net_9\ ,
        status_5 => \UART_6:BUART:rx_status_5\ ,
        status_4 => \UART_6:BUART:rx_status_4\ ,
        status_3 => \UART_6:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_state_3\ * 
              \UART_4:BUART:rx_state_2\ * !\UART_4:BUART:rx_address_detected\
        );
        Output = \UART_4:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_6:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_6:BUART:rx_fifonotempty\ * 
              \UART_6:BUART:rx_state_stop1_reg\
        );
        Output = \UART_6:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_4:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_4:BUART:rx_fifonotempty\ * 
              \UART_4:BUART:rx_state_stop1_reg\
        );
        Output = \UART_4:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_6:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_6:BUART:rx_load_fifo\ * \UART_6:BUART:rx_fifofull\
        );
        Output = \UART_6:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_address_detected\
            + !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_address_detected\
            + !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * !Net_70 * 
              !\UART_3:BUART:rx_address_detected\ * \UART_3:BUART:rx_last\
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_3:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_3:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              !Net_70 * !MODIN5_1 * !\UART_3:BUART:rx_address_detected\
            + !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\UART_3:BUART:rx_address_detected\
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_3:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_3:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        load => \UART_3:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_3:BUART:rx_count_2\ ,
        count_1 => \UART_3:BUART:rx_count_1\ ,
        count_0 => \UART_3:BUART:rx_count_0\ ,
        tc => \UART_3:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_address_detected\
        );
        Output = \UART_3:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_3:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * !Net_70 * 
              !MODIN5_1 * !\UART_3:BUART:rx_address_detected\
            + !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_bitclk_enable\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\UART_3:BUART:rx_address_detected\
        );
        Output = \UART_3:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_5:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_5:BUART:rx_load_fifo\ * \UART_5:BUART:rx_fifofull\
        );
        Output = \UART_5:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !Net_70 * MODIN5_0
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              Net_70 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
        );
        Output = \UART_3:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_5:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_5:BUART:rx_fifonotempty\ * 
              \UART_5:BUART:rx_state_stop1_reg\
        );
        Output = \UART_5:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_5:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_5:Net_9\ ,
        status_5 => \UART_5:BUART:rx_status_5\ ,
        status_4 => \UART_5:BUART:rx_status_4\ ,
        status_3 => \UART_5:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !Net_70 * MODIN5_1
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              Net_70 * !MODIN5_1 * MODIN5_0
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_70 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_3:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_fifonotempty\ * 
              \UART_3:BUART:rx_state_stop1_reg\
        );
        Output = \UART_3:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_7:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_7:BUART:rx_fifonotempty\ * 
              \UART_7:BUART:rx_state_stop1_reg\
        );
        Output = \UART_7:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_load_fifo\ * \UART_3:BUART:rx_fifofull\
        );
        Output = \UART_3:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_address_detected\
        );
        Output = \UART_3:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_7:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_7:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_3:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_2 => \UART_3:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_3:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_3:BUART:rx_bitclk_enable\ ,
        route_si => \UART_3:BUART:rx_postpoll\ ,
        f0_load => \UART_3:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_3:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_3:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_3:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        status_5 => \UART_3:BUART:rx_status_5\ ,
        status_4 => \UART_3:BUART:rx_status_4\ ,
        status_3 => \UART_3:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_83
        );
        Output = \UART_4:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              !\UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !Net_83 * !MODIN9_1 * !\UART_4:BUART:rx_address_detected\
            + !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              !\UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\UART_4:BUART:rx_address_detected\
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_4:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_4:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_4:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_4:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_4:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_4:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * !Net_83 * 
              !MODIN9_1 * !\UART_4:BUART:rx_address_detected\
            + !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\UART_4:BUART:rx_address_detected\
        );
        Output = \UART_4:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_address_detected\
            + !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_2\ * !\UART_4:BUART:rx_address_detected\
            + !\UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * !Net_83 * 
              !\UART_4:BUART:rx_address_detected\ * \UART_4:BUART:rx_last\
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_4:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_4:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * 
              !\UART_4:BUART:rx_address_detected\
        );
        Output = \UART_4:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_4:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        load => \UART_4:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \UART_4:BUART:rx_count_2\ ,
        count_1 => \UART_4:BUART:rx_count_1\ ,
        count_0 => \UART_4:BUART:rx_count_0\ ,
        tc => \UART_4:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_6:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              !\UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !Net_109 * !MODIN17_1 * !\UART_6:BUART:rx_address_detected\
            + !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              !\UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !MODIN17_1 * !MODIN17_0 * !\UART_6:BUART:rx_address_detected\
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_6:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_6:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_6:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_6:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_state_3\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:rx_address_detected\
        );
        Output = \UART_6:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_6:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !Net_109 * !MODIN17_1 * !\UART_6:BUART:rx_address_detected\
            + !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !MODIN17_1 * !MODIN17_0 * !\UART_6:BUART:rx_address_detected\
        );
        Output = \UART_6:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_83 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_4:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_6:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\
        );
        Output = \UART_6:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_4:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_4:BUART:rx_load_fifo\ * \UART_4:BUART:rx_fifofull\
        );
        Output = \UART_4:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_4:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_4:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        cs_addr_2 => \UART_4:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_4:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_4:BUART:rx_bitclk_enable\ ,
        route_si => \UART_4:BUART:rx_postpoll\ ,
        f0_load => \UART_4:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_4:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_4:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              !Net_83 * MODIN9_1
            + !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              Net_83 * !MODIN9_1 * MODIN9_0
            + !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              !Net_83 * MODIN9_0
            + !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              Net_83 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_7:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_7:BUART:rx_load_fifo\ * \UART_7:BUART:rx_fifofull\
        );
        Output = \UART_7:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_4:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              !\UART_4:BUART:rx_count_0\
        );
        Output = \UART_4:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN17_1, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !Net_109 * MODIN17_1
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              Net_109 * !MODIN17_1 * MODIN17_0
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              MODIN17_1 * !MODIN17_0
        );
        Output = MODIN17_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN17_0, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !Net_109 * MODIN17_0
            + !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              Net_109 * !MODIN17_0
        );
        Output = MODIN17_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_6:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_109 * MODIN17_0
            + MODIN17_1
        );
        Output = \UART_6:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_6:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_6:BUART:rx_count_2\ * !\UART_6:BUART:rx_count_1\ * 
              !\UART_6:BUART:rx_count_0\
        );
        Output = \UART_6:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_6:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_6:Net_9\ ,
        cs_addr_2 => \UART_6:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_6:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_6:BUART:rx_bitclk_enable\ ,
        route_si => \UART_6:BUART:rx_postpoll\ ,
        f0_load => \UART_6:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_6:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_6:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_6:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_6:Net_9\ ,
        load => \UART_6:BUART:rx_counter_load\ ,
        count_6 => MODIN20_6 ,
        count_5 => MODIN20_5 ,
        count_4 => MODIN20_4 ,
        count_3 => MODIN20_3 ,
        count_2 => \UART_6:BUART:rx_count_2\ ,
        count_1 => \UART_6:BUART:rx_count_1\ ,
        count_0 => \UART_6:BUART:rx_count_0\ ,
        tc => \UART_6:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_7:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              !Net_122 * \UART_7:BUART:pollcount_0\
            + !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              Net_122 * !\UART_7:BUART:pollcount_0\
        );
        Output = \UART_7:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_7:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              !\UART_7:BUART:rx_count_0\
        );
        Output = \UART_7:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_7:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              !\UART_7:BUART:pollcount_1\ * Net_122 * 
              \UART_7:BUART:pollcount_0\
            + !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              \UART_7:BUART:pollcount_1\ * !Net_122
            + !\UART_7:BUART:rx_count_2\ * !\UART_7:BUART:rx_count_1\ * 
              \UART_7:BUART:pollcount_1\ * !\UART_7:BUART:pollcount_0\
        );
        Output = \UART_7:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_7:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_7:BUART:pollcount_1\
            + Net_122 * \UART_7:BUART:pollcount_0\
        );
        Output = \UART_7:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_7:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              !\UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:pollcount_1\ * !Net_122 * 
              !\UART_7:BUART:rx_address_detected\
            + !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              !\UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:pollcount_1\ * !\UART_7:BUART:pollcount_0\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_5\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_4\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_7:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_state_3\ * 
              \UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_7:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_5\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_4\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_7:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:pollcount_1\ * !Net_122 * 
              !\UART_7:BUART:rx_address_detected\
            + !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * \UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:pollcount_1\ * !\UART_7:BUART:pollcount_0\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_7:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * !\UART_7:BUART:rx_address_detected\
            + !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_address_detected\
            + !\UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !Net_122 * 
              !\UART_7:BUART:rx_address_detected\ * \UART_7:BUART:rx_last\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_5\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_4\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_7:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_7:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = \UART_7:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_7:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_7:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_7:BUART:rx_state_0\ * \UART_7:BUART:rx_bitclk_enable\ * 
              \UART_7:BUART:rx_state_3\ * !\UART_7:BUART:rx_state_2\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_5\ * 
              !\UART_7:BUART:rx_address_detected\
            + \UART_7:BUART:rx_state_0\ * !\UART_7:BUART:rx_state_3\ * 
              !\UART_7:BUART:rx_state_2\ * !\UART_7:BUART:rx_count_6\ * 
              !\UART_7:BUART:rx_count_4\ * 
              !\UART_7:BUART:rx_address_detected\
        );
        Output = \UART_7:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_7:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_7:Net_9\ ,
        cs_addr_2 => \UART_7:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_7:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_7:BUART:rx_bitclk_enable\ ,
        route_si => \UART_7:BUART:rx_postpoll\ ,
        f0_load => \UART_7:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_7:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_7:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_7:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_7:Net_9\ ,
        load => \UART_7:BUART:rx_counter_load\ ,
        count_6 => \UART_7:BUART:rx_count_6\ ,
        count_5 => \UART_7:BUART:rx_count_5\ ,
        count_4 => \UART_7:BUART:rx_count_4\ ,
        count_3 => \UART_7:BUART:rx_count_3\ ,
        count_2 => \UART_7:BUART:rx_count_2\ ,
        count_1 => \UART_7:BUART:rx_count_1\ ,
        count_0 => \UART_7:BUART:rx_count_0\ ,
        tc => \UART_7:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              !Net_32 * !MODIN1_1 * !\UART_2:BUART:rx_address_detected\
            + !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_2:BUART:rx_address_detected\
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * !Net_32 * 
              !MODIN1_1 * !\UART_2:BUART:rx_address_detected\
            + !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_2:BUART:rx_address_detected\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_address_detected\
            + !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_bitclk_enable\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_address_detected\
            + !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * !Net_32 * 
              !\UART_2:BUART:rx_address_detected\ * \UART_2:BUART:rx_last\
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_address_detected\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_address_detected\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_2:BUART:rx_postpoll\ ,
        f0_load => \UART_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        load => \UART_2:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_2:BUART:rx_count_2\ ,
        count_1 => \UART_2:BUART:rx_count_1\ ,
        count_0 => \UART_2:BUART:rx_count_0\ ,
        tc => \UART_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_32 * MODIN1_1
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_32 * !MODIN1_1 * MODIN1_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_32 * MODIN1_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_32 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_32 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_32
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_5 => \UART_2:BUART:rx_status_5\ ,
        status_4 => \UART_2:BUART:rx_status_4\ ,
        status_3 => \UART_2:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_6:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * !\UART_6:BUART:rx_address_detected\
            + !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_2\ * !\UART_6:BUART:rx_address_detected\
            + !\UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * !Net_109 * 
              !\UART_6:BUART:rx_address_detected\ * \UART_6:BUART:rx_last\
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_6:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_6:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_6:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_6:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_6:BUART:rx_state_0\ * \UART_6:BUART:rx_bitclk_enable\ * 
              \UART_6:BUART:rx_state_3\ * \UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \UART_6:BUART:rx_state_0\ * !\UART_6:BUART:rx_state_3\ * 
              !\UART_6:BUART:rx_state_2\ * 
              !\UART_6:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_6:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_5:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              !\UART_5:BUART:rx_count_0\
        );
        Output = \UART_5:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              !Net_96 * MODIN13_1
            + !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              Net_96 * !MODIN13_1 * MODIN13_0
            + !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_5:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_96 * MODIN13_0
            + MODIN13_1
        );
        Output = \UART_5:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              !Net_96 * MODIN13_0
            + !\UART_5:BUART:rx_count_2\ * !\UART_5:BUART:rx_count_1\ * 
              Net_96 * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_5:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_96
        );
        Output = \UART_5:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_4:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        status_5 => \UART_4:BUART:rx_status_5\ ,
        status_4 => \UART_4:BUART:rx_status_4\ ,
        status_3 => \UART_4:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_5:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              !\UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * 
              !Net_96 * !MODIN13_1 * !\UART_5:BUART:rx_address_detected\
            + !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              !\UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0 * !\UART_5:BUART:rx_address_detected\
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_5:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_5:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_5:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_5:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_5:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_5:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * !Net_96 * 
              !MODIN13_1 * !\UART_5:BUART:rx_address_detected\
            + !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * \UART_5:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0 * !\UART_5:BUART:rx_address_detected\
        );
        Output = \UART_5:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_5:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_3\ * !\UART_5:BUART:rx_address_detected\
            + !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_bitclk_enable\ * 
              \UART_5:BUART:rx_state_2\ * !\UART_5:BUART:rx_address_detected\
            + !\UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * !Net_96 * 
              !\UART_5:BUART:rx_address_detected\ * \UART_5:BUART:rx_last\
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_5:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_5:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_5:BUART:rx_state_0\ * !\UART_5:BUART:rx_state_3\ * 
              !\UART_5:BUART:rx_state_2\ * 
              !\UART_5:BUART:rx_address_detected\
        );
        Output = \UART_5:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_5:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_5:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_5:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_5:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_5:BUART:rx_state_0\ * \UART_5:BUART:rx_state_3\ * 
              \UART_5:BUART:rx_state_2\ * !\UART_5:BUART:rx_address_detected\
        );
        Output = \UART_5:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_5:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_5:Net_9\ ,
        cs_addr_2 => \UART_5:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_5:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_5:BUART:rx_bitclk_enable\ ,
        route_si => \UART_5:BUART:rx_postpoll\ ,
        f0_load => \UART_5:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_5:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_5:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_5:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_5:Net_9\ ,
        load => \UART_5:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \UART_5:BUART:rx_count_2\ ,
        count_1 => \UART_5:BUART:rx_count_1\ ,
        count_0 => \UART_5:BUART:rx_count_0\ ,
        tc => \UART_5:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_70
        );
        Output = \UART_3:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_6:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_6:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_109
        );
        Output = \UART_6:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_7:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_7:Net_9\ ,
        status_5 => \UART_7:BUART:rx_status_5\ ,
        status_4 => \UART_7:BUART:rx_status_4\ ,
        status_3 => \UART_7:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: empty
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_70 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_4(0)__PA ,
        fb => Net_96 ,
        pad => Rx_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_6(0)__PA ,
        fb => Net_122 ,
        pad => Rx_6(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Rx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_3(0)__PA ,
        fb => Net_83 ,
        pad => Rx_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_5(0)__PA ,
        fb => Net_109 ,
        pad => Rx_5(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=3]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_32 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \UART_4:Net_9\ ,
            dclk_0 => \UART_4:Net_9_local\ ,
            dclk_glb_1 => \UART_3:Net_9\ ,
            dclk_1 => \UART_3:Net_9_local\ ,
            dclk_glb_2 => \UART_6:Net_9\ ,
            dclk_2 => \UART_6:Net_9_local\ ,
            dclk_glb_3 => \UART_7:Net_9\ ,
            dclk_3 => \UART_7:Net_9_local\ ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ ,
            dclk_glb_5 => \UART_5:Net_9\ ,
            dclk_5 => \UART_5:Net_9_local\ ,
            dclk_glb_6 => \UART_2:Net_9\ ,
            dclk_6 => \UART_2:Net_9_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |         | 
Port | Pin | Fixed |      Type |       Drive Mode |    Name | Connections
-----+-----+-------+-----------+------------------+---------+------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL | Rx_2(0) | FB(Net_70)
     |   1 |       |      NONE |     HI_Z_DIGITAL | Rx_4(0) | FB(Net_96)
     |   6 |       |      NONE |         CMOS_OUT | Tx_1(0) | In(Net_2)
     |   7 |       |      NONE |     HI_Z_DIGITAL | Rx_6(0) | FB(Net_122)
-----+-----+-------+-----------+------------------+---------+------------
  12 |   2 |       |      NONE |     HI_Z_DIGITAL | Rx_3(0) | FB(Net_83)
     |   3 |       |      NONE |     HI_Z_DIGITAL | Rx_5(0) | FB(Net_109)
-----+-----+-------+-----------+------------------+---------+------------
  15 |   3 |       |      NONE |     HI_Z_DIGITAL | Rx_1(0) | FB(Net_32)
-------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.014ms
Digital Placement phase: Elapsed time ==> 5s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Boxes5Test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.921ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 14s.641ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 14s.734ms
API generation phase: Elapsed time ==> 2s.671ms
Dependency generation phase: Elapsed time ==> 0s.032ms
Cleanup phase: Elapsed time ==> 0s.000ms
