Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 12 20:13:11 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     50          
DPIR-1     Warning           Asynchronous driver check       8           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               25          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (993)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (159)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (993)
--------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: N0/CLK_RESPAWN_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: N3/eaten_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (159)
--------------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.607        0.000                      0                   11        0.121        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.607        0.000                      0                   11        0.121        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456     5.526 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.332    A0/cnt_reg_n_0_[0]
    SLICE_X9Y24          LUT1 (Prop_lut1_I0_O)        0.124     6.456 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.456    A0/cnt[0]_i_1_n_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X9Y24          FDCE (Setup_fdce_C_D)        0.029    15.064    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.608ns (42.993%)  route 0.806ns (57.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.332    A0/cnt_reg_n_0_[0]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.152     6.484 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.484    A0/cnt[1]_i_1_n_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X9Y24          FDCE (Setup_fdce_C_D)        0.075    15.110    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.718ns (52.252%)  route 0.656ns (47.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.419     5.489 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.656     6.145    A0/p_1_in
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.299     6.444 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.444    A0/PIXEL_CLK_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    A0/cnt_reg[1]_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.077    15.090    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (43.999%)  route 0.659ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.659     6.248    N1/Q[0]
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[1]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y24         FDPE (Setup_fdpe_C_D)       -0.067    14.946    N1/lfsr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.580ns (45.158%)  route 0.704ns (54.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.526 r  N1/lfsr_out_reg[4]/Q
                         net (fo=3, routed)           0.704     6.231    N1/Q[4]
    SLICE_X12Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.355 r  N1/p_0_out/O
                         net (fo=1, routed)           0.000     6.355    N1/p_0_out__0[0]
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y24         FDPE (Setup_fdpe_C_D)        0.077    15.090    N1/lfsr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.456ns (40.554%)  route 0.668ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.526 r  N1/lfsr_out_reg[1]/Q
                         net (fo=3, routed)           0.668     6.195    N1/Q[1]
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X13Y24         FDPE (Setup_fdpe_C_D)       -0.081    14.954    N1/lfsr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.456ns (40.156%)  route 0.680ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.526 r  N1/lfsr_out_reg[3]/Q
                         net (fo=3, routed)           0.680     6.206    N1/Q[3]
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[4]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X13Y24         FDPE (Setup_fdpe_C_D)       -0.058    14.977    N1/lfsr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.456ns (40.652%)  route 0.666ns (59.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.526 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.666     6.192    N1/Q[2]
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X13Y24         FDPE (Setup_fdpe_C_D)       -0.061    14.974    N1/lfsr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.844%)  route 0.588ns (53.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[6]/Q
                         net (fo=2, routed)           0.588     6.176    N1/Q[6]
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[7]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X12Y24         FDPE (Setup_fdpe_C_D)       -0.028    15.007    N1/lfsr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.478ns (54.576%)  route 0.398ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.478     5.548 r  N1/lfsr_out_reg[5]/Q
                         net (fo=2, routed)           0.398     5.946    N1/Q[5]
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433    14.774    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[6]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X12Y24         FDPE (Setup_fdpe_C_D)       -0.216    14.819    N1/lfsr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  8.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[3]/Q
                         net (fo=3, routed)           0.068     1.645    N1/Q[3]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.690 r  N1/p_0_out/O
                         net (fo=1, routed)           0.000     1.690    N1/p_0_out__0[0]
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X12Y24         FDPE (Hold_fdpe_C_D)         0.120     1.569    N1/lfsr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[4]/Q
                         net (fo=3, routed)           0.135     1.712    N1/Q[4]
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[5]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X12Y24         FDPE (Hold_fdpe_C_D)         0.060     1.509    N1/lfsr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.542%)  route 0.189ns (47.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    A0/cnt_reg[1]_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  A0/PIXEL_CLK_reg/Q
                         net (fo=29, routed)          0.189     1.789    A0/CLK
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.045     1.834 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.834    A0/PIXEL_CLK_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    A0/cnt_reg[1]_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.120     1.556    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.230ns (59.415%)  route 0.157ns (40.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.128     1.564 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.157     1.721    A0/p_1_in
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.102     1.823 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    A0/cnt[1]_i_1_n_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y24          FDCE (Hold_fdce_C_D)         0.107     1.543    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.326%)  route 0.135ns (47.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.148     1.584 r  N1/lfsr_out_reg[5]/Q
                         net (fo=2, routed)           0.135     1.719    N1/Q[5]
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[6]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y24         FDPE (Hold_fdpe_C_D)        -0.001     1.435    N1/lfsr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.012%)  route 0.262ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.262     1.839    N1/Q[2]
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDPE (Hold_fdpe_C_D)         0.070     1.506    N1/lfsr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.928%)  route 0.257ns (61.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.600 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.257     1.857    N1/Q[0]
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X13Y24         FDPE (Hold_fdpe_C_D)         0.070     1.519    N1/lfsr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.260%)  route 0.271ns (65.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[3]/Q
                         net (fo=3, routed)           0.271     1.848    N1/Q[3]
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[4]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDPE (Hold_fdpe_C_D)         0.072     1.508    N1/lfsr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.716%)  route 0.239ns (59.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.600 r  N1/lfsr_out_reg[6]/Q
                         net (fo=2, routed)           0.239     1.839    N1/Q[6]
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y24         FDPE (Hold_fdpe_C_D)         0.063     1.499    N1/lfsr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.354%)  route 0.269ns (65.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[1]/Q
                         net (fo=3, routed)           0.269     1.847    N1/Q[1]
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDPE (Hold_fdpe_C_D)         0.066     1.502    N1/lfsr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    A0/cnt_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   N1/lfsr_out_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y24   N1/lfsr_out_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y24   N1/lfsr_out_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y24   N1/lfsr_out_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y24   N1/lfsr_out_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   N1/lfsr_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   N1/lfsr_out_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   N1/lfsr_out_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   N1/lfsr_out_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   N1/lfsr_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    A0/cnt_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   N1/lfsr_out_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   N1/lfsr_out_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   N1/lfsr_out_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   N1/lfsr_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N2/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.697ns  (logic 6.531ns (51.436%)  route 6.166ns (48.564%))
  Logic Levels:           18  (CARRY4=10 FDPE=1 LUT1=2 LUT2=1 LUT3=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[2]/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  N2/lfsr_out_reg[2]/Q
                         net (fo=9, routed)           1.147     1.603    N2/Q[2]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  N2/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.727    N3/i__carry_i_22_0[0]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.260 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.260    N3/rand_int3_carry_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.575 f  N3/rand_int3_carry__0/O[3]
                         net (fo=2, routed)           0.951     3.526    N3/rand_int3_carry__0_n_4
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.307     3.833 r  N3/rand_int3__50_carry_i_2/O
                         net (fo=1, routed)           0.000     3.833    N3/rand_int3__50_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.413 r  N3/rand_int3__50_carry/O[2]
                         net (fo=2, routed)           0.610     5.023    N3/rand_int3__50_carry_n_5
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.302     5.325 r  N3/rand_int3__61_carry__0_i_1/O
                         net (fo=2, routed)           0.789     6.114    N3/rand_int3__61_carry__0_i_1_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.238 r  N3/rand_int3__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.238    N3/rand_int3__61_carry__0_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.639 r  N3/rand_int3__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.639    N3/rand_int3__61_carry__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 f  N3/rand_int3__61_carry__1/O[1]
                         net (fo=3, routed)           0.848     7.821    N3/rand_int3__61_carry__1_n_6
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.303     8.124 r  N3/i__carry_i_23/O
                         net (fo=1, routed)           0.000     8.124    N3/i__carry_i_23_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.525 r  N3/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.534    N3/i__carry_i_17_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.868 f  N3/i__carry__0_i_10/O[1]
                         net (fo=1, routed)           1.022     9.890    N3/i__carry__0_i_10_n_6
    SLICE_X1Y25          LUT3 (Prop_lut3_I1_O)        0.303    10.193 r  N3/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.193    N3/i__carry__0_i_8_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.743 r  N3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.743    N2/i__carry__1_i_3__3[0]
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.965 r  N2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.791    11.755    N3/rand_int_inferred__0/i__carry__1_0[0]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.299    12.054 r  N3/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    12.054    N3/i__carry__1_i_3__3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.697 r  N3/rand_int_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    12.697    N3/rand_int_inferred__0/i__carry__1_n_4
    SLICE_X2Y26          LDCE                                         r  N3/yFood_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.632ns  (logic 6.466ns (51.186%)  route 6.166ns (48.814%))
  Logic Levels:           18  (CARRY4=10 FDPE=1 LUT1=2 LUT2=1 LUT3=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[2]/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  N2/lfsr_out_reg[2]/Q
                         net (fo=9, routed)           1.147     1.603    N2/Q[2]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  N2/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.727    N3/i__carry_i_22_0[0]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.260 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.260    N3/rand_int3_carry_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.575 f  N3/rand_int3_carry__0/O[3]
                         net (fo=2, routed)           0.951     3.526    N3/rand_int3_carry__0_n_4
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.307     3.833 r  N3/rand_int3__50_carry_i_2/O
                         net (fo=1, routed)           0.000     3.833    N3/rand_int3__50_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.413 r  N3/rand_int3__50_carry/O[2]
                         net (fo=2, routed)           0.610     5.023    N3/rand_int3__50_carry_n_5
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.302     5.325 r  N3/rand_int3__61_carry__0_i_1/O
                         net (fo=2, routed)           0.789     6.114    N3/rand_int3__61_carry__0_i_1_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.238 r  N3/rand_int3__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.238    N3/rand_int3__61_carry__0_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.639 r  N3/rand_int3__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.639    N3/rand_int3__61_carry__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 f  N3/rand_int3__61_carry__1/O[1]
                         net (fo=3, routed)           0.848     7.821    N3/rand_int3__61_carry__1_n_6
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.303     8.124 r  N3/i__carry_i_23/O
                         net (fo=1, routed)           0.000     8.124    N3/i__carry_i_23_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.525 r  N3/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.534    N3/i__carry_i_17_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.868 f  N3/i__carry__0_i_10/O[1]
                         net (fo=1, routed)           1.022     9.890    N3/i__carry__0_i_10_n_6
    SLICE_X1Y25          LUT3 (Prop_lut3_I1_O)        0.303    10.193 r  N3/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.193    N3/i__carry__0_i_8_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.743 r  N3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.743    N2/i__carry__1_i_3__3[0]
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.965 r  N2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.791    11.755    N3/rand_int_inferred__0/i__carry__1_0[0]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.299    12.054 r  N3/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    12.054    N3/i__carry__1_i_3__3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.632 r  N3/rand_int_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.000    12.632    N3/rand_int_inferred__0/i__carry__1_n_5
    SLICE_X2Y26          LDCE                                         r  N3/yFood_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.374ns  (logic 6.190ns (50.023%)  route 6.184ns (49.977%))
  Logic Levels:           17  (CARRY4=9 FDPE=1 LUT1=2 LUT2=1 LUT3=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[2]/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  N2/lfsr_out_reg[2]/Q
                         net (fo=9, routed)           1.147     1.603    N2/Q[2]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  N2/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.727    N3/i__carry_i_22_0[0]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.260 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.260    N3/rand_int3_carry_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.575 f  N3/rand_int3_carry__0/O[3]
                         net (fo=2, routed)           0.951     3.526    N3/rand_int3_carry__0_n_4
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.307     3.833 r  N3/rand_int3__50_carry_i_2/O
                         net (fo=1, routed)           0.000     3.833    N3/rand_int3__50_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.413 r  N3/rand_int3__50_carry/O[2]
                         net (fo=2, routed)           0.610     5.023    N3/rand_int3__50_carry_n_5
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.302     5.325 r  N3/rand_int3__61_carry__0_i_1/O
                         net (fo=2, routed)           0.789     6.114    N3/rand_int3__61_carry__0_i_1_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.238 r  N3/rand_int3__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.238    N3/rand_int3__61_carry__0_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.639 r  N3/rand_int3__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.639    N3/rand_int3__61_carry__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 f  N3/rand_int3__61_carry__1/O[1]
                         net (fo=3, routed)           0.848     7.821    N3/rand_int3__61_carry__1_n_6
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.303     8.124 r  N3/i__carry_i_23/O
                         net (fo=1, routed)           0.000     8.124    N3/i__carry_i_23_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.525 r  N3/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.534    N3/i__carry_i_17_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.868 f  N3/i__carry__0_i_10/O[1]
                         net (fo=1, routed)           1.022     9.890    N3/i__carry__0_i_10_n_6
    SLICE_X1Y25          LUT3 (Prop_lut3_I1_O)        0.303    10.193 r  N3/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.193    N3/i__carry__0_i_8_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.833 r  N3/i__carry__0_i_5/O[3]
                         net (fo=1, routed)           0.809    11.641    N3/i__carry__0_i_5_n_4
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.306    11.947 r  N3/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    11.947    N3/i__carry__1_i_4__1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.374 r  N3/rand_int_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000    12.374    N3/rand_int_inferred__0/i__carry__1_n_6
    SLICE_X2Y26          LDCE                                         r  N3/yFood_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N3/xFood_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.239ns  (logic 5.985ns (48.905%)  route 6.253ns (51.095%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         LDCE                         0.000     0.000 r  N3/xFood_reg[4]/G
    SLICE_X11Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  N3/xFood_reg[4]/Q
                         net (fo=3, routed)           0.998     1.557    N3/xFood[4]
    SLICE_X11Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.681 r  N3/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     1.681    N3/i__carry_i_1__3_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.082 r  N3/R_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.091    N3/R_inferred__2/i__carry_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.425 r  N3/R_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.780     3.205    N3/R_inferred__2/i__carry__0_n_6
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.303     3.508 r  N3/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     3.508    N3/i__carry__0_i_2__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.888 r  N3/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.897    N3/_inferred__4/i__carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.014 f  N3/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.229     5.243    A1/RED_OBUF[3]_inst_i_1_1[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.898     6.265    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     6.389 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.330     8.719    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.239 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.239    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.199ns  (logic 6.015ns (49.306%)  route 6.184ns (50.694%))
  Logic Levels:           17  (CARRY4=9 FDPE=1 LUT1=2 LUT2=1 LUT3=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[2]/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  N2/lfsr_out_reg[2]/Q
                         net (fo=9, routed)           1.147     1.603    N2/Q[2]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  N2/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.727    N3/i__carry_i_22_0[0]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.260 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.260    N3/rand_int3_carry_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.575 f  N3/rand_int3_carry__0/O[3]
                         net (fo=2, routed)           0.951     3.526    N3/rand_int3_carry__0_n_4
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.307     3.833 r  N3/rand_int3__50_carry_i_2/O
                         net (fo=1, routed)           0.000     3.833    N3/rand_int3__50_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.413 r  N3/rand_int3__50_carry/O[2]
                         net (fo=2, routed)           0.610     5.023    N3/rand_int3__50_carry_n_5
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.302     5.325 r  N3/rand_int3__61_carry__0_i_1/O
                         net (fo=2, routed)           0.789     6.114    N3/rand_int3__61_carry__0_i_1_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.238 r  N3/rand_int3__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.238    N3/rand_int3__61_carry__0_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.639 r  N3/rand_int3__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.639    N3/rand_int3__61_carry__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 f  N3/rand_int3__61_carry__1/O[1]
                         net (fo=3, routed)           0.848     7.821    N3/rand_int3__61_carry__1_n_6
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.303     8.124 r  N3/i__carry_i_23/O
                         net (fo=1, routed)           0.000     8.124    N3/i__carry_i_23_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.525 r  N3/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.534    N3/i__carry_i_17_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.868 f  N3/i__carry__0_i_10/O[1]
                         net (fo=1, routed)           1.022     9.890    N3/i__carry__0_i_10_n_6
    SLICE_X1Y25          LUT3 (Prop_lut3_I1_O)        0.303    10.193 r  N3/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.193    N3/i__carry__0_i_8_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.833 r  N3/i__carry__0_i_5/O[3]
                         net (fo=1, routed)           0.809    11.641    N3/i__carry__0_i_5_n_4
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.306    11.947 r  N3/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    11.947    N3/i__carry__1_i_4__1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.199 r  N3/rand_int_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    12.199    N3/rand_int_inferred__0/i__carry__1_n_7
    SLICE_X2Y26          LDCE                                         r  N3/yFood_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N3/xFood_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.102ns  (logic 5.990ns (49.493%)  route 6.112ns (50.507%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         LDCE                         0.000     0.000 r  N3/xFood_reg[4]/G
    SLICE_X11Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  N3/xFood_reg[4]/Q
                         net (fo=3, routed)           0.998     1.557    N3/xFood[4]
    SLICE_X11Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.681 r  N3/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     1.681    N3/i__carry_i_1__3_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.082 r  N3/R_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.091    N3/R_inferred__2/i__carry_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.425 r  N3/R_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.780     3.205    N3/R_inferred__2/i__carry__0_n_6
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.303     3.508 r  N3/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     3.508    N3/i__carry__0_i_2__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.888 r  N3/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.897    N3/_inferred__4/i__carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.014 f  N3/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.229     5.243    A1/RED_OBUF[3]_inst_i_1_1[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.898     6.265    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     6.389 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.189     8.578    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.102 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.102    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.837ns  (logic 5.898ns (49.826%)  route 5.939ns (50.174%))
  Logic Levels:           17  (CARRY4=9 FDPE=1 LUT1=2 LUT2=1 LUT3=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[2]/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  N2/lfsr_out_reg[2]/Q
                         net (fo=9, routed)           1.147     1.603    N2/Q[2]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  N2/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.727    N3/i__carry_i_22_0[0]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.260 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.260    N3/rand_int3_carry_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.575 f  N3/rand_int3_carry__0/O[3]
                         net (fo=2, routed)           0.951     3.526    N3/rand_int3_carry__0_n_4
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.307     3.833 r  N3/rand_int3__50_carry_i_2/O
                         net (fo=1, routed)           0.000     3.833    N3/rand_int3__50_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.413 r  N3/rand_int3__50_carry/O[2]
                         net (fo=2, routed)           0.610     5.023    N3/rand_int3__50_carry_n_5
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.302     5.325 r  N3/rand_int3__61_carry__0_i_1/O
                         net (fo=2, routed)           0.789     6.114    N3/rand_int3__61_carry__0_i_1_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.238 r  N3/rand_int3__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.238    N3/rand_int3__61_carry__0_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.639 r  N3/rand_int3__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.639    N3/rand_int3__61_carry__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 f  N3/rand_int3__61_carry__1/O[1]
                         net (fo=3, routed)           0.848     7.821    N3/rand_int3__61_carry__1_n_6
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.303     8.124 r  N3/i__carry_i_23/O
                         net (fo=1, routed)           0.000     8.124    N3/i__carry_i_23_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.372 f  N3/i__carry_i_17/O[3]
                         net (fo=1, routed)           0.795     9.166    N3/i__carry_i_17_n_4
    SLICE_X1Y24          LUT3 (Prop_lut3_I1_O)        0.306     9.472 r  N3/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.472    N3/i__carry_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.873 r  N3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.882    N3/i__carry_i_5_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.104 r  N3/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.791    10.895    N3/i__carry__0_i_5_n_7
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.299    11.194 r  N3/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    11.194    N3/i__carry__0_i_3__3_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.837 r  N3/rand_int_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    11.837    N3/rand_int_inferred__0/i__carry__0_n_4
    SLICE_X2Y25          LDPE                                         r  N3/yFood_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N3/xFood_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.809ns  (logic 5.990ns (50.724%)  route 5.819ns (49.276%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         LDCE                         0.000     0.000 r  N3/xFood_reg[4]/G
    SLICE_X11Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  N3/xFood_reg[4]/Q
                         net (fo=3, routed)           0.998     1.557    N3/xFood[4]
    SLICE_X11Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.681 r  N3/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     1.681    N3/i__carry_i_1__3_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.082 r  N3/R_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.091    N3/R_inferred__2/i__carry_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.425 r  N3/R_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.780     3.205    N3/R_inferred__2/i__carry__0_n_6
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.303     3.508 r  N3/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     3.508    N3/i__carry__0_i_2__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.888 r  N3/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.897    N3/_inferred__4/i__carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.014 f  N3/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.229     5.243    A1/RED_OBUF[3]_inst_i_1_1[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.898     6.265    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     6.389 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.896     8.285    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.809 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.809    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 5.833ns (49.549%)  route 5.939ns (50.451%))
  Logic Levels:           17  (CARRY4=9 FDPE=1 LUT1=2 LUT2=1 LUT3=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[2]/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  N2/lfsr_out_reg[2]/Q
                         net (fo=9, routed)           1.147     1.603    N2/Q[2]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  N2/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.727    N3/i__carry_i_22_0[0]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.260 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.260    N3/rand_int3_carry_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.575 f  N3/rand_int3_carry__0/O[3]
                         net (fo=2, routed)           0.951     3.526    N3/rand_int3_carry__0_n_4
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.307     3.833 r  N3/rand_int3__50_carry_i_2/O
                         net (fo=1, routed)           0.000     3.833    N3/rand_int3__50_carry_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.413 r  N3/rand_int3__50_carry/O[2]
                         net (fo=2, routed)           0.610     5.023    N3/rand_int3__50_carry_n_5
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.302     5.325 r  N3/rand_int3__61_carry__0_i_1/O
                         net (fo=2, routed)           0.789     6.114    N3/rand_int3__61_carry__0_i_1_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.238 r  N3/rand_int3__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.238    N3/rand_int3__61_carry__0_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.639 r  N3/rand_int3__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.639    N3/rand_int3__61_carry__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 f  N3/rand_int3__61_carry__1/O[1]
                         net (fo=3, routed)           0.848     7.821    N3/rand_int3__61_carry__1_n_6
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.303     8.124 r  N3/i__carry_i_23/O
                         net (fo=1, routed)           0.000     8.124    N3/i__carry_i_23_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.372 f  N3/i__carry_i_17/O[3]
                         net (fo=1, routed)           0.795     9.166    N3/i__carry_i_17_n_4
    SLICE_X1Y24          LUT3 (Prop_lut3_I1_O)        0.306     9.472 r  N3/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.472    N3/i__carry_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.873 r  N3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.882    N3/i__carry_i_5_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.104 r  N3/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.791    10.895    N3/i__carry__0_i_5_n_7
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.299    11.194 r  N3/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    11.194    N3/i__carry__0_i_3__3_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.772 r  N3/rand_int_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    11.772    N3/rand_int_inferred__0/i__carry__0_n_5
    SLICE_X2Y25          LDPE                                         r  N3/yFood_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N3/xFood_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.580ns  (logic 5.968ns (51.542%)  route 5.611ns (48.458%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         LDCE                         0.000     0.000 r  N3/xFood_reg[4]/G
    SLICE_X11Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  N3/xFood_reg[4]/Q
                         net (fo=3, routed)           0.998     1.557    N3/xFood[4]
    SLICE_X11Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.681 r  N3/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     1.681    N3/i__carry_i_1__3_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.082 r  N3/R_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.009     2.091    N3/R_inferred__2/i__carry_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.425 r  N3/R_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.780     3.205    N3/R_inferred__2/i__carry__0_n_6
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.303     3.508 r  N3/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     3.508    N3/i__carry__0_i_2__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.888 r  N3/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.897    N3/_inferred__4/i__carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.014 f  N3/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.229     5.243    A1/RED_OBUF[3]_inst_i_1_1[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.898     6.265    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     6.389 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.688     8.077    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.580 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.580    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N2/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[0]/C
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  N2/lfsr_out_reg[0]/Q
                         net (fo=7, routed)           0.092     0.233    N2/Q[0]
    SLICE_X1Y23          FDPE                                         r  N2/lfsr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.905%)  route 0.105ns (36.095%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[6]/Q
                         net (fo=8, routed)           0.105     0.246    A1/countY_reg[9]_0[6]
    SLICE_X4Y30          LUT6 (Prop_lut6_I3_O)        0.045     0.291 r  A1/countY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.291    A1/p_0_in__0[8]
    SLICE_X4Y30          FDCE                                         r  A1/countY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[6]/C
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  N2/lfsr_out_reg[6]/Q
                         net (fo=10, routed)          0.170     0.311    N2/Q[6]
    SLICE_X1Y25          FDPE                                         r  N2/lfsr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[1]/C
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  N2/lfsr_out_reg[1]/Q
                         net (fo=11, routed)          0.086     0.214    N2/Q[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.099     0.313 r  N2/p_0_out/O
                         net (fo=1, routed)           0.000     0.313    N2/p_0_out_n_0
    SLICE_X1Y23          FDPE                                         r  N2/lfsr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.452%)  route 0.183ns (56.548%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[3]/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  N2/lfsr_out_reg[3]/Q
                         net (fo=10, routed)          0.183     0.324    N2/Q[3]
    SLICE_X1Y23          FDPE                                         r  N2/lfsr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.097%)  route 0.158ns (45.903%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE                         0.000     0.000 r  A1/countY_reg[0]/C
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[0]/Q
                         net (fo=10, routed)          0.158     0.299    A1/countY_reg[9]_0[0]
    SLICE_X5Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  A1/countY[4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    A1/p_0_in__0[4]
    SLICE_X5Y30          FDCE                                         r  A1/countY_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.128ns (36.465%)  route 0.223ns (63.535%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[1]/C
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  N2/lfsr_out_reg[1]/Q
                         net (fo=11, routed)          0.223     0.351    N2/Q[1]
    SLICE_X1Y24          FDPE                                         r  N2/lfsr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            N0/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  N0/cnt_reg[0]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  N0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.089     0.230    N0/cnt_reg[0]
    SLICE_X4Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  N0/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.354    N0/cnt_reg[0]_i_1_n_6
    SLICE_X4Y31          FDCE                                         r  N0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (55.032%)  route 0.171ns (44.968%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE                         0.000     0.000 r  A1/countX_reg[0]/C
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/countX_reg[0]/Q
                         net (fo=10, routed)          0.171     0.335    A1/Q[0]
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.045     0.380 r  A1/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.380    A1/countX[4]_i_1_n_0
    SLICE_X8Y26          FDCE                                         r  A1/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.141ns (36.862%)  route 0.242ns (63.138%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE                         0.000     0.000 r  N2/lfsr_out_reg[5]/C
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  N2/lfsr_out_reg[5]/Q
                         net (fo=8, routed)           0.242     0.383    N2/Q[5]
    SLICE_X1Y25          FDPE                                         r  N2/lfsr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 7.623ns (66.943%)  route 3.764ns (33.057%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.214 r  N3/rand_int_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.214    N3/rand_int_carry_i_5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.436 r  N3/rand_int_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.839    15.274    N3/rand_int1[5]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.299    15.573 r  N3/rand_int_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.573    N3/rand_int0[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.123 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.123    N3/rand_int_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.457 r  N3/rand_int_carry__1/O[1]
                         net (fo=1, routed)           0.000    16.457    N3/rand_int[9]
    SLICE_X11Y29         LDCE                                         r  N3/xFood_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.366ns  (logic 7.602ns (66.882%)  route 3.764ns (33.118%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.214 r  N3/rand_int_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.214    N3/rand_int_carry_i_5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.436 r  N3/rand_int_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.839    15.274    N3/rand_int1[5]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.299    15.573 r  N3/rand_int_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.573    N3/rand_int0[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.123 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.123    N3/rand_int_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.436 r  N3/rand_int_carry__1/O[3]
                         net (fo=1, routed)           0.000    16.436    N3/rand_int[11]
    SLICE_X11Y29         LDCE                                         r  N3/xFood_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.292ns  (logic 7.528ns (66.665%)  route 3.764ns (33.335%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.214 r  N3/rand_int_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.214    N3/rand_int_carry_i_5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.436 r  N3/rand_int_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.839    15.274    N3/rand_int1[5]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.299    15.573 r  N3/rand_int_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.573    N3/rand_int0[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.123 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.123    N3/rand_int_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.362 r  N3/rand_int_carry__1/O[2]
                         net (fo=1, routed)           0.000    16.362    N3/rand_int[10]
    SLICE_X11Y29         LDCE                                         r  N3/xFood_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.276ns  (logic 7.512ns (66.618%)  route 3.764ns (33.382%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.214 r  N3/rand_int_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.214    N3/rand_int_carry_i_5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.436 r  N3/rand_int_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.839    15.274    N3/rand_int1[5]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.299    15.573 r  N3/rand_int_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.573    N3/rand_int0[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.123 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.123    N3/rand_int_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.346 r  N3/rand_int_carry__1/O[0]
                         net (fo=1, routed)           0.000    16.346    N3/rand_int[8]
    SLICE_X11Y29         LDPE                                         r  N3/xFood_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.143ns  (logic 7.379ns (66.220%)  route 3.764ns (33.780%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.214 r  N3/rand_int_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.214    N3/rand_int_carry_i_5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.436 r  N3/rand_int_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.839    15.274    N3/rand_int1[5]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.299    15.573 r  N3/rand_int_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.573    N3/rand_int0[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.213 r  N3/rand_int_carry__0/O[3]
                         net (fo=1, routed)           0.000    16.213    N3/rand_int[7]
    SLICE_X11Y28         LDPE                                         r  N3/xFood_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.083ns  (logic 7.319ns (66.037%)  route 3.764ns (33.963%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.214 r  N3/rand_int_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.214    N3/rand_int_carry_i_5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.436 r  N3/rand_int_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.839    15.274    N3/rand_int1[5]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.299    15.573 r  N3/rand_int_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.573    N3/rand_int0[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.153 r  N3/rand_int_carry__0/O[2]
                         net (fo=1, routed)           0.000    16.153    N3/rand_int[6]
    SLICE_X11Y28         LDCE                                         r  N3/xFood_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.067ns  (logic 7.303ns (65.988%)  route 3.764ns (34.012%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    14.116 f  N3/rand_int_carry_i_5/O[0]
                         net (fo=1, routed)           0.839    14.954    N3/rand_int1[1]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.299    15.253 r  N3/rand_int_carry_i_3/O
                         net (fo=1, routed)           0.000    15.253    N3/rand_int_carry_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    15.803    N3/rand_int_carry_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.137 r  N3/rand_int_carry__0/O[1]
                         net (fo=1, routed)           0.000    16.137    N3/rand_int[5]
    SLICE_X11Y28         LDPE                                         r  N3/xFood_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.956ns  (logic 7.192ns (65.643%)  route 3.764ns (34.357%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    14.116 f  N3/rand_int_carry_i_5/O[0]
                         net (fo=1, routed)           0.839    14.954    N3/rand_int1[1]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.299    15.253 r  N3/rand_int_carry_i_3/O
                         net (fo=1, routed)           0.000    15.253    N3/rand_int_carry_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    15.803    N3/rand_int_carry_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.026 r  N3/rand_int_carry__0/O[0]
                         net (fo=1, routed)           0.000    16.026    N3/rand_int[4]
    SLICE_X11Y28         LDCE                                         r  N3/xFood_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.823ns  (logic 7.059ns (65.221%)  route 3.764ns (34.779%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    14.116 f  N3/rand_int_carry_i_5/O[0]
                         net (fo=1, routed)           0.839    14.954    N3/rand_int1[1]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.299    15.253 r  N3/rand_int_carry_i_3/O
                         net (fo=1, routed)           0.000    15.253    N3/rand_int_carry_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.893 r  N3/rand_int_carry/O[3]
                         net (fo=1, routed)           0.000    15.893    N3/rand_int[3]
    SLICE_X11Y27         LDPE                                         r  N3/xFood_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.763ns  (logic 6.999ns (65.027%)  route 3.764ns (34.973%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT1=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDPE (Prop_fdpe_C_Q)         0.518     5.588 r  N1/lfsr_out_reg[0]/Q
                         net (fo=2, routed)           0.915     6.503    N3/Q[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.344 f  N3/rand_int3/P[2]
                         net (fo=1, routed)           1.004    11.348    N3/rand_int3_n_103
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.472 r  N3/rand_int_carry_i_21/O
                         net (fo=1, routed)           0.000    11.472    N3/rand_int_carry_i_21_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.005 r  N3/rand_int_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.005    N3/rand_int_carry_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.320 f  N3/rand_int_carry_i_6/O[3]
                         net (fo=2, routed)           0.675    12.996    N3/rand_int3__0[8]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.307    13.303 r  N3/rand_int_carry_i_7/O
                         net (fo=1, routed)           0.331    13.634    N3/rand_int_carry_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    14.116 f  N3/rand_int_carry_i_5/O[0]
                         net (fo=1, routed)           0.839    14.954    N3/rand_int1[1]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.299    15.253 r  N3/rand_int_carry_i_3/O
                         net (fo=1, routed)           0.000    15.253    N3/rand_int_carry_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.833 r  N3/rand_int_carry/O[2]
                         net (fo=1, routed)           0.000    15.833    N3/rand_int[2]
    SLICE_X11Y27         LDCE                                         r  N3/xFood_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 0.860ns (62.643%)  route 0.513ns (37.357%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      0.609     2.495 f  N3/rand_int3/P[9]
                         net (fo=3, routed)           0.204     2.699    N3/rand_int3_n_96
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.045     2.744 r  N3/rand_int_carry_i_3/O
                         net (fo=1, routed)           0.000     2.744    N3/rand_int_carry_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.809 r  N3/rand_int_carry/O[1]
                         net (fo=1, routed)           0.000     2.809    N3/rand_int[1]
    SLICE_X11Y27         LDPE                                         r  N3/xFood_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 0.860ns (62.643%)  route 0.513ns (37.357%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      0.609     2.495 r  N3/rand_int3/P[13]
                         net (fo=3, routed)           0.204     2.699    N3/rand_int3_n_92
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.045     2.744 r  N3/rand_int_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.744    N3/rand_int0[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.809 r  N3/rand_int_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.809    N3/rand_int[5]
    SLICE_X11Y28         LDPE                                         r  N3/xFood_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 0.860ns (62.643%)  route 0.513ns (37.357%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      0.609     2.495 r  N3/rand_int3/P[17]
                         net (fo=3, routed)           0.204     2.699    N3/rand_int3_n_88
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.045     2.744 r  N3/rand_int_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.744    N3/rand_int0[9]
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.809 r  N3/rand_int_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.809    N3/rand_int[9]
    SLICE_X11Y29         LDCE                                         r  N3/xFood_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.403ns  (logic 0.861ns (61.367%)  route 0.542ns (38.633%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[19])
                                                      0.609     2.495 r  N3/rand_int3/P[19]
                         net (fo=25, routed)          0.233     2.728    N3/rand_int3_n_86
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.045     2.773 r  N3/rand_int_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.773    N3/rand_int0[6]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.839 r  N3/rand_int_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.839    N3/rand_int[6]
    SLICE_X11Y28         LDCE                                         r  N3/xFood_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.894ns (62.255%)  route 0.542ns (37.745%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[19])
                                                      0.609     2.495 r  N3/rand_int3/P[19]
                         net (fo=25, routed)          0.233     2.728    N3/rand_int3_n_86
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.045     2.773 r  N3/rand_int_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.773    N3/rand_int0[6]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.872 r  N3/rand_int_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.872    N3/rand_int[7]
    SLICE_X11Y28         LDPE                                         r  N3/xFood_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.460ns  (logic 0.947ns (64.870%)  route 0.513ns (35.130%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      0.609     2.495 r  N3/rand_int3/P[17]
                         net (fo=3, routed)           0.204     2.699    N3/rand_int3_n_88
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.045     2.744 r  N3/rand_int_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.744    N3/rand_int0[9]
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.896 r  N3/rand_int_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.896    N3/rand_int[10]
    SLICE_X11Y29         LDCE                                         r  N3/xFood_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.460ns  (logic 0.947ns (64.870%)  route 0.513ns (35.130%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      0.609     2.495 f  N3/rand_int3/P[9]
                         net (fo=3, routed)           0.204     2.699    N3/rand_int3_n_96
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.045     2.744 r  N3/rand_int_carry_i_3/O
                         net (fo=1, routed)           0.000     2.744    N3/rand_int_carry_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.896 r  N3/rand_int_carry/O[2]
                         net (fo=1, routed)           0.000     2.896    N3/rand_int[2]
    SLICE_X11Y27         LDCE                                         r  N3/xFood_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.480ns  (logic 0.967ns (65.345%)  route 0.513ns (34.655%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      0.609     2.495 r  N3/rand_int3/P[17]
                         net (fo=3, routed)           0.204     2.699    N3/rand_int3_n_88
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.045     2.744 r  N3/rand_int_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.744    N3/rand_int0[9]
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     2.916 r  N3/rand_int_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.916    N3/rand_int[11]
    SLICE_X11Y29         LDCE                                         r  N3/xFood_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.480ns  (logic 0.967ns (65.345%)  route 0.513ns (34.655%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      0.609     2.495 f  N3/rand_int3/P[9]
                         net (fo=3, routed)           0.204     2.699    N3/rand_int3_n_96
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.045     2.744 r  N3/rand_int_carry_i_3/O
                         net (fo=1, routed)           0.000     2.744    N3/rand_int_carry_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     2.916 r  N3/rand_int_carry/O[3]
                         net (fo=1, routed)           0.000     2.916    N3/rand_int[3]
    SLICE_X11Y27         LDPE                                         r  N3/xFood_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.481ns  (logic 0.865ns (58.407%)  route 0.616ns (41.593%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.553     1.436    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  N1/lfsr_out_reg[2]/Q
                         net (fo=2, routed)           0.309     1.886    N3/Q[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_P[19])
                                                      0.609     2.495 r  N3/rand_int3/P[19]
                         net (fo=25, routed)          0.307     2.802    N3/rand_int3_n_86
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.045     2.847 r  N3/rand_int_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.847    N3/rand_int0[4]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.917 r  N3/rand_int_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.917    N3/rand_int[4]
    SLICE_X11Y28         LDCE                                         r  N3/xFood_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.441ns (32.017%)  route 3.060ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          3.060     4.502    N1/RST_IBUF
    SLICE_X12Y24         FDPE                                         f  N1/lfsr_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.441ns (32.017%)  route 3.060ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          3.060     4.502    N1/RST_IBUF
    SLICE_X13Y24         FDPE                                         f  N1/lfsr_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.441ns (32.017%)  route 3.060ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          3.060     4.502    N1/RST_IBUF
    SLICE_X13Y24         FDPE                                         f  N1/lfsr_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.441ns (32.017%)  route 3.060ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          3.060     4.502    N1/RST_IBUF
    SLICE_X13Y24         FDPE                                         f  N1/lfsr_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.441ns (32.017%)  route 3.060ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          3.060     4.502    N1/RST_IBUF
    SLICE_X13Y24         FDPE                                         f  N1/lfsr_out_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.441ns (32.017%)  route 3.060ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          3.060     4.502    N1/RST_IBUF
    SLICE_X12Y24         FDPE                                         f  N1/lfsr_out_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.441ns (32.017%)  route 3.060ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          3.060     4.502    N1/RST_IBUF
    SLICE_X12Y24         FDPE                                         f  N1/lfsr_out_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.441ns (32.017%)  route 3.060ns (67.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          3.060     4.502    N1/RST_IBUF
    SLICE_X12Y24         FDPE                                         f  N1/lfsr_out_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 1.565ns (44.530%)  route 1.950ns (55.470%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=87, routed)          1.950     3.391    A0/RST_IBUF
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     3.515 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     3.515    A0/PIXEL_CLK_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    A0/cnt_reg[1]_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.446ns  (logic 1.441ns (41.819%)  route 2.005ns (58.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=87, routed)          2.005     3.446    A0/RST_IBUF
    SLICE_X9Y24          FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.433     4.774    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.210ns (19.477%)  route 0.866ns (80.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          0.866     1.076    A0/RST_IBUF
    SLICE_X9Y24          FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.210ns (19.477%)  route 0.866ns (80.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          0.866     1.076    A0/RST_IBUF
    SLICE_X9Y24          FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    A0/cnt_reg[1]_0
    SLICE_X9Y24          FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.255ns (23.110%)  route 0.847ns (76.890%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=87, routed)          0.847     1.056    A0/RST_IBUF
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.101 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.101    A0/PIXEL_CLK_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    A0/cnt_reg[1]_0
    SLICE_X8Y24          FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.338%)  route 1.361ns (86.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          1.361     1.571    N1/RST_IBUF
    SLICE_X12Y24         FDPE                                         f  N1/lfsr_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.338%)  route 1.361ns (86.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          1.361     1.571    N1/RST_IBUF
    SLICE_X13Y24         FDPE                                         f  N1/lfsr_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.338%)  route 1.361ns (86.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          1.361     1.571    N1/RST_IBUF
    SLICE_X13Y24         FDPE                                         f  N1/lfsr_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.338%)  route 1.361ns (86.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          1.361     1.571    N1/RST_IBUF
    SLICE_X13Y24         FDPE                                         f  N1/lfsr_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.338%)  route 1.361ns (86.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          1.361     1.571    N1/RST_IBUF
    SLICE_X13Y24         FDPE                                         f  N1/lfsr_out_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X13Y24         FDPE                                         r  N1/lfsr_out_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.338%)  route 1.361ns (86.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          1.361     1.571    N1/RST_IBUF
    SLICE_X12Y24         FDPE                                         f  N1/lfsr_out_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.210ns (13.338%)  route 1.361ns (86.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=87, routed)          1.361     1.571    N1/RST_IBUF
    SLICE_X12Y24         FDPE                                         f  N1/lfsr_out_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.820     1.947    N1/lfsr_out_reg[7]_0
    SLICE_X12Y24         FDPE                                         r  N1/lfsr_out_reg[6]/C





