verilog work "ipcore_dir/PLL_gain.v"
vhdl work "digital_phase_loop_wmults.vhd"
vhdl work "test_ploop.vhd"
verilog work "C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v"
