{
    "nor/nor_indexed_port/no_arch": {
        "test_name": "nor/nor_indexed_port/no_arch",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 39.6,
        "elaboration_time(ms)": 39.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "nor/nor_wire/no_arch": {
        "test_name": "nor/nor_wire/no_arch",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 44,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "nor/range_nor_int_wide/no_arch": {
        "test_name": "nor/range_nor_int_wide/no_arch",
        "verilog": "range_nor_int_wide.vh",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 58.5,
        "elaboration_time(ms)": 57.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 57.9,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "nor/range_nor_ultra_wide/no_arch": {
        "test_name": "nor/range_nor_ultra_wide/no_arch",
        "verilog": "range_nor_ultra_wide.vh",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 139.7,
        "elaboration_time(ms)": 137.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 138.5,
        "Pi": 512,
        "Po": 256,
        "logic element": 512,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 512,
        "Total Node": 512
    },
    "nor/range_nor_wide/no_arch": {
        "test_name": "nor/range_nor_wide/no_arch",
        "verilog": "range_nor_wide.vh",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 39,
        "elaboration_time(ms)": 38.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.6,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "nor/replicate_nor_int_wide/no_arch": {
        "test_name": "nor/replicate_nor_int_wide/no_arch",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2178.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "nor/replicate_nor_ultra_wide/no_arch": {
        "test_name": "nor/replicate_nor_ultra_wide/no_arch",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2178.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "nor/replicate_nor_wide/no_arch": {
        "test_name": "nor/replicate_nor_wide/no_arch",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2178.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
