Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 17:04:27 2024
| Host         : miahafiz running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_design_analysis -file ./report/depolarize_hls_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7a200t
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------+
|      Characteristics      |                      Path #1                     |
+---------------------------+--------------------------------------------------+
| Requirement               | 10.000                                           |
| Path Delay                | 6.429                                            |
| Logic Delay               | 4.292(67%)                                       |
| Net Delay                 | 2.137(33%)                                       |
| Clock Skew                | -0.049                                           |
| Slack                     | 3.218                                            |
| Clock Uncertainty         | 0.035                                            |
| Clock Relationship        | Safely Timed                                     |
| Clock Delay Group         | Same Clock                                       |
| Logic Levels              | 3                                                |
| Routes                    | 4                                                |
| Logical Path              | DSP48E1/CLK-(1)-DSP48E1-LUT6-(1)-LUT3-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                           |
| End Point Clock           | ap_clk                                           |
| DSP Block                 | Seq                                              |
| RAM Registers             | None-None                                        |
| IO Crossings              | 0                                                |
| Config Crossings          | 0                                                |
| SLR Crossings             | 0                                                |
| PBlocks                   | 0                                                |
| High Fanout               | 1                                                |
| Dont Touch                | 0                                                |
| Mark Debug                | 0                                                |
| Start Point Pin Primitive | DSP48E1/CLK                                      |
| End Point Pin Primitive   | FDRE/D                                           |
| Start Point Pin           | i_no_versal_es1_workaround.DSP/CLK               |
| End Point Pin             | RESULT_REG.NORMAL.mant_op_reg[22]/D              |
+---------------------------+--------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (436, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+-----+-----+-----+-----+----+----+---+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3  |  4  |  5  |  6  |  7 |  8 | 9 | 10 | 11 | 12 |
+-----------------+-------------+-----+----+----+-----+-----+-----+-----+----+----+---+----+----+----+
| ap_clk          | 10.000ns    | 116 | 93 | 25 | 124 | 280 | 123 | 143 | 68 | 13 | 6 |  4 |  4 |  1 |
+-----------------+-------------+-----+----+----+-----+-----+-----+-----+----+----+---+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


