###################################################################################
#
#                      R E L E A S E   H I S T O R Y
#
# RF parameter config (for China)
# PN67T --> eSE Enabled, UICC enabled (hero2qltezc)
# 20160930 : Dedicated for FW10.3.A
# 20160822 : Dedicated for FW10.3.9
#               - S-TAG LED cover, false external field detect
#               - SVDD ON and OFF Management with respect to SVDD_PWR_REQ and RF combination scenario
#               - Polling loop Mixer pull down
# 20151228 : WuhanTag Feature Enabled and AGC Q issue fix
# 20151202 : Sample version for FW 10.03.06
#          : Remove BLK1~6 because it is default value of FW
#          : make BLK1 for antenna tuning parameter
#          : BLK2 for Dynamic LMA
###################################################################################

############### RF Tuning ##############################
# A0, 0D, 03, 06, 37, 28,                   RF_CLIF_CFG_TARGET          CLIF_TX_CONTROL_REG  28: Mode 1  08: Mode 2 48: Mode 3
# A0, 0D, 03, 00, 40, 05,                   RF_CLIF_CFG_BOOT            CLIF_ANA_NFCLD_REG
# A0, 0D, 04, 06, 03, 00, 71,               RF_CLIF_CFG_TARGET          CLIF_TRANSCEIVE_CONTROL_REG
# A0, 1D, 11, 54, ....                      CLK_MAN Phone ON
# A0, 1E, 11, 1A, ....                      CLK_MAN Phone OFF
# A0, 0D, 06, 06, 42, 00, 02, FF, FF,       RF_CLIF_CFG_TARGET          CLIF_ANA_TX_AMPLITUDE_REG   AB
# A0, 0D, 06, 24, 42, 00, 02, FF, FF,       RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_ANA_TX_AMPLITUDE_REG   A
# A0, 0D, 06, 98, 42, 00, 02, FF, FF,       RF_CLIF_CFG_GTM_B           CLIF_ANA_TX_AMPLITUDE_REG   B
# A0, 0D, 06, 9A, 42, 00, 02, FF, FF,       RF_CLIF_CFG_GTM_FELICA      CLIF_ANA_TX_AMPLITUDE_REG   F
# A0, 0D, 06, 32, 4A, 33, 07, 00, 08,       RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_SHAPE_CONTROL_REG  A
# A0, 0D, 06, 44, 4A, 21, 07, 00, 07,       RF_CLIF_CFG_BR_106_I_TXB    CLIF_ANA_TX_SHAPE_CONTROL_REG  B
# A0, 0D, 06, 54, 4A, 33, 07, 01, 07,       RF_CLIF_CFG_BR_212_I_TXF    CLIF_ANA_TX_SHAPE_CONTROL_REG  F212
# A0, 0D, 06, 5A, 4A, 31, 07, 01, 07        RF_CLIF_CFG_BR_424_I_TXF    CLIF_ANA_TX_SHAPE_CONTROL_REG  F424

# *** ALMSL(NO BOOSTER)  ***
NXP_RF_CONF_BLK_1={ 20, 02, 77, 0E,
    A0, 0D, 03, 06, 37, 08,
    A0, 0D, 03, 00, 40, 07,
    A0, 0D, 04, 06, 03, 00, 71,
    A0, 0D, 06, 06, 42, 00, 00, F1, FF,
    A0, 0D, 06, 24, 42, 00, 00, F1, FF,
    A0, 0D, 06, 98, 42, 00, 00, F1, FF,
    A0, 0D, 06, 9A, 42, 00, 00, F1, FF,
    A0, 0D, 06, 32, 4A, 30, 07, 01, 1F,
    A0, 0D, 06, 44, 4A, 21, 07, 00, 07,
    A0, 0D, 06, 54, 4A, 33, 07, 01, 07,
    A0, 0D, 06, 5A, 4A, 01, 07, 01, 07,
    A0, 0D, 06, 06, 30, B0, 00, 08, 00,
    A0, 0D, 06, 06, 35, 00, 02, 00, 02,
    A0, 0D, 06, 00, 35, 00, 00, 00, 02
}

NXP_RF_CONF_BLK_2={ 20, 02, 29, 02,
    A0, 1D, 11, 52, 33, 14, 17, 00, AA, 85, 00, 80, 55, 2A, 04, 00, 63, 00, 00, 00,
    A0, 1E, 11, 1B, 13, 14, 14, 00, 6F, 97, 00, 00, 00, 10, 04, 00, 63, 02, 00, 00
}

# *** Dynamic LMA Control ***
NXP_RF_CONF_BLK_3={ 20, 02, 49, 01,
  A0, 92, 45,
  23, 04,
  32,
  10,
  00,
  00, 00, 80, 01,
  80, 11, DF, 01,
  00, 3C, A6, 01,
  00, 50, F6, 01,
  C0, FF, F6, 01,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00,
  00, 00, 00, 00
}

####Additional RF parameter####################################################
# A0, 0D, 06, 32, 42, F8, 10, FF, FF a   RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 34, 2D, 24, 47, 0C, 00    RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 04, 34, 44, 21, 00            RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_ANA_RX_REG
NXP_RF_CONF_BLK_4={ 20, 02, 1A, 03,
  A0, 0D, 06, 32, 42, F8, 10, FF, FF,
  A0, 0D, 06, 34, 2D, 24, 47, 0C, 00,
  A0, 0D, 04, 34, 44, 21, 00
}

NXP_PHONE_OFF_RF_CONF_BLK={ 20, 02, 77, 0E,
    A0, 0D, 03, 06, 37, 08,
    A0, 0D, 03, 00, 40, 07,
    A0, 0D, 04, 06, 03, 00, 72,
    A0, 0D, 06, 06, 42, 02, 02, F3, FF,
    A0, 0D, 06, 24, 42, 02, 02, F3, FF,
    A0, 0D, 06, 98, 42, 02, 02, F3, FF,
    A0, 0D, 06, 9A, 42, 02, 02, F3, FF,
    A0, 0D, 06, 32, 4A, 33, 07, 03, 08,
    A0, 0D, 06, 44, 4A, 21, 07, 00, 07,
    A0, 0D, 06, 54, 4A, 33, 07, 01, 07,
    A0, 0D, 06, 5A, 4A, 31, 07, 01, 07,
    A0, 0D, 06, 06, 30, E8, 00, 99, 00,
    A0, 0D, 06, 06, 35, 00, 01, 00, 01,
    A0, 0D, 06, 00, 35, 00, 01, 00, 01
}

####################### CONF for Old hw revision start ########################

RO_REVISION_OLD_DEVICE=13

NXP_RF_CONF_BLK_1_OLD={ 20, 02, 65, 0C,
    A0, 0D, 03, 06, 37, 08,
    A0, 0D, 03, 00, 40, 03,
    A0, 0D, 04, 06, 03, 00, 71,
    A0, 0D, 06, 06, 42, 00, 00, F1, FF,
    A0, 0D, 06, 24, 42, 00, 00, F1, FF,
    A0, 0D, 06, 98, 42, 00, 00, F1, FF,
    A0, 0D, 06, 9A, 42, 00, 00, F1, FF,
    A0, 0D, 06, 32, 4A, 30, 07, 01, 1F,
    A0, 0D, 06, 44, 4A, 21, 07, 00, 07,
    A0, 0D, 06, 54, 4A, 33, 07, 01, 07,
    A0, 0D, 06, 5A, 4A, 01, 07, 01, 07,
    A0, 0D, 06, 06, 30, B0, 00, 08, 00
}

NXP_RF_CONF_BLK_2_OLD={ 20, 02, 29, 02,
    A0, 1D, 11, 56, 33, 14, 17, 00, AA, 85, 00, 80, 55, 2A, 04, 00, 63, 00, 00, 00,
    A0, 1E, 11, 1A, 13, 14, 14, 00, 6F, 97, 00, 00, 00, 10, 04, 00, 63, 02, 00, 00
}

NXP_RF_CONF_BLK_4_OLD={ 20, 02, 1A, 03,
  A0, 0D, 06, 32, 42, F8, 10, FF, FF,
  A0, 0D, 06, 34, 2D, 24, 37, 0C, 00,
  A0, 0D, 04, 34, 44, 22, 00
}

NXP_PHONE_OFF_RF_CONF_BLK_OLD={ 20, 02, 65, 0C,
    A0, 0D, 03, 06, 37, 08,
    A0, 0D, 03, 00, 40, 03,
    A0, 0D, 04, 06, 03, 00, 71,
    A0, 0D, 06, 06, 42, 02, 01, F6, F6,
    A0, 0D, 06, 24, 42, 02, 01, F6, F6,
    A0, 0D, 06, 98, 42, 02, 01, F6, F6,
    A0, 0D, 06, 9A, 42, 02, 01, F6, F6,
    A0, 0D, 06, 32, 4A, 30, 07, 01, 1F,
    A0, 0D, 06, 44, 4A, 21, 07, 00, 07,
    A0, 0D, 06, 54, 4A, 33, 07, 01, 07,
    A0, 0D, 06, 5A, 4A, 01, 07, 01, 07,
    A0, 0D, 06, 06, 30, B0, 00, 08, 00
}

####################### CONF for Old hw revision end ##########################

###############################################################################
# Core configuration extensions
# It includes
# A002      - Clock Request
#             0x00 - Disabled
#             0x01 - Enabled
# A003      - Clock Selection
#             Please refer to User Manual
# A004      - Clock Time Out (same as NXP_SYS_CLOCK_TO_CFG)
#             Defined in ms
# A00E      - Load Modulation Mode
#             0x00 - PLM
#             0x01 - ALM
# A011      - Clock specific configuration
#             Please refer to User Manual
# A012      - NFCEE interface 2 configuration
#             0x00 - SWP 2 interface is used
#             0x02 - DWP interface is used
# A013      - TVdd configuration
#             0x00 - TVdd is set to 3.1V in Poll mode
#             0x02 - TVdd is set to 2.7V in Poll mode
# A040-A043 - Low Power Card Detector
#             Please refer to Application Note of LPCD
# A047      - Guard time (in ms) used between the start of unmodulated RF field & 1st command for Poll NFC-A Passive
# A05E      - Jewel Reader
#             0x00 - RID is not sent during activation
#             0x01 - RID is sent during activation
# A061      - Retry after LPCD
#             0b0000XXXX - Number of retry if activation failed
#             0bXXXX0000 - Duration to wait before retry (10ms per step)
#             Please refer to User Manual
# A0CD      - SWP interface 1: S1 line behavior
#             Defined S1 High time-out during Activation sequence
# A0EC      - SWP1 interface
#             0x00 - Disabled
#             0x01 - Enabled
# A0ED      - SWP2 interface
#             0x00 - Disabled
#             0x01 - Enabled
#              0x03 - Enable for PN66T and PN66U
# A0C0      - SWP2 BitRate
#             0x04 - 910kbit/s
#             0x06 - 1250kbit/s
#             Other- RFU
# A085      - Enable/disable TianJin IOT (since FW 10.1.10)
#             Disable : A0, 85, 04, 50, 08, 28, 00
# A0F2      - SVdd (SPI) enable disable
# A0F3      - Add Delay before accessing Dynamic Pipe prior to access administration pipe //TechRouting eSE UICC activation.
# A066      - DCDC default 0
# A06A      - FW modification for inverted TXP / TXN
########### setting for NXP_CORE_EXTN ################################
#
#   ULTPD setting
#        A0, 40, 01, 00,
#        A0, 41, 01, 03,
#        A0, 42, 01, 19,
#        A0, 43, 01, 00,
#    Dynamic LMA setting (will be added)
#    eSE setting
#        A0, 12, 01, 02,
#        A0, ED, 01, 83, : CLA = 0xC4 workaround
#        A0, F2, 01, 01,
#    TianJina Patch
#        A0, 85, 04, 50, 08, E8, 00, : Tianjin and SVDD cut off issue.
#    Slow AP
#        A0, 62, 01, 01
#    AGC Q issue with ULPTD
#        A0, 69, 09, 02, CF, 80, 00, 00, 07, 40, 00, 00,
#    SVDD Guard Time Configurationn
#        A0, 9F, 02, <SVDD ON Guard Time> , <SVDD OFF Guard Time>
#####################################################################

NXP_CORE_CONF_EXTN={20, 02, 77, 15,
        A0, 02, 01, 01,
        A0, 11, 04, CD, 67, 22, FF,
        A0, 12, 01, 02,
        A0, 40, 01, 01,
        A0, 41, 01, 03,
        A0, 42, 01, 19,
        A0, 43, 01, 06,
        A0, 47, 02, 00, 27,
        A0, 5E, 01, 01,
        A0, 62, 01, 01,
        A0, 69, 09, 02, CF, 80, 00, 00, 07, 40, 00, 00,
        A0, 6A, 11, 00, 90, 01, 90, 01, 00, 02, 00, 02, 00, 03, F1, FF, 00, 03, F6, F6,
        A0, 80, 02, 20, 03,
        A0, 85, 04, 50, 08, E8, 00,
        A0, 9F, 02, 08, 08,
        A0, C0, 01, 04,
        A0, CD, 01, 7F,
        A0, EC, 01, 01,
        A0, ED, 01, 83,
        A0, F2, 01, 01,
        A0, F3, 02, 10, 27
}

###############################################################################
# Core configuration settings
# It includes
# 18        - Poll Mode NFC-F:   PF_BIT_RATE
# 21        - Poll Mode ISO-DEP: PI_BIT_RATE
# 28        - Poll Mode NFC-DEP: PN_NFC_DEP_SPEED
# 30        - Lis. Mode NFC-A:   LA_BIT_FRAME_SDD
# 31        - Lis. Mode NFC-A:   LA_PLATFORM_CONFIG
# 33        - Lis. Mode NFC-A:   LA_SEL_INFO
# 50        - Lis. Mode NFC-F:   LF_PROTOCOL_TYPE
# 54        - Lis. Mode NFC-F:   LF_CON_BITR_F
# 5B        - Lis. Mode ISO-DEP: LI_BIT_RATE # 106 KBPS : 00 default :02
# 60        - Lis. Mode NFC-DEP: LN_WT
# 80        - Other Param.:      RF_FIELD_INFO
# 81        - Other Param.:      RF_NFCEE_ACTION
# 82        - Other Param.:      NFCDEP_OP
# ADD : 58, 01, 07 because FWI default value set as 7 as PICS

NXP_CORE_CONF={ 20, 02, 34, 10,
        18, 01, 01,
        21, 01, 00,
        28, 01, 01,
        30, 01, 08,
        31, 01, 03,
        32, 01, 20,
        38, 01, 01,
        33, 04, 01, 02, 03, 04,
        50, 01, 02,
        54, 01, 06,
        5B, 01, 00,
        60, 01, 0E,
        80, 01, 01,
        81, 01, 01,
        82, 01, 0E,
        58, 01, 07
}

###############################################################################
# File Version Information
NXP_RF_FILE_VERSION_INFO={02, 03}

############### end of RF File ##############################
