.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000011010001
000000000001110000
001110000000000000
000000110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000101010000000000
000001010000000000
000000001000000001
000000000001100001
000000000001110000
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000001110000000010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 6 0
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000010000011100101
000001010001010000
001100000000000000
000000000000000000
000010110000000000
000101010000000000
000000000010100010
000000000001010000
000010000000000000
000001010000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000001110000000000
000000001000000001
000000011000110101
000000001011010100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000111000
000000000000000000
000000000000010000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000001110001
000000000001110000
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000010
000000000001000000
000000000000100000
000000000000000001
000001110000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
010000000001100000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000001010001110010
000000001011010000
000000000000000000
000001110000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001110010010001
000000000001110000
001010000000000000
000010110000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
010000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000010
011000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000001010000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000001
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000100000001000000111100000000000000000
000001000000000011000110010001001110000000
011010000000011000000000000101000001000000
000001000000100111000000000111001010000100
010000000000000101100000001000000000000000
010000000000000000000000001111000000000000
000000000000001001000000010000000000000000
000000001100001111100011110011000000000000
000000000000000111100000001000000000000000
000000000000000000000000000001000000000000
000010100000000000000000001111100000000000
000001000000000000000000001101000000010000
000000000000000111000011100000000000000000
000000000000000111000100001111000000000000
010000000000000011100111000000000000000000
110000000000000000100100001001000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000110010000000001000000001000000000
000000000000010000000011110000001000000000000000001000
001000000000000101000000000000000001000000001000000000
100000000000001101100000000000001000000000000000000000
010001000000000000000000000111001000001100111110000001
010000000000000000000000000000100000110011000000000100
000001000000000000000000010000001000001100111110000101
000010100000000000000010000000001001110011000001000001
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001100110011000010000101
000000000000011001100000000000001001001100111110000010
000000000000100001000000000000001100110011000000000011
000000001010000000000000010101101000001100111110000010
000000000000000000000010000000100000110011000000000011
110001000000000000000110000111101000001100111100000000
100010100000000000000000000000100000110011000000000111

.logic_tile 6 1
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001000000001010000000000
000000000000000000000000000000010000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001110000000000110000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
110000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000000000000000000111100000000000000100000001
000010000000000000000000000000000000000001000000000000
000000000100001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000011100000100000100000000
100000000000000001000000000000000000000000000000000000

.logic_tile 9 1
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110100000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000010000001010000100000100000000
100000000000000000000010100000010000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001000000000000000100000000
000010000000000000000000000000000000000001000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000001100000000000000100000000
000010000000000000000000000000100000000001000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000111111000000000000000
000000000000000000000110101011001100000000
011000000000000000000000010001000001000000
000000000000001111000010101101101011000000
110000000110000000000000001000000000000000
110000000000000111000011100111000000000000
000000000000001101100111100000000000000000
000000000000001111000111111001000000000000
000001000000001000000000001000000000000000
000010000110001011000000000001000000000000
000000000000000000000000001001100000000000
000000000000000000000011110101100000000000
000000000000000000000011001000000000000000
000000000000000000000000001101000000000000
010000000000000011100000000000000000000000
110000000000000000000000000101000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000100000000
000000000000000000000010101111000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000111000000000000001100000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001011000000000000001010000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000010
100000000000000000000000000000000000000001000000000000

.ramt_tile 3 2
000000011110000000000000010000000000000000
000000000000001111000011100001001100000000
001000010001011000000111100101100000000000
100000000000100111000000001101101111010000
010000000000000000000000001000000000000000
010000000000000000000011110001000000000000
000000000000000001000111111000000000000000
000000000000000000100111101101000000000000
000000000000001000000000000000000000000000
000000000000000111000000001111000000000000
000010100001010000000111011011100000010000
000001000000100000000110011011100000000000
000000000000000111000011100000000000000000
000000000000000000000011110111000000000000
010000000000000000000000001000000000000000
110000000000000000000000001001000000000000

.logic_tile 4 2
000000000000000000000010000000000000000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000000000000000000000001010001100111000000000
000000001110000000000000000000001001110011000000000001
000000000000000001000000000000001000001100111000000000
000000000000000000000010010000001101110011000000000001
000000000000000001000000000011101000001100111000000000
000000000000001001000000000000100000110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000010001000010010000001100110011000000000001
000000000000000000000000000101101000001100111000000000
000000000000000000000010010000000000110011000000000001
000100000000100000000000000101101000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001011110011000000000000

.logic_tile 5 2
000000000000001001100000000000001000001100111100000000
000000000100000001000000000000001000110011000011010011
001000000000000101100110100000001000001100110110000000
100000000001000101000000000000001000110011000010000011
110000000001010000000000001001111011110011000000000000
110010000000000000000000000101001000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000100001000101000000000000011110000011110110000001
000000000000100000100000000000000000000011110010000001
000010100000000000000010001111100000001100110110000001
000001000001010000000010000111000000110011000010000000
000000000000000001100011101001111101001100000000000000
000000000000000000000100001101111101001000000000000000
110000000000001001100000001111011010100110000000000000
100000000000000001000000001001011100100100010000000000

.logic_tile 6 2
000001000100100000000000000000000001000000001000000000
000000100001010000000000000000001000000000000000001000
000000000010111101100000000000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000000001110000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000010001010000000000000000000001101110011000000000000
000000000000100000000110010000001001001100111000000000
000000000001010000000110010000001100110011000000000100
000000100000011001100000010000001001001100111000000000
000001000000001001100010010000001100110011000000000001
000000000110100000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000111101000001100111000000000
000000000100000000000100000000100000110011000000000000

.logic_tile 7 2
000000000000000000000000001101011101101000110000000000
000000000000000000000000000111111100011000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000111101011111011111001010000000000
000000100000000000000100000111111101100110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000010000101000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000

.logic_tile 8 2
100000000000001111100000000000000000000000000000000000
000000000000000101100011110000000000000000000000000000
001000000000000000000010101011111001110101010000000000
000000000000001101000100001001101111111000000000000000
110000000000000000000110110000000000000000000000000000
110010100000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000001001011001100001010000000000
000000000000000000000000000001011111111010100000000000
000000000000000000000000000101011010101001110100000100
000000000000000000000010010011111011101000100000000000
000000000000000000000110100001111110111001110100000000
000000000000000000000100000001101001010100000000100000
000000000000000000000010000000000000000000000000000000
000000000000000101000010000000000000000000000000000000

.logic_tile 9 2
100000000000000001100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
001000001100000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001001010000101100000000000000000000000000000000000
010010000000000000000000000011000000000010000000000000
000000100001001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001001111100110001010100000000
000010100000001101000000000111011010110001100000000010
000000000000000000000010101111011110101001110100000000
000000000010100000000100000101011000010100010000100000
000010100000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 10 2
000000010000001000000111100000000001000000
000000000000001011000110000101001001000000
001000010000000000000011110111000000100000
100000000000000000000111101001001101000000
010001000001011111100011100000000000000000
010010000000100111100100000001000000000000
000000000000000011000000001000000000000000
000000000000000000000000001001000000000000
000000000111010000000011101000000000000000
000000001111100000000100000111000000000000
000000000000001000000010001011100000000000
000000000010001001000100001011000000010000
000000000000000001100000000000000000000000
000000000000000000100000001101000000000000
010000000000000001000000000000000000000000
110000000000000000100000000101000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000010000001
011000000000000001100110000000000001000000100100000000
000000000000000000000100000000001001000000000000000000
110100000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000010100000001011000000000010000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000001000000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000

.logic_tile 2 3
000000000100000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000001111000000001011000000000010000001000000
000000000000001000000000010000000000000000000100000000
000000000000000101000011100101000000000010000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010010000001010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.ramb_tile 3 3
010000000000001000000011100000000000000000
001000001010001111000010010001001010000000
011000000000000000000011110011100001100000
000000000000000000000011100101001110000000
010000000000000111000110101000000000000000
011010000000000111000010011101000000000000
000000000000000001000111000000000000000000
001000000000000000000100001001000000000000
000000000000000000000000001000000000000000
001000000000000000000000001001000000000000
000000100000000000000000000101000000000000
001000000000001101000000001101100000010000
000000000000000000000000001000000000000000
001000000000000000000000001111000000000000
010000000000000000000011101000000000000000
111000000000001111000100001001000000000000

.logic_tile 4 3
000000000000000000000000000000001001001100111000000000
000000000000010000000000000000001101110011000000010010
011000000000001001100000000000001000001100110000000000
000000000000001011000000000000001111110011000000000001
110000000001000000000000000000011100000100000100000000
000000000000100000000000000000000000000000000010000000
000010100000000000000000000000011100000100000100000000
000001000000000000000000000000000000000000000001000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000001111100000000000000001000000100100000000
000000000000000001000010100000001111000000000000000000
000010000000000000000111100000000000000000100100000000
000000000000000000000110010000001111000000000000000000
110000000000000000000000010000000001000000100110000000
100000000000000000000010000000001000000000000000000001

.logic_tile 5 3
000000000000000011100000000001100000000000000100000000
000000000000000000000000000000000000000001000000000001
011000000000000101100000001111101100100001000000000000
000000000000000000000010100011111101000000000001000000
010000000000100000000000000011100000000000000110000000
100010000000010101000010100000100000000001000000000000
000000001110001101000010111000000000000000000100000000
000000000000001011000010101101000000000010000010000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000010001111010001100010110011111110100010000000000000
000000000000000000000010010101101000001000100000000000
000000001000000001100000010101101111100010000000000000
000000000000000000100010010111011010001000100000000000
000000000000000001000110011001111010100000000000000000
000000000000000000000010001111111011000000000000000000

.logic_tile 6 3
000000000111000000000000000111001000001100111000000000
000000000100110000000000000000000000110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000010100000001100110011000000000000
000010000100001000000010100000001000111100001000000000
000010000000010001000010100000000000111100000000000000
000001000000100001100010100011111011100010010000000000
000010100001000000000000001101001100001001100000000000
000000000000100001100000000111011101100010000000000000
000000100000000000100000001101111001000100010000000000
000000000000000101000010100000011111001100110000000000
000000000000001101100100000000001110110011000000000000
000000000010001101000000000101011111100010000000000000
000010100000011001100010110111011011001000100000000000
000000000000001001100000000000000000000000000000000000
000000000000001001100010110000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000101100000000000000100000000
100000000000001111100000000000000000000001000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000001100000000001111011101101010000000000
000000000000000000000000000011001100101001010000000110
000001000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 3
100000000000000000000000001001101101000000000000000101
000000000001000000000000001101101001000000110000000001
001000000000000000000011010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000000000011110000011110100000000
000000000000000000000000000000000000000011111000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000100000001000000000001000000001100110010100000100
100000001110000001000000001011001110011001101000000001

.logic_tile 9 3
000001000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000100000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000111101000000000000000000000000000
000000000000000000000100000111000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000001000001010000000000000000000000000000000000000000
000010001100100000000000000000000000000000000000000000
000000000000000101000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000

.ramb_tile 10 3
010000001010001000000011101000000000000000
001010100001000111000111111001001000000000
011000000000001000000000000001100001000000
000000001000001111000011110101001011000000
110000000001010111000111100000000000000000
011000100000101111100000001101000000000000
000000000000000111100110110000000000000000
001001000010000000000011101001000000000000
000000000000010000000111000000000000000000
001010100001100000000011111001000000000000
000000000000000001000000000101100000000000
001000000000000000000000001011100000000000
000000000000000000000000000000000000000000
001000000001000000000000000101000000000000
010000000000000000000000001000000000000000
111000000000000000000000000011000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000001111000000000
000001111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000011110000
000000000000000000
000000000000011001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000101100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000110110000000000000000000000000000
101000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
001000000000000000000000000000001011000000000000000000

.ramt_tile 3 4
000000010000000001000111111000000000000000
000000000000100000000110110001001101000000
001010010000011111100111111001100000000001
100001000000100111100010100001101000000000
010000000001000111000011101000000000000000
010000001000000000000000001011000000000000
000000000000000001000000011000000000000000
000000001110000000000011101001000000000000
000000000000000000000000010000000000000000
000001000000000000000011001101000000000000
000000000001010000000000000111100000000010
000000000000100000000010001001100000000000
000000000000100000000000000000000000000000
000000001000000000000000000101000000000000
010000000000000000000110001000000000000000
110000000000000000000100001101000000000000

.logic_tile 4 4
010000000000100000000000000111100000000000001000000000
001000000010000000000000000000000000000000000000001000
000000000000000000000000000111111100001100111000000000
000000000000000000000000000000000000110011000000000000
000001000001000000000000000000001001001100111000000000
001000000000100000000000000000001111110011000000000000
000000000000000000000000000011001000001100111000000000
001000000000000000000000000000000000110011000000000001
000000000100000101100000010111001000001100111000000000
001010000000000101000010100000100000110011000000000000
000000000000001000000000010011001000001100111000000000
001000000000000101000010100000100000110011000000000000
000000000000100000000000000011001000001100111000000000
001000000000000000000010100000000000110011000000000100
000000000000001101100110100011101000001100111000000000
001000000000000101000000000000100000110011000000000000

.logic_tile 5 4
010000000000000000000111001101111000110011000000000000
001000000000000000000111100001101100000000000000000000
011000000000001101100111000101100000000000000100100001
000000000000000101000100000000100000000001000001000001
010000000000000000000111100000000000000000000100100000
011000000000000000000000001101000000000010000000100101
000000000000000011100111001000000000000000000000000000
001000000000000000100010001111000000000010000000000000
000000001110000000000000000000001000000100000110000001
001000000000000001000000000000010000000000000000100001
000000000000000000000000000101100000000000000110000000
001000000000000000000000000000000000000001000000100001
000000000000101000000000000111000000000000000110000000
001000000001011001000000000000000000000001000000100001
110000000000000000000000001000000000000000000110000000
101000000000000000000010101001000000000010000000100001

.logic_tile 6 4
010001000000100101000010100001100001110110110100000001
001010100001010000000010100000001001110110110001000000
011010100101100011100110011000000001101111010101000000
000000001010100101100010001001001000011111100000000000
010001001110001000000110100101011011110011110000000000
111000100000000011000000000011001010000000000000000000
000000000000001101000000000011101001000000010000000000
001010001010000101000010101111011110000000000000000000
000000000110100101000000001101101001100000000000000000
001000000001011101100010110111111000000000000000000000
000001000000001000000000010111001100100010000000000000
001000000000010101000011110011111000001000100000000000
000001001110101000000010011001101110111101010100000000
001000100001000011000010001111000000010100000000000010
110000100001011001100011101011100001101001010100000000
101001000000000001000111111111101000011001100000000000

.logic_tile 7 4
110000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
001000000000001101000110000101101010000000000001000000
000000000000001001000100001111001011000001000011100100
010000000000000101000010010000000000000000000000000000
111000000000000000000011110000000000000000000000000000
000000000000001101000111010111001001111101000000000000
001000000000001001000111011011011011111100000000000000
000000000000000000000110100111011000000000000000000000
001010100000000000000100001111101010000100000000000000
000000000000000000000000001001100000000110000100000000
001000000000000000000010001001001111000000000000000000
000000000000000111000010100000001010000011110000000000
001000000000000000000110110000010000000011110001000000
000000000000000000000000001011111011111001100000000000
001000000000000000000000001001111010110000010000000000

.logic_tile 8 4
010000000000100101000000000000000000000000000000000000
001000000000010000100010110000000000000000000000000000
011000000000000000000000000111100000000000000100000000
000000000000000000000000000011000000101001010000000000
110010100000100000000000000000000000000000000000000000
111001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010101011101000000000110100000000
001000000000000001000100001011011111000000010000000000
000000000000000000000010101001011101000000000100000000
001000000001010000000110000111011100010010100000000000
110000000000000001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 9 4
110000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101111100111001010000000000
011010100000000000000010010011111101100010100000000000
000000000000000000000111111111101111101000010100100000
001000000000000000000011110011101101011101100000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000010010000000000000000000000000000
000000000000001001100110001111111101101100010000000000
001000001000001001000100001001001101011100010000000000
000000001110000111000000001101011101101000110000000000
001000000000000000000000001101111100011000110000000000
000000000000000101000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.ramt_tile 10 4
000001010000100000000011111000000000000000
000010000000011111000111101101001000000000
001000010001000000000000011001100000000000
100000000010000111000011101101001011000000
010001001000101000000111101000000000000000
110010000000010111000111111001000000000000
000000100001000111000011100000000000000000
000000001000001111100011110101000000000000
000001000000000000000000000000000000000000
000010000001000000000000001001000000000000
000000000001001000000000000011100000000000
000000000010001011000000001001000000000000
000000001000000000000000001000000000000000
000000000000000000000000000101000000000000
110000000000000111000000001000000000000000
110000000000100000100000000101000000000000

.logic_tile 11 4
010010100000010000000000000000000000000000000000000000
001001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100001000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000011100000100000100000000
001000000000000000000000000000010000000000000000000010
011000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000001100000000000000000000000000100000000
001000000000010000000000000101000000000010000000000010
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
101000000000000000000000000011000000000010000000000000

.logic_tile 2 5
010000000000000000000000000000001010000100000100000001
001010000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001101100000010000000000000000000100000000
101000000000000101000010100101000000000010000010000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000010000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000000100000

.ramb_tile 3 5
010000000000001000000000001000000001000000
001000000000000111000000000001001101000000
011010100001010000000000001101000000000000
000000000000101111000000000011101011100000
110001000000000000000010011000000000000000
011010000000000000000111100111000000000000
000000100000001000000000010000000000000000
001001001110000111000011111011000000000000
000000000000000000000011100000000000000000
001000000000000000000110100001000000000000
000010100000001011100000001111100000000000
001001000000000011100011110101100000010000
000000100000000111100000000000000000000000
001000000000000000000000000111000000000000
110010100000000111000110101000000000000000
011000000000000000000000001101000000000000

.logic_tile 4 5
010000000001001000000011100011001000001100111000000000
001000000000001111000000000000000000110011000000010000
011000000001001011100010100000001000111100001000000000
000000000000101011000000000000000000111100000000000000
010000000000001001100111000001011000000000000000000000
101000000000000001000110100101111111100001000010000000
000010000000001000000110000001101010110011000000000000
001000000000001111000100000101011011000000000000000000
000001000100000101100000001001101110110011000000000000
001000000000000001000000001101001100100001000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001010000000000000000000
000010100000001111100010000000000000000000100100000001
001000000000000101000000000000001110000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 5 5
010000001010000111100111011000000000000000000100000000
001000000000000000100111010001000000000010000011100011
011000001010001000000000010000000000000000000100000000
000000000000000011000010001001000000000010000001100110
010001000000000000000110100000011010000100000110000000
011010100000000101000010100000010000000000000011100010
000001000000001101000010010101101101100010000000000000
001000000000000101000011001101111110001000100000000000
000000001010100001100110011000001101100000100000000000
001000001110010000100010000111001111010000010000000000
000010000000001000000000001101111110100000000000000000
001011000000000101000000000101001101000000100000000000
000000001010000000000000000000000001001111000110000001
001000000010000000000000000000001001001111000010100000
110011000000001001000110000011101010100000000000000000
101001000000001101000000000101011000000000000000000000

.logic_tile 6 5
010011100110011111000010100001111000111101010010000000
001011100001110111000011110000100000111101010000000000
001000000000000111000010110011111111010000000000000000
100000000000000000100110101011001101000000000000000000
000001001100101101100011110101001001111100010110000000
001010100000011011000010000111111010111100001000000010
000000000000001101100111001001100000000000000000000000
001000000000000011000110110101100000111111110000000000
000100000110000001100110000111101110010101010000000000
001100000001010000100000000000010000010101010000000000
000000000000001000000110000101111110111111000000000000
001000000000000001000000000011111010000000000000000000
000000001110000001100000000000011010111110000000000000
001010100000000000000010001001011000111101000000000000
110000000000001001100110010101001011100010000000000000
101000000000011001000110010001011111001000100000000000

.logic_tile 7 5
110100000000011000000000001111011101110100110000000000
001000000000100001000000001111101001110000110000000000
001000000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
110010000000000001100111100000000000000000000000000000
011001000000000000100000000000000000000000000000000000
000000000000000001100010110001000000000000000000000000
001000000000010000100010010000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000011000000000101011011111001000101000000
001000000000000000000000000111111111110101000000000000
000000001000001000000000010000000000000000000000000000
001000000000001011000011110000000000000000000000000000
000000000000000000000011100101011011100000000010000000
001010000000000000000110000000001011100000000000000101

.logic_tile 8 5
010000001000000000000000000011000000000000001000000000
001000001100000001000000000000100000000000000000001000
011000000000000101000000000001001011001100111000000000
000000000000000000000010100000011100110011000000000000
010000100000000101000110000001101000110011000000000000
101000000000000000000000000001000000001100110000000000
000000000000000000000000000000001010000011110000000000
001000000000000000000000000000000000000011110000000000
000000000000000000000110000000000000000000000100000000
001000100000000000000000000111000000000010000000000001
000000000000000001100000000000011000000011110000000000
001000000000000000000000000000010000000011110000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
110000000000000000000111100000000000000000000000000000
001010101110000000000100000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000010000000010100000000000000000000000000000
010001000000000000000011100000000000000000000000000000
111010101100000000000110100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000001111110000000000000000000000000000000000000000
000000000000000000000011100111111011101000010100000000
001000000000000000000000001101111101010101110000000010
000000000000000000000010000001011001110001010100000000
001000001101010000000000001111111001110010010000100000
000000000000000000000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.ramb_tile 10 5
010000001000000000000000000000000000000000
001000100000000000000000000111001100000000
011000000000000111100000011101000001100000
000000000000001001000011110101101101000000
110010100000000111000011101000000000000000
111011100000001111100100000011000000000000
000000100000001111100000000000000000000000
001000000000001011100000001011000000000000
000000000000001000000111001000000000000000
001000000000001011000000000101000000000000
000000000000001000000111101101000000000000
001000000000000011000100000001000000000000
000010100000000111000010001000000000000000
001001001110000000100000001001000000000000
010000000000000000000000000000000000000000
011001000000000000000000000101000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000010111000000011001100100000000
000000000000000000000010000000001010011001100010000000
011000000000000000000000000000001010000011110100000000
000000000000000000000000000000000000000011110000000001
010000000100000001100000010111111110101001010000000000
010000000000000000000010000011011101110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000000000000001101101011010000000000
000000000000000000000000001101011110010111100010000000
000001000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001011000010000000000000000000000000000000

.ramt_tile 3 6
000000010000000000000111111000000000000000
000000000000000000000111001001001001000000
001000010000011011000000010101100000000001
100000000000000111100011000101101001000000
010000001100001000000011111000000000000000
110000000000001011000111110001000000000000
000000000000000001100111011000000000000000
000000000000000000100011101101000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
000000000000000000010000011101100000000010
000000000000000001000011010001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
110000000000000011100000000000000000000000
010000000000000000100000001101000000000000

.logic_tile 4 6
000000000000000000000000010101000001000000000100000000
000000000000000000000010010111101100010000100010000000
011000000000000000000000011111101111110011000000000000
000000000000000000000010011011011010000000000010000000
110000000000000000000000000101111100000001010011000000
010000000000000000000011000000100000000001010000100100
000000000000001000000000000000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000000000000000000000000011000000000000000000000000000
000001000000000000000011101001000000000010000000000000
000000000000000001000010000000001000000100000000000000
000000000000001111000000000000010000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
010000000000000000000000000000001100000011110000000001
110000000000000000000000000000000000000011110001000100

.logic_tile 6 6
000010001100000000000010100000000000000000000000000000
000011100000000000000011100000000000000000000000000000
011000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001111111000000000000000000000000000000000000
000000000000000000000110000011111100101000000101000000
000010000000000000000100001001011111110100010000100100
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000010001000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000000001000001010110100110000000000
000000000000000000000011111101001001111000110000100000
110000000000000000000000000000001100000100000110000000
100000000000000000000000000000000000000000000000100000

.logic_tile 7 6
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000010110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000001011100000010110100000000001
000000000000110000000000001111100000000000000000000011
110000000000000000000010001000000000000000000100000000
010000000000001101000000000111000000000010000000000000

.logic_tile 8 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000011000011000110001010110000000
100000000000000000000010101101011111110010100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
100000100001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000011010001000000000001000000000000000
000100001100001111000010000101001000000000
001000010000000000000000001101000001000000
100000000000000000000000001101001010001000
010000000000000111000000001000000000000000
010000000000000000100000001101000000000000
000000000000001111100111010000000000000000
000000000000000111100011100011000000000000
000010100000000011100000000000000000000000
000000000000000000000000001111000000000000
000000000000000011100000001111000000000000
000000000000000001000000000011000000000100
000000000000000111100111001000000000000000
000000000000000000100000001111000000000000
110000000000001000000111001000000000000000
010000000000000011000000000111000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000001100000011110010000000
000000000000000000000000000000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000011100000000000000100000001
000000000000000000000000000000000000000001001010000111
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000001100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011110000100000100000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 3 7
000000000000001111000000011000000001000000
000000000000001111000010010001001010000000
011000000000001001100111111001100001000000
000000000000011001100111000101101110100000
010000000000000101100000001000000000000000
010000000100000000000000001101000000000000
000000000000001111100111001000000000000000
000000000000001111100100001001000000000000
000000000000000000000000010000000000000000
000000000000000000000011001011000000000000
000000000000000000000000001101000000000000
000000000000000000000000000001000000010000
000000001100000000000000000000000000000000
000000000000100000000000000001000000000000
110000000000001111100000000000000000000000
110000000000000011000000000001000000000000

.logic_tile 4 7
000000000001010000000000010011100000000000001000000000
000000000010000000000010000000000000000000000000001000
001001000000000101000110000000000001000000001000000000
100010100000000000100000000000001001000000000000000000
010001000000000000000010001000001000001000011100000000
110010100000000000000000000011001001000100100000000000
000000000000000101000000000011101000001000010100000000
000000000000000000100000000000001101001000010000000000
000000000000100000000110000001111100011111110000000000
000000000001010000000000001001101111111111110001000000
000000000000001001100000000000000001001111000100000000
000000000000000001000000000000001100001111000000000000
000000000000000000000110000111111000111101010000000000
000000000000000000000000000000000000111101010001000000
010000000000001000000000001000011101011000000100000000
110000000000000001000000001001001100100100000000000000

.logic_tile 5 7
000010001100000000000000001011111010111111110000000000
000011000000000000000000000001110000010101010000000000
001000000000001000000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000
110010101110000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000010011111000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000110101101111101011010100000000010
000000000001010000000000000101111000101010110000000000
010000000000000000000000001000000001111001110000000000
110000000000000000000000001101001101110110110000000000

.logic_tile 6 7
000000000000000000000000001111111011000000010010000000
000000000000000000000011111011101111000000000000000001
001000000000000000000000001011111111001100000010000000
100000000000001101000000001111111010000011100010000100
010001001110101000000010000000000000000000000000000000
010010100001000101000100000000000000000000000000000000
000000000110001000000000001000011101111011110000000000
000000000000010101000000000101011101110111110000000000
000001000000100000000110001011111010000000000000000000
000000101111000000000000001011100000000001010000000000
000000000000100000000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000001110000000000110001011011110101001010000000000
000000000000000000000000000001110000010111110000000001
000000000100000000000110001101001110100010110100000000
000010000000000000000010001111111010000001010000000000

.logic_tile 7 7
000000000000000000000010100011101100010110000000000000
000000000000001101000100000001101111010000000000000000
001000000000000000000000000001111100000110110000000000
100000000000000000000010110000101111000110110000000000
110000000000000000000111101001011100001011000000000000
010000001110000000000000001011111100001111000000000000
000000000000000001100000010000000000000000100110000000
000000000000000000000011110000001101000000000000000000
000000000001011001100011101000000000000000000100000000
000000000000100001000011111111000000000010000000000000
000000000000001000000110110000001010000100000100000000
000000000000000001000010000000010000000000000000000000
000000000010100000000110111111011010100000000000000000
000000000000000000000010100101111111110000100000000000
110000000000000111100111000000000000000000000000000000
110000000000010000000100000000000000000000000000000000

.logic_tile 8 7
000000000000000000000110010001000000000000001000000000
000000000000000000000011100000100000000000000000001000
001001000000000000000000000111100001000000001000000000
100000000000000101000000000000101100000000000000000000
010000000000000000000000010101001001001100110100000000
010000100000000000000010000000101110110011001000000000
000000000000000000000000010000000000010110100100000000
000000000000000000000010001001000000101001010000000000
000000000000000000000000001111111010010110100000000000
000000000000000000000000001111110000111110100000000010
000000000000000111100000010011101111001111010000000100
000000000000000000000010100000101111001111010010000000
000000000000000101100000001101001000000000000000000000
000000000000000000000000001011111110000010000000000000
010000000000000111100110010111111110001100110100000000
010000000000000000000010011001010000110011001000000000

.logic_tile 9 7
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000001000000000010000011000000100000100000000
100000000000010111000010000000010000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000010100001000000000000000000001110000000000000000000
000000000000000001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.ramb_tile 10 7
000000001010001111100000000000000000000000
000010100001010111100011110101001000000000
011000000000001000000000011101100000000001
000000000000001111000011111101101000000000
110000000000000111000111100000000000000000
110000000000001111100000001001000000000000
000000000000000111100010000000000000000000
000000000000000000100011110101000000000000
000000000000010011100000000000000000000000
000010100001100000100000001101000000000000
000000000000000000000000000001100000000000
000000000000000000000000000011100000000100
000000000000000000000011101000000000000000
000000000001010000000100000001000000000000
010000000000000000000000001000000000000000
110000000000000000000010001111000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000111100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000001001010000000000000000000
000000000000000000000000000101011001100000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000010000001000000111100000000000000000
000000000000001111000100000101001101000000
001000010000000000000000001111100000000010
100000000000000111000000001101001011000000
010000000000000111100011111000000000000000
110000000000000000100011111011000000000000
000000000000001011100000011000000000000000
000000000000001111100011111011000000000000
000000000000000000000000010000000000000000
000000000000000000000011000001000000000000
000000000000000000000010001001100000000000
000000000000001111000010000101000000010000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
110000000000000001100000000000000000000000
010000000000000000100000001001000000000000

.logic_tile 4 8
000000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000001110000011000010100000000000000000000000000000
000001000000000000000000000111000000000000000110000000
000010000000000000000000000000100000000001000000000000
000000000000000000000011100000000000001111000000000000
000000000000000000000000000000001100001111000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110000011001100000011110000000000
110000000000000000000000000011101011010011110000000000
000000001110000000000010100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001000011100110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000001010001100000010011111101101001110010000000
100010000000100000000011101101011000100110110000000000
010000000000000000000000011001000000010110100000000000
010000000000000000000010001001100000000000000000000000
000000000100000111100000000000011101110011110100000000
000000000000010000000000000000001101110011110000000001
000000000001010000000000001000011000010100000000000101
000000000000000000000000000011000000101000000010000000
000000000010001000000110001000011000010100000000000000
000010000000001001000110001011010000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000001100110000001001011110001010000000000
000000000000000000000100000000011000110001010000000000
001000000000001000000000000000001100000100000100000000
100000000000000001000000000000000000000000000000000000
110000000000000101000000010111100000000000000000000000
010000000010000000100010011111000000101001010000000000
000000000000000001000000000101011110000100000000000000
000000000000000000000000001001001011101000010000000000
000000000000001000000000010111000000000000000100000000
000000000000000011000010100000100000000001000000000000
000000000000000000000000000011100000000000000100000000
000000000000001101000010110000100000000001000000000000
000000000000000000000110100000000001000000100100000000
000000000000100000000010110000001100000000000000000000
010000000000001001100000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000011100000100000110000000
000010000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
111000000000001001100000000000000001000000001000000000
100000000000000111000000000000001000000000000000000000
000000001100000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011101001100110100000000
000000000000000000000010000000011000110011000000000000
000000000000000000000000010000000001001111000100000000
000000001100000000000010000000001101001111000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000010000000011100111011000000000000000
000000000000000000000111001001001001000000
001000010000001011100000010101100000001000
100000000000000111000011010101001001000000
110000000000001111100111001000000000000000
010000000000001011100000000001000000000000
000000000000001111000111000000000000000000
000000000000000011000000000001000000000000
000000000000000000000000000000000000000000
000000000000000000000010001101000000000000
000000000000000000000000001101000000000000
000000000000001001000000000001000000000100
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
110000000000000000000000001000000000000000
010000000000000000000000000101000000000000

.logic_tile 11 8
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000100
111000000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000000000001
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001011000000000000000001
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000100

.logic_tile 12 8
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000100000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100101100000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000001010000001000
000000000000000000
000000000000000000
000000000001000000
000000000000000100
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001000000000010101101010010011110100100001
000000000000001011000011101101001101000011110000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000000000000000000000000000
010000000000000001000010110000000000000000000000000000
000000000000001000000000001011001010000000000100100000
000000000000000111000011110101111010000000010000100010
000000000000001000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000000000001001101111001010000000000
000000000000000000000000001101001011111111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000101000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001000000000000000000000000001111000000000000000000000
100000000000001101000010110111011000000001000000000000
110000000000000011100010000001011010000000000010000000
110000000000000000100000000011100000101000000000000100
000000000000000000000000000001101111001000000000000000
000000000000001101000000001001101100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000011100000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000011100110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000001000000000000001010000100000100000000
110000000000000000100000000000000000000000001000000000

.logic_tile 6 9
000000000000000000000010110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000001000000100100000001
100000000000000000000000000000001010000000000000000000
010000000000000000000010101000000000000000000100000000
010000000000000000000100001101000000000010000000000000
000000000000000101000010100000001111010000000000000000
000000000000001101100110111001011110100000000000000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000010000000000000000001010000100000100000000
000000000000101101000000000000010000000000000000000010

.logic_tile 7 9
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000010101000000000000000000100000000
100000000000000000000100001001000000000010000000000000
010000100000000011100000000000001010000100000000000000
010000000000000000100010100000010000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
110001000000000000000000000000001101000000000000000000

.logic_tile 9 9
000000000000000000000000001001111010101001010010000000
000000000000000000000010100101111001111011010000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000011110000000110010000001
000000000000000000000010000000011101000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000011101101000101000000000000000
000000000000000000000010001101010000000000000010000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 11 9
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000111100000000000000100000000
100000000000000000000000000000000000000001000010100000
010001000000000000000011100101000001010000100000000000
110010000000000000000110000000101101010000100000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000010000001000000100000100000001
000000000000000101000010100000010000000000000000000000
000000001010000101100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000010

.logic_tile 12 9
000000000000000000000010110000011010000100000100000000
000000000000000000000010100000010000000000000000000000
111000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000011100000000000000100000000
010000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001011000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101101001100000000000000000000
000000000000000101000000000011001011000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000100100000
000000000000000000000000001111000000000010000000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000101000000000111101011000000000000000000
000000000000010000000010000111101000000001000000000000
001000000000001111000111101000000001100000010100000000
100000000000000001000000000001001001010000100000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000010101000000001000110000000000000
000000000000000000000000000001001001001001000000000010
000000000100001111000000000001111000000001010100000000
000000000000000001000000000000010000000001010000000000
000000000000000000000000000001101111000110100000000000
000000000000000000000000000101001111000011000001000010
000000000000000001100000000001111000000001010100000000
000000000000000000000000000000100000000001010000000000
110000000000000111100000010011011010010111100000000000
110000000000000000000010000001011100000111010000000000

.logic_tile 6 10
000000000000001000000000000000000000000000000000000000
000000000000010101000011110000000000000000000000000000
101000000000001000000000000000011000110000000100000000
000010000000001011000011110000011100110000000000000000
010000000000000000000111010011001010101000000100000000
110000000000000000000111110000010000101000000000000000
000000000000000000000111100111001000111001010100000000
000000000000000000000000000000011100111001010000000000
000000000000000001100011100000001100111001010100000000
000010000000000000100000000111001111110110100000000000
000010100000000000000000000001011110101000010100000000
000001001000000000000000000011001111111000100000000000
000000000000000101000111000011001100111000110100000000
000000000000000000100011100000101110111000110000000000
010000000000000001100000000000011010101000000100000000
010000000000000000100000000011010000010100000000000000

.logic_tile 7 10
000000000000000000000000000000001100000100000100100000
000000000000000000000010100000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101100000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000110000100
000000000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001000000100000100000100
000000000000000000000000000000010000000000000000000100

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000001100000100000100000000
000000000000000000000010100000010000000000000000000000
111000000000000000000000010000011000000100000100000000
100000000000000000000011000000010000000000000000000000
010000000000001000000000000000001010000100000100000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
110000000000000000
000000000000000000
000000000000000000
000000000000000000
111100000000000000
000000000000000001
001000000000001000
000100000000000100
000000000000000100
000001110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000010000011111001100000010000000
000000000000000101000011110000001101001100000000000010
001000000000000000000000001001011010101000000010000000
100000000000000000000000000111010000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000010000011100101
000000000000000000000000000000000000000000000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000001000000100100000000
000000000000000000000110100000001101000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000111100101111010111001010000000000
000000000000001001000000000011011010111110110000000010
001000000000001111100110001101001101000000000000000000
100000000000000111000000000101001011000001000000000000
110000000000101101000110000000001010000100000100000000
010000000001001101000000000000000000000000000000000100
000000000000000001100000001000000000000000000100000000
000000000000000101000010100001000000000010000000000000
000001000001001000000000001001100000000110000000000000
000010000000001001000010000101101011000000000000000001
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000001000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000001010101100000000000000001001001000000000000
000000000000100000000000001001001000000110000000000000
110000000000101101100000000101111100111101010000000000
010000000001000101000000000001010000010110100000000000
000000000000000000000000000111101010111110110100000000
000000000000001101000000000101101111111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000000010011100000000000000100000001
000100000000000000000010100000100000000001000000000000
000000000000000000000110110011000000000000000100000101
000000000000000000000010100000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000011100000000000000100000101
100000001110100000000000000000100000000001000000000001

.logic_tile 8 11
000000000000000111100110110001000000000000000110000001
000000000000000000000111100000000000000001000001000000
001001000110000111000000000000000000000000000000000000
100010000000000000100000000000000000000000000000000000
110000000000000111000000000000000000000000100100000000
010000000000000000100000000000001001000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000000101000000000000000100000101
000000000000000000000000000000000000000001000000000000

.logic_tile 9 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000000000000001000000100100
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000101000000010001000000000000000101000000
000000001110000101000011110000000000000001000001000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000000000000000001000000100101000000
010000000000000000000010100000001001000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
010000000100000000
000000000100000001
000000111100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000001001011101100000000000000
001000000001000000000000000000001111101100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 5 12
010000000000000011100000001111101100111011110100000000
001000000000000111000010101101111011110011110000000001
001000000000000000000010111000011000010111110100000000
100000000000000000000111111101010000101011110000000010
110000000000000111100110010000000000000000000000000000
111000000000000000000011100000000000000000000000000000
000000000000000001000011110001000000100000010000000000
001000000000000101100011100000001100100000010000000000
000000000000000101100110110101011000010111110100000001
001000000000000000000010100000110000010111110000000000
000000000000001101100000011011101010001111110000000000
001000000000000101000010000011001110001001010000000000
000000000000001000000010100011001110000000000000000000
001000000000000101000100001011000000000010100000000000
010000000000000000000000010011101001000000010000000000
111000000000000000000010100001111010010110100000000000

.logic_tile 6 12
010000000000000111100000001111101110000000100000100000
001000000000000000100010101111111010000000000000000001
001000000000000000000000011101001101000000000000000000
100000001110000000000011111011011111001000000000000100
010000000000000101000111110111011111011111110000000000
011000000000000000000110000000111100011111110000000100
000000000000000000000000000001111110001011100000000000
001000000000000000000000001101101110010111100000000000
000000000000000000000000010111100001111111110000000001
001000000000000000000010011011101100101111010000100000
000000000000001000000110000000000000000000000100000000
001000000000001001000100000001000000000010000000000100
000000001100001000000000010111101111000000010000000001
001000000000000001000010010000111100000000010010000000
110000000000000101000110010101000000000000000100000000
101000000000000000000110010000100000000001000010000010

.logic_tile 7 12
010000000000101000000011111101000000000000000000000000
001000000001000101000010101101100000101001010000000100
001000000000000001100111110101001001010110000000000000
100000000000000000000010101001011010111111000001000000
110000000000000101100000010000001110101000000000000000
111000000000000001000011000001000000010100000000000000
000000000000001000000111101001011001000110100000000000
001000000000000001000110000111011100001111110001000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000001000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000001000000010000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000001000000000001001001011000111010000000000
001000000000000101000000001001101000101011010001000000

.logic_tile 8 12
010000000000000000000000010001100001101001010001000000
001000000000000000000010101011101100110110110000000000
001000000000000000000111100000000000000000100100000000
100000000000000000000010100000001011000000000000000001
010000000000000000000000000000000001000000100100000000
011000000000000101000010100000001001000000000000000000
000000000000000101000000011000000001000110000000000000
001000000000000000000011000111001111001001000000000001
000000000000000000000000010101100000000000000100000000
001000000000000000000011100000100000000001000000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000001000000
000000000000001000000000010101100000000000000100000000
001000000000001001000011100000000000000001000001000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000001100000000000000100000000
001010000000000000000100000000100000000001000001000001
000001000000000000000000000000011100000100000110000000
001000100000000000000000000000010000000000000000100000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000001100110000000000000000000000000000000
100000000000001001100100000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000011111000010111110110000000
001000000000000000000000000000000000010111110000000000
000000000000000101000000000000001110000100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000001001100000011101011110001111110000000000
001000000000001001100010011101101000001001010000000000
001000000000001001100111110000011000101000000010000000
100000000000001001000010010111000000010100000000000000
110000000000001111000000010101111100110111110100100000
011000000000101111100010010011111010101011111000000000
000000000000001101100111011011111001111111100100000000
001000000000001011000110010011011000101111010000000010
000000000000001000000000010000000000000000000000000000
001000000000000001000011110000000000000000000000000000
000000000000000101100110100001011110000111010000000000
001000000000001001000000000001101010101011010000000000
000000000000001001000110100001011010000110100000000000
001000001000000101000000000001001110000000000000000100
010000000000001101000000001001001111010111100000000000
111000000000000101000000001001011011000111010000000000

.logic_tile 6 13
010000000000000111000011110001011000000110000000000000
001000000000000101000010010001001010000001000000100000
001000000000001011100010100000000000010000100000000001
100000000000001111000000001101001010100000010001000000
010000000000001101000010101000000000000000000100000000
011000000000001001000110100001000000000010000000000000
000000000000000111100000000000000000000000000100000000
001000000000000101000000001001000000000010000000000000
000010100000000000000000011000000000000000000100000000
001001000000000000000010000101000000000010000000000000
000000001010000000000000001001001101000111010000000000
001000000000000000000000000101011001010111100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001101001011010110110000000000
001000000000000000000011111111011010010001110000000000

.logic_tile 7 13
010000000000001000000110011111011110111111000000000000
001000000000000101000110011101101111101001000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000000000000000011100111001110000111010000000000
111000000000000000000010001001101110101011010000000000
000000000000000000000110000001000001100000010010000000
001000000000000001000000000011001100010110100000000000
000000000000100001000000010000000000000000100100000000
001001000001010000000011010000001101000000000001000000
000000000000000011100000000000000000000000100100000000
001000000000000001000000000000001011000000000000000000
000000000000001001100010010001000000000000000000000000
001000000000001001000010010000100000000001000000000000
000000000000001000000000000011100000000000000100000000
001000000000001001000000000000000000000001000000000000

.logic_tile 8 13
010010100000000000000111010000000000000000100100000000
001000000000000000000011000000001001000000000000000000
001000100000101111100000000000000000000000000000000000
100000000001010011100000000000000000000000000000000000
110001000000000011100111000000000000000000000000000000
011000100000000000000100000000000000000000000000000000
000000000000001011100111000000011000000100000100000000
001000000000001011000000000000000000000000000000000000
000000001100000000000000010101100000000000000100000000
001011100000000000000011000000000000000001000000000000
000000000000000000000000000101000000000000000100000000
001010000000000000000000000000100000000001000000000000
000000000000000000000000001001011000000010110010000000
001000000000000000000000001101101010000011110000000010
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 9 13
010000000000000000000000001011001010010001110100000001
001000000000000000000000001001111011111000100000000000
001000000100001101100110110000011000000001110100000001
100010000000000001000011100101001101000010110010000000
110000000000001000000110110000000000000000000000000000
011000000000000101000011110000000000000000000000000000
000000000000100001100000000000011011000001110100000000
001000000000010000000000001011001000000010110010000001
000000000000000000000110001101001101101100000000000000
001000000000000000000110001001111110101000000000000000
000000000000000000000000000111111000100001010000000000
001000000000000000000000001011011011010110000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000001000000001000011010111101000110000001
001010000000000000000000001001001101111110000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000001111100000000
000000001100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010001100000000000000100100000
100000000000000000000011110000100000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000001000000000000010000000010000000000000000000000
000000000000000000000010000011011101010110000000000000
000000000000000001000000001111101110111111000000000000
000000000000000000000111110000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 6 14
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000001110000000000111100101101101101001000100000000
110000000000000000000100001111111011111111100000000100
000000000000000000000010010001111011010001110100000000
000000000000000000000010011011111111111000100000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000001100001010000100110000000
000000000000000000000000001011101100111001110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 7 14
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000011100000100000000000000
010000000000001011000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000001000000100000000000000011000000000000000100000000
000000100001010000000000000000100000000001000000000000
000000000000000000000000000000000000100000010000000000
000000000000010000000000000001001010010000100000000010

.logic_tile 8 14
000000000000000000000000010101001011001011100000000000
000000000000000000000011111001011100010111100000000000
001000000000001000000000010000000000000000000000000000
100000000000001111000011110000000000000000000000000000
110000000000001000000000010000000000000000000000000000
110000000000001001000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100010001011001101010111100000000000
000000000000001001000000000001011100001011100000000000
000000000000000000000000000111011000111111100100000000
000000000000001111000000001111011110101111010001000000
000000000000001111100110011111111010101111110100000000
000000000000000001000110011001101100001111110001000000
110000000000100011100000000000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000011111001111101000100000000
100000000000000101000100000000001001111101000000100000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000100000001001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000000000000000000
000100000000000000
000010000000100010
000001110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000011110000110000
000000000000000000
000000000000000001
000001110000000010
000000001000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000001001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000

.io_tile 8 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000000
000011110000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2 r_counter_$glb_clk
.sym 3 i_glob_clock$SB_IO_IN_$glb_clk
.sym 4 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5 lvds_clock_$glb_clk
.sym 6 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]_$glb_ce
.sym 7 w_soft_reset_$glb_sr
.sym 8 i_sck$SB_IO_IN_$glb_clk
.sym 42 w_rx_09_fifo_data[14]
.sym 50 lvds_rx_09_inst.r_data[14]
.sym 53 lvds_rx_09_inst.r_data[16]
.sym 177 lvds_rx_09_inst.r_data[25]
.sym 178 lvds_rx_09_inst.r_data[19]
.sym 180 lvds_rx_09_inst.r_data[18]
.sym 181 lvds_rx_09_inst.r_data[23]
.sym 182 lvds_rx_09_inst.r_data[21]
.sym 294 lvds_rx_09_inst.r_data[4]
.sym 296 lvds_rx_09_inst.r_data[6]
.sym 300 lvds_rx_09_inst.r_data[21]
.sym 327 w_rx_09_fifo_data[16]
.sym 405 lvds_rx_09_inst.r_data[11]
.sym 406 lvds_rx_09_inst.r_data[8]
.sym 407 lvds_rx_09_inst.r_data[10]
.sym 412 lvds_rx_09_inst.r_data[9]
.sym 556 i_smi_a2$SB_IO_IN
.sym 601 i_smi_a2$SB_IO_IN
.sym 633 w_soft_reset
.sym 647 rx_09_fifo.rd_addr[5]
.sym 653 w_rx_09_fifo_full
.sym 659 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 747 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 778 $PACKER_VCC_NET
.sym 785 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 795 $PACKER_GND_NET
.sym 830 w_soft_reset
.sym 852 w_soft_reset
.sym 860 lvds_rx_09_inst.o_debug_state[0]
.sym 863 lvds_rx_09_inst.o_debug_state[1]
.sym 865 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 893 w_lvds_rx_09_d1
.sym 936 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 937 w_lvds_rx_09_d0
.sym 940 w_lvds_rx_09_d1
.sym 941 w_lvds_rx_09_d0
.sym 944 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 959 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 976 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 1007 w_lvds_rx_09_d1
.sym 1031 w_lvds_rx_09_d0
.sym 1054 w_lvds_rx_09_d1
.sym 1055 w_lvds_rx_09_d0
.sym 1056 i_smi_a2$SB_IO_IN
.sym 1168 lvds_clock
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1196 $PACKER_VCC_NET
.sym 1212 w_lvds_rx_09_d0
.sym 1230 $PACKER_VCC_NET
.sym 1244 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1391 $PACKER_VCC_NET
.sym 1512 i_smi_a2$SB_IO_IN
.sym 1624 lvds_clock
.sym 1880 w_rx_09_fifo_data[12]
.sym 1881 w_rx_09_fifo_data[13]
.sym 1885 w_rx_09_fifo_data[15]
.sym 1980 lvds_rx_09_inst.r_data[14]
.sym 2023 lvds_rx_09_inst.r_data[14]
.sym 2048 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2049 lvds_clock_$glb_clk
.sym 2065 lvds_rx_09_inst.r_data[12]
.sym 2067 lvds_rx_09_inst.r_data[13]
.sym 2068 lvds_rx_09_inst.r_data[15]
.sym 2070 lvds_rx_09_inst.r_data[17]
.sym 2079 w_rx_09_fifo_pulled_data[21]
.sym 2080 rx_09_fifo.wr_addr[6]
.sym 2086 rx_09_fifo.wr_addr[3]
.sym 2103 w_rx_09_fifo_data[14]
.sym 2129 lvds_rx_09_inst.r_data[18]
.sym 2178 lvds_rx_09_inst.r_data[12]
.sym 2179 lvds_rx_09_inst.r_data[14]
.sym 2203 lvds_rx_09_inst.r_data[12]
.sym 2221 lvds_rx_09_inst.r_data[14]
.sym 2231 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]_$glb_ce
.sym 2232 lvds_clock_$glb_clk
.sym 2233 w_soft_reset_$glb_sr
.sym 2236 w_rx_09_fifo_data[16]
.sym 2237 w_rx_09_fifo_data[5]
.sym 2238 w_rx_09_fifo_data[19]
.sym 2239 w_rx_09_fifo_data[23]
.sym 2241 w_rx_09_fifo_data[7]
.sym 2250 rx_09_fifo.rd_addr[9]
.sym 2256 rx_09_fifo.rd_addr[8]
.sym 2258 lvds_rx_09_inst.r_data[11]
.sym 2262 lvds_rx_09_inst.r_data[10]
.sym 2266 lvds_rx_09_inst.r_data[25]
.sym 2292 lvds_rx_09_inst.r_data[21]
.sym 2294 lvds_rx_09_inst.r_data[17]
.sym 2296 lvds_rx_09_inst.r_data[19]
.sym 2301 lvds_rx_09_inst.r_data[16]
.sym 2315 lvds_rx_09_inst.r_data[23]
.sym 2321 lvds_rx_09_inst.r_data[23]
.sym 2328 lvds_rx_09_inst.r_data[17]
.sym 2340 lvds_rx_09_inst.r_data[16]
.sym 2345 lvds_rx_09_inst.r_data[21]
.sym 2353 lvds_rx_09_inst.r_data[19]
.sym 2366 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2368 w_soft_reset_$glb_sr
.sym 2373 w_rx_09_fifo_data[4]
.sym 2375 w_rx_09_fifo_data[6]
.sym 2376 w_rx_09_fifo_data[2]
.sym 2377 i_smi_a2$SB_IO_IN
.sym 2380 i_smi_a2$SB_IO_IN
.sym 2381 lvds_rx_09_inst.r_data[25]
.sym 2383 w_rx_09_fifo_pulled_data[28]
.sym 2385 w_rx_09_fifo_pulled_data[29]
.sym 2386 lvds_rx_09_inst.r_data[7]
.sym 2387 rx_09_fifo.wr_addr[9]
.sym 2389 lvds_rx_09_inst.r_data[18]
.sym 2390 rx_09_fifo.wr_addr[6]
.sym 2395 w_rx_09_fifo_data[10]
.sym 2413 lvds_rx_09_inst.r_data[7]
.sym 2423 lvds_rx_09_inst.r_data[2]
.sym 2433 lvds_rx_09_inst.r_data[4]
.sym 2475 lvds_rx_09_inst.r_data[2]
.sym 2486 lvds_rx_09_inst.r_data[4]
.sym 2501 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 w_soft_reset_$glb_sr
.sym 2504 w_rx_09_fifo_data[11]
.sym 2506 w_rx_09_fifo_data[8]
.sym 2509 w_rx_09_fifo_data[9]
.sym 2511 w_rx_09_fifo_data[10]
.sym 2513 lvds_rx_09_inst.r_data[2]
.sym 2528 w_soft_reset
.sym 2566 lvds_rx_09_inst.r_data[8]
.sym 2570 lvds_rx_09_inst.r_data[6]
.sym 2574 lvds_rx_09_inst.r_data[7]
.sym 2580 lvds_rx_09_inst.r_data[9]
.sym 2593 lvds_rx_09_inst.r_data[9]
.sym 2597 lvds_rx_09_inst.r_data[6]
.sym 2602 lvds_rx_09_inst.r_data[8]
.sym 2632 lvds_rx_09_inst.r_data[7]
.sym 2636 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2638 w_soft_reset_$glb_sr
.sym 2639 lvds_rx_09_inst.r_cnt[1]
.sym 2640 lvds_rx_09_inst.r_cnt[0]
.sym 2641 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_E[2]
.sym 2644 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 2652 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 2654 lvds_rx_09_inst.o_debug_state[1]
.sym 2655 w_rx_09_fifo_pulled_data[25]
.sym 2656 rx_09_fifo.wr_addr[3]
.sym 2658 lvds_rx_09_inst.o_debug_state[0]
.sym 2659 rx_09_fifo.wr_addr[8]
.sym 2662 rx_09_fifo.wr_addr[6]
.sym 2666 sys_ctrl_ins.reset_cmd
.sym 2668 w_soft_reset
.sym 2670 lvds_rx_09_inst.r_data[18]
.sym 2676 lvds_rx_09_inst.o_debug_state[0]
.sym 2682 lvds_rx_09_inst.o_debug_state[1]
.sym 2684 w_soft_reset
.sym 2775 w_rx_09_fifo_data[17]
.sym 2778 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 2779 w_rx_09_fifo_data[18]
.sym 2792 lvds_rx_09_inst.o_debug_state[1]
.sym 2798 lvds_rx_09_inst.o_debug_state[0]
.sym 2804 lvds_rx_09_inst.o_debug_state[1]
.sym 2806 w_soft_reset
.sym 2820 lvds_rx_09_inst.o_debug_state[1]
.sym 2840 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2845 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 2848 $PACKER_GND_NET
.sym 2861 $PACKER_GND_NET
.sym 2906 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 2907 r_counter_$glb_clk
.sym 2908 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2921 w_soft_reset
.sym 2925 w_rx_09_fifo_pulled_data[9]
.sym 2928 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2932 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 2938 lvds_rx_09_inst.o_debug_state[0]
.sym 2962 lvds_rx_09_inst.o_debug_state[0]
.sym 2965 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 2970 w_soft_reset
.sym 2973 lvds_rx_09_inst.o_debug_state[1]
.sym 3001 w_soft_reset
.sym 3002 lvds_rx_09_inst.o_debug_state[0]
.sym 3003 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3004 lvds_rx_09_inst.o_debug_state[1]
.sym 3060 w_rx_09_fifo_pulled_data[11]
.sym 3062 $PACKER_VCC_NET
.sym 3097 w_soft_reset
.sym 3099 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3105 lvds_rx_09_inst.o_debug_state[0]
.sym 3107 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3108 lvds_rx_09_inst.o_debug_state[1]
.sym 3109 w_lvds_rx_09_d1
.sym 3111 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3113 lvds_rx_09_inst.o_debug_state[0]
.sym 3115 w_lvds_rx_09_d0
.sym 3130 lvds_rx_09_inst.o_debug_state[1]
.sym 3131 w_lvds_rx_09_d1
.sym 3132 w_lvds_rx_09_d0
.sym 3133 lvds_rx_09_inst.o_debug_state[0]
.sym 3148 w_lvds_rx_09_d1
.sym 3149 w_lvds_rx_09_d0
.sym 3150 lvds_rx_09_inst.o_debug_state[0]
.sym 3151 lvds_rx_09_inst.o_debug_state[1]
.sym 3160 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3161 w_soft_reset
.sym 3162 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3163 lvds_rx_09_inst.o_debug_state[0]
.sym 3176 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3177 lvds_clock_$glb_clk
.sym 3178 w_soft_reset_$glb_sr
.sym 3193 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3199 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3240 lvds_rx_09_inst.o_debug_state[0]
.sym 3243 lvds_rx_09_inst.o_debug_state[1]
.sym 3249 w_lvds_rx_09_d0
.sym 3252 w_lvds_rx_09_d1
.sym 3277 w_lvds_rx_09_d1
.sym 3278 lvds_rx_09_inst.o_debug_state[0]
.sym 3279 lvds_rx_09_inst.o_debug_state[1]
.sym 3280 w_lvds_rx_09_d0
.sym 3466 $PACKER_VCC_NET
.sym 4000 i_smi_a2$SB_IO_IN
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4238 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4254 lvds_rx_09_inst.r_data[17]
.sym 4281 lvds_rx_09_inst.r_data[12]
.sym 4291 lvds_rx_09_inst.r_data[13]
.sym 4292 lvds_rx_09_inst.r_data[15]
.sym 4321 lvds_rx_09_inst.r_data[12]
.sym 4325 lvds_rx_09_inst.r_data[13]
.sym 4348 lvds_rx_09_inst.r_data[15]
.sym 4358 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4366 w_rx_09_fifo_pulled_data[22]
.sym 4370 w_rx_09_fifo_pulled_data[23]
.sym 4378 rx_09_fifo.wr_addr[4]
.sym 4380 rx_09_fifo.wr_addr[5]
.sym 4382 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 4385 rx_09_fifo.wr_addr[7]
.sym 4388 rx_09_fifo.wr_addr[9]
.sym 4389 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 4399 w_rx_09_fifo_pulled_data[20]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4420 w_rx_09_fifo_data[13]
.sym 4422 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4424 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4425 rx_09_fifo.wr_addr[8]
.sym 4427 rx_09_fifo.wr_addr[3]
.sym 4431 rx_09_fifo.wr_addr[7]
.sym 4454 lvds_rx_09_inst.r_data[13]
.sym 4455 lvds_rx_09_inst.r_data[15]
.sym 4458 lvds_rx_09_inst.r_data[10]
.sym 4462 lvds_rx_09_inst.r_data[11]
.sym 4487 lvds_rx_09_inst.r_data[10]
.sym 4501 lvds_rx_09_inst.r_data[11]
.sym 4507 lvds_rx_09_inst.r_data[13]
.sym 4518 lvds_rx_09_inst.r_data[15]
.sym 4521 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 w_soft_reset_$glb_sr
.sym 4525 w_rx_09_fifo_pulled_data[28]
.sym 4529 w_rx_09_fifo_pulled_data[29]
.sym 4533 w_rx_09_fifo_pulled_data[23]
.sym 4537 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4538 w_rx_09_fifo_data[14]
.sym 4540 rx_09_fifo.rd_addr[7]
.sym 4541 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 4545 w_rx_09_fifo_pulled_data[22]
.sym 4548 w_rx_09_fifo_data[19]
.sym 4549 rx_09_fifo.rd_addr[4]
.sym 4551 rx_09_fifo.rd_addr[5]
.sym 4553 rx_09_fifo.rd_addr[6]
.sym 4555 rx_09_fifo.rd_addr[4]
.sym 4556 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 4566 lvds_rx_09_inst.r_data[19]
.sym 4573 lvds_rx_09_inst.r_data[5]
.sym 4577 lvds_rx_09_inst.r_data[23]
.sym 4579 lvds_rx_09_inst.r_data[7]
.sym 4587 lvds_rx_09_inst.r_data[16]
.sym 4610 lvds_rx_09_inst.r_data[16]
.sym 4616 lvds_rx_09_inst.r_data[5]
.sym 4623 lvds_rx_09_inst.r_data[19]
.sym 4630 lvds_rx_09_inst.r_data[23]
.sym 4640 lvds_rx_09_inst.r_data[7]
.sym 4644 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4648 w_rx_09_fifo_pulled_data[30]
.sym 4652 w_rx_09_fifo_pulled_data[31]
.sym 4659 lvds_rx_09_inst.r_data[5]
.sym 4660 w_soft_reset
.sym 4661 w_rx_09_fifo_data[23]
.sym 4664 rx_09_fifo.wr_addr[4]
.sym 4666 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 4667 lvds_rx_09_inst.r_data[24]
.sym 4674 rx_09_fifo.rd_addr[8]
.sym 4676 w_rx_09_fifo_data[11]
.sym 4677 w_rx_09_fifo_data[2]
.sym 4678 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 4680 rx_09_fifo.rd_addr[1]
.sym 4693 lvds_rx_09_inst.r_data[6]
.sym 4698 lvds_rx_09_inst.r_data[2]
.sym 4699 lvds_rx_09_inst.r_data[4]
.sym 4747 lvds_rx_09_inst.r_data[4]
.sym 4760 lvds_rx_09_inst.r_data[6]
.sym 4765 lvds_rx_09_inst.r_data[2]
.sym 4767 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4771 w_rx_09_fifo_pulled_data[24]
.sym 4775 w_rx_09_fifo_pulled_data[25]
.sym 4779 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 4783 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 4786 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 4787 rx_09_fifo.rd_addr[7]
.sym 4788 w_soft_reset
.sym 4790 rx_09_fifo.rd_addr[5]
.sym 4792 rx_09_fifo.rd_addr[1]
.sym 4799 $PACKER_VCC_NET
.sym 4801 w_rx_09_fifo_data[16]
.sym 4802 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 4804 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4819 lvds_rx_09_inst.r_data[11]
.sym 4820 lvds_rx_09_inst.r_data[8]
.sym 4821 lvds_rx_09_inst.r_data[10]
.sym 4826 lvds_rx_09_inst.r_data[9]
.sym 4847 lvds_rx_09_inst.r_data[11]
.sym 4856 lvds_rx_09_inst.r_data[8]
.sym 4877 lvds_rx_09_inst.r_data[9]
.sym 4886 lvds_rx_09_inst.r_data[10]
.sym 4890 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4891 lvds_clock_$glb_clk
.sym 4894 w_rx_09_fifo_pulled_data[26]
.sym 4898 w_rx_09_fifo_pulled_data[27]
.sym 4905 lvds_rx_09_inst.o_debug_state[1]
.sym 4906 rx_09_fifo.wr_addr[5]
.sym 4907 w_rx_09_fifo_data[9]
.sym 4908 rx_09_fifo.wr_addr[7]
.sym 4909 w_soft_reset
.sym 4911 w_rx_09_fifo_data[8]
.sym 4913 lvds_rx_09_inst.o_debug_state[0]
.sym 4916 lvds_rx_09_inst.r_data[25]
.sym 4918 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4920 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4922 rx_09_fifo.wr_addr[7]
.sym 4926 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4927 lvds_rx_09_inst.r_cnt[0]
.sym 4936 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_E[2]
.sym 4943 lvds_rx_09_inst.r_cnt[0]
.sym 4944 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_E[2]
.sym 4950 w_soft_reset
.sym 4952 lvds_rx_09_inst.o_debug_state[1]
.sym 4958 lvds_rx_09_inst.r_cnt[1]
.sym 4962 lvds_rx_09_inst.o_debug_state[0]
.sym 4964 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 4968 lvds_rx_09_inst.r_cnt[1]
.sym 4969 lvds_rx_09_inst.r_cnt[0]
.sym 4976 lvds_rx_09_inst.r_cnt[0]
.sym 4979 w_soft_reset
.sym 4980 lvds_rx_09_inst.o_debug_state[0]
.sym 4981 lvds_rx_09_inst.o_debug_state[1]
.sym 4982 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 4997 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_E[2]
.sym 4999 lvds_rx_09_inst.o_debug_state[0]
.sym 5000 lvds_rx_09_inst.o_debug_state[1]
.sym 5013 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_E[2]
.sym 5014 lvds_clock_$glb_clk
.sym 5015 w_soft_reset_$glb_sr
.sym 5017 w_rx_09_fifo_pulled_data[8]
.sym 5021 w_rx_09_fifo_pulled_data[9]
.sym 5028 lvds_rx_09_inst.r_cnt[1]
.sym 5029 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5030 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 5031 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 5033 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 5034 lvds_rx_09_inst.o_debug_state[0]
.sym 5036 rx_09_fifo.rd_addr[9]
.sym 5037 rx_09_fifo.rd_addr[7]
.sym 5039 w_rx_09_fifo_data[10]
.sym 5041 rx_09_fifo.rd_addr[6]
.sym 5042 rx_09_fifo.rd_addr[4]
.sym 5043 rx_09_fifo.wr_addr[4]
.sym 5045 rx_09_fifo.wr_addr[9]
.sym 5047 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 5048 w_rx_09_fifo_data[19]
.sym 5060 lvds_rx_09_inst.r_data[18]
.sym 5072 sys_ctrl_ins.reset_cmd
.sym 5086 lvds_rx_09_inst.r_data[17]
.sym 5099 lvds_rx_09_inst.r_data[17]
.sym 5114 sys_ctrl_ins.reset_cmd
.sym 5120 lvds_rx_09_inst.r_data[18]
.sym 5136 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5137 lvds_clock_$glb_clk
.sym 5140 w_rx_09_fifo_pulled_data[10]
.sym 5144 w_rx_09_fifo_pulled_data[11]
.sym 5152 w_soft_reset
.sym 5153 rx_09_fifo.wr_addr[3]
.sym 5157 $PACKER_GND_NET
.sym 5158 rx_09_fifo.wr_addr[6]
.sym 5161 rx_09_fifo.wr_addr[8]
.sym 5162 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 5166 rx_09_fifo.rd_addr[8]
.sym 5274 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 5276 w_soft_reset
.sym 5277 rx_09_fifo.rd_addr[1]
.sym 5278 sys_ctrl_ins.reset_cmd
.sym 5280 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 5281 rx_09_fifo.rd_addr[4]
.sym 5282 rx_09_fifo.rd_addr[7]
.sym 5283 rx_09_fifo.rd_addr[9]
.sym 5285 rx_09_fifo.rd_addr[5]
.sym 5291 $PACKER_VCC_NET
.sym 5520 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 5529 spi_if_ins.o_cs_SB_LUT4_I1_1_O
.sym 5652 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 5889 w_tx_data_io[2]
.sym 5898 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6308 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 o_shdn_tx_lna$SB_IO_OUT
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6386 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6388 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6389 rx_09_fifo.wr_addr[7]
.sym 6390 rx_09_fifo.wr_addr[4]
.sym 6395 w_rx_09_fifo_data[12]
.sym 6398 rx_09_fifo.wr_addr[9]
.sym 6399 $PACKER_VCC_NET
.sym 6400 rx_09_fifo.wr_addr[5]
.sym 6403 rx_09_fifo.wr_addr[3]
.sym 6410 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6411 rx_09_fifo.wr_addr[8]
.sym 6413 rx_09_fifo.wr_addr[6]
.sym 6415 w_rx_09_fifo_data[13]
.sym 6417 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6423 rx_09_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 6424 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 6425 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6426 rx_09_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 6427 rx_09_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 6428 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 6429 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 6438 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6439 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6441 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6447 rx_09_fifo.wr_addr[8]
.sym 6448 rx_09_fifo.wr_addr[9]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6452 w_rx_09_fifo_data[12]
.sym 6456 w_rx_09_fifo_data[13]
.sym 6459 $PACKER_VCC_NET
.sym 6464 rx_09_fifo.rd_addr[4]
.sym 6468 rx_09_fifo.rd_addr[5]
.sym 6470 rx_09_fifo.rd_addr[6]
.sym 6498 $PACKER_VCC_NET
.sym 6503 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6506 lvds_rx_09_inst.r_data[3]
.sym 6511 $PACKER_VCC_NET
.sym 6520 w_smi_data_output[6]
.sym 6528 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 6530 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6532 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6535 rx_09_fifo.rd_addr[7]
.sym 6538 rx_09_fifo.rd_addr[1]
.sym 6541 $PACKER_VCC_NET
.sym 6542 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6543 w_rx_09_fifo_data[14]
.sym 6544 rx_09_fifo.rd_addr[8]
.sym 6550 w_rx_09_fifo_data[15]
.sym 6551 rx_09_fifo.rd_addr[5]
.sym 6553 rx_09_fifo.rd_addr[6]
.sym 6554 rx_09_fifo.rd_addr[9]
.sym 6555 rx_09_fifo.rd_addr[4]
.sym 6560 rx_09_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 6561 rx_09_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 6562 lvds_rx_09_inst.r_data[27]
.sym 6563 lvds_rx_09_inst.r_data[7]
.sym 6564 lvds_rx_09_inst.r_data[5]
.sym 6565 lvds_rx_09_inst.r_data[22]
.sym 6566 lvds_rx_09_inst.r_data[20]
.sym 6567 lvds_rx_09_inst.r_data[24]
.sym 6576 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 6577 rx_09_fifo.rd_addr[1]
.sym 6579 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6580 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6581 rx_09_fifo.rd_addr[4]
.sym 6582 rx_09_fifo.rd_addr[5]
.sym 6583 rx_09_fifo.rd_addr[6]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6585 rx_09_fifo.rd_addr[8]
.sym 6586 rx_09_fifo.rd_addr[9]
.sym 6587 r_counter_$glb_clk
.sym 6588 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_09_fifo_data[15]
.sym 6597 w_rx_09_fifo_data[14]
.sym 6602 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 6603 w_rx_09_fifo_pulled_data[20]
.sym 6604 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6606 rx_09_fifo.rd_addr[1]
.sym 6607 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 6612 rx_09_fifo.rd_addr[8]
.sym 6616 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6617 rx_09_fifo.wr_addr[5]
.sym 6618 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6622 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6624 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6630 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6632 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6633 rx_09_fifo.wr_addr[3]
.sym 6636 rx_09_fifo.wr_addr[4]
.sym 6637 rx_09_fifo.wr_addr[7]
.sym 6638 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6639 rx_09_fifo.wr_addr[8]
.sym 6640 rx_09_fifo.wr_addr[5]
.sym 6641 w_rx_09_fifo_data[5]
.sym 6643 $PACKER_VCC_NET
.sym 6645 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6650 w_rx_09_fifo_data[4]
.sym 6658 rx_09_fifo.wr_addr[9]
.sym 6661 rx_09_fifo.wr_addr[6]
.sym 6663 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6664 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 6665 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 6666 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 6667 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 6668 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 6669 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 6678 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6679 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6681 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6687 rx_09_fifo.wr_addr[8]
.sym 6688 rx_09_fifo.wr_addr[9]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6692 w_rx_09_fifo_data[4]
.sym 6696 w_rx_09_fifo_data[5]
.sym 6699 $PACKER_VCC_NET
.sym 6706 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 6709 i_smi_a3$SB_IO_IN
.sym 6716 rx_09_fifo.rd_addr[9]
.sym 6718 w_rx_09_fifo_pulled_data[31]
.sym 6721 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 6723 w_rx_09_fifo_push
.sym 6726 w_rx_09_fifo_pulled_data[30]
.sym 6733 rx_09_fifo.rd_addr[9]
.sym 6734 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6735 rx_09_fifo.rd_addr[5]
.sym 6736 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 6737 rx_09_fifo.rd_addr[1]
.sym 6738 w_rx_09_fifo_data[6]
.sym 6739 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6741 rx_09_fifo.rd_addr[6]
.sym 6743 rx_09_fifo.rd_addr[4]
.sym 6745 $PACKER_VCC_NET
.sym 6746 rx_09_fifo.rd_addr[7]
.sym 6750 rx_09_fifo.rd_addr[8]
.sym 6754 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6763 w_rx_09_fifo_data[7]
.sym 6764 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 6765 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 6766 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 6767 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6768 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6769 w_rx_09_fifo_data[3]
.sym 6770 w_rx_09_fifo_data[25]
.sym 6771 w_rx_09_fifo_data[1]
.sym 6780 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6784 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6789 rx_09_fifo.rd_addr[8]
.sym 6790 rx_09_fifo.rd_addr[9]
.sym 6791 r_counter_$glb_clk
.sym 6792 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_09_fifo_data[7]
.sym 6801 w_rx_09_fifo_data[6]
.sym 6806 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6808 rx_09_fifo.wr_addr[7]
.sym 6809 lvds_rx_09_inst.r_cnt[0]
.sym 6810 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6812 rx_09_fifo.wr_addr[8]
.sym 6814 rx_09_fifo.wr_addr[3]
.sym 6818 $PACKER_VCC_NET
.sym 6820 w_rx_09_fifo_data[0]
.sym 6821 $PACKER_VCC_NET
.sym 6826 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6834 rx_09_fifo.wr_addr[4]
.sym 6838 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6844 rx_09_fifo.wr_addr[9]
.sym 6845 w_rx_09_fifo_data[0]
.sym 6846 rx_09_fifo.wr_addr[5]
.sym 6848 rx_09_fifo.wr_addr[7]
.sym 6852 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6853 rx_09_fifo.wr_addr[3]
.sym 6854 $PACKER_VCC_NET
.sym 6855 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6856 rx_09_fifo.wr_addr[8]
.sym 6859 rx_09_fifo.wr_addr[6]
.sym 6863 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6865 w_rx_09_fifo_data[1]
.sym 6866 lvds_rx_09_inst.r_push
.sym 6867 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 6868 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6870 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6871 rx_09_fifo.wr_addr[5]
.sym 6882 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6883 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6885 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6891 rx_09_fifo.wr_addr[8]
.sym 6892 rx_09_fifo.wr_addr[9]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6896 w_rx_09_fifo_data[0]
.sym 6900 w_rx_09_fifo_data[1]
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6910 rx_09_fifo.wr_addr[9]
.sym 6912 w_rx_09_fifo_pulled_data[24]
.sym 6913 i_smi_a2$SB_IO_IN
.sym 6914 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6915 lvds_rx_09_inst.r_data[1]
.sym 6918 rx_09_fifo.wr_addr[4]
.sym 6919 lvds_rx_09_inst.r_data[3]
.sym 6920 w_lvds_rx_09_d0
.sym 6922 w_rx_09_fifo_pulled_data[27]
.sym 6923 $PACKER_VCC_NET
.sym 6926 w_lvds_rx_09_d1
.sym 6930 w_rx_09_fifo_pulled_data[26]
.sym 6938 rx_09_fifo.rd_addr[8]
.sym 6939 rx_09_fifo.rd_addr[9]
.sym 6940 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6941 rx_09_fifo.rd_addr[5]
.sym 6942 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 6944 rx_09_fifo.rd_addr[1]
.sym 6946 rx_09_fifo.rd_addr[7]
.sym 6947 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6949 w_rx_09_fifo_data[3]
.sym 6950 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6951 w_rx_09_fifo_data[2]
.sym 6956 $PACKER_VCC_NET
.sym 6958 rx_09_fifo.rd_addr[4]
.sym 6965 rx_09_fifo.rd_addr[6]
.sym 6970 sys_ctrl_ins.reset_count[2]
.sym 6971 sys_ctrl_ins.reset_count[3]
.sym 6972 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 6973 sys_ctrl_ins.reset_count[0]
.sym 6974 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 6975 sys_ctrl_ins.reset_count[1]
.sym 6984 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 6985 rx_09_fifo.rd_addr[1]
.sym 6987 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6988 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6989 rx_09_fifo.rd_addr[4]
.sym 6990 rx_09_fifo.rd_addr[5]
.sym 6991 rx_09_fifo.rd_addr[6]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6993 rx_09_fifo.rd_addr[8]
.sym 6994 rx_09_fifo.rd_addr[9]
.sym 6995 r_counter_$glb_clk
.sym 6996 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_09_fifo_data[3]
.sym 7005 w_rx_09_fifo_data[2]
.sym 7015 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 7016 w_rx_09_fifo_data[11]
.sym 7021 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7022 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7024 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7025 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 7028 w_lvds_rx_09_d1
.sym 7029 w_rx_09_fifo_pulled_data[10]
.sym 7038 rx_09_fifo.wr_addr[6]
.sym 7039 rx_09_fifo.wr_addr[7]
.sym 7040 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7042 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7043 rx_09_fifo.wr_addr[5]
.sym 7044 w_rx_09_fifo_data[16]
.sym 7045 rx_09_fifo.wr_addr[3]
.sym 7047 w_rx_09_fifo_data[17]
.sym 7050 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7051 rx_09_fifo.wr_addr[8]
.sym 7053 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7056 rx_09_fifo.wr_addr[4]
.sym 7066 rx_09_fifo.wr_addr[9]
.sym 7067 $PACKER_VCC_NET
.sym 7075 sys_ctrl_ins.reset_cmd
.sym 7076 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7086 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7087 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7089 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7090 rx_09_fifo.wr_addr[3]
.sym 7091 rx_09_fifo.wr_addr[4]
.sym 7092 rx_09_fifo.wr_addr[5]
.sym 7093 rx_09_fifo.wr_addr[6]
.sym 7094 rx_09_fifo.wr_addr[7]
.sym 7095 rx_09_fifo.wr_addr[8]
.sym 7096 rx_09_fifo.wr_addr[9]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7100 w_rx_09_fifo_data[16]
.sym 7104 w_rx_09_fifo_data[17]
.sym 7107 $PACKER_VCC_NET
.sym 7114 i_smi_a3$SB_IO_IN
.sym 7115 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 7116 w_rx_09_fifo_pulled_data[8]
.sym 7125 w_cs[0]
.sym 7140 rx_09_fifo.rd_addr[4]
.sym 7143 rx_09_fifo.rd_addr[7]
.sym 7144 w_rx_09_fifo_data[19]
.sym 7149 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 7150 rx_09_fifo.rd_addr[9]
.sym 7151 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 7152 rx_09_fifo.rd_addr[5]
.sym 7153 rx_09_fifo.rd_addr[6]
.sym 7154 rx_09_fifo.rd_addr[1]
.sym 7158 rx_09_fifo.rd_addr[8]
.sym 7160 $PACKER_VCC_NET
.sym 7162 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7163 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 7169 w_rx_09_fifo_data[18]
.sym 7188 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 7189 rx_09_fifo.rd_addr[1]
.sym 7191 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7192 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 7193 rx_09_fifo.rd_addr[4]
.sym 7194 rx_09_fifo.rd_addr[5]
.sym 7195 rx_09_fifo.rd_addr[6]
.sym 7196 rx_09_fifo.rd_addr[7]
.sym 7197 rx_09_fifo.rd_addr[8]
.sym 7198 rx_09_fifo.rd_addr[9]
.sym 7199 r_counter_$glb_clk
.sym 7200 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_09_fifo_data[19]
.sym 7209 w_rx_09_fifo_data[18]
.sym 7215 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7233 $PACKER_VCC_NET
.sym 7274 w_cs[0]
.sym 7338 $PACKER_VCC_NET
.sym 7376 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 7377 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 7379 $PACKER_VCC_NET
.sym 7381 w_tx_data_sys[0]
.sym 7426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 7481 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 7523 $PACKER_VCC_NET
.sym 7524 w_fetch
.sym 7527 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 7529 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 7583 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 7584 w_tx_data_io[2]
.sym 7585 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 7829 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 7949 o_shdn_rx_lna$SB_IO_OUT
.sym 8088 lvds_clock
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a3$SB_IO_IN
.sym 8108 w_smi_data_output[6]
.sym 8114 i_smi_a3$SB_IO_IN
.sym 8120 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8121 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8122 rx_09_fifo.rd_addr[4]
.sym 8123 rx_09_fifo.rd_addr[5]
.sym 8124 rx_09_fifo.rd_addr[6]
.sym 8125 rx_09_fifo.rd_addr[7]
.sym 8150 w_smi_data_output[7]
.sym 8246 rx_09_fifo.rd_addr[8]
.sym 8247 rx_09_fifo.rd_addr[9]
.sym 8248 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8250 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 8251 rx_09_fifo.rd_addr[1]
.sym 8252 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8253 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 8259 w_smi_data_output[6]
.sym 8261 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8267 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 8269 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8274 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8278 rx_09_fifo.wr_addr[5]
.sym 8281 w_smi_data_output[2]
.sym 8284 rx_09_fifo.wr_addr[4]
.sym 8287 rx_09_fifo.rd_addr[4]
.sym 8288 rx_09_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 8294 rx_09_fifo.rd_addr[7]
.sym 8300 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8303 rx_09_fifo.wr_addr[7]
.sym 8305 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 8306 rx_09_fifo.wr_addr[6]
.sym 8307 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 8310 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8311 rx_09_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 8312 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8326 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8332 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8333 rx_09_fifo.wr_addr[7]
.sym 8335 rx_09_fifo.wr_addr[6]
.sym 8336 rx_09_fifo.wr_addr[5]
.sym 8339 rx_09_fifo.wr_addr[4]
.sym 8341 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8345 rx_09_fifo.wr_addr[3]
.sym 8355 $nextpnr_ICESTORM_LC_0$O
.sym 8358 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8361 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 8364 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8365 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8367 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 8370 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8371 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 8373 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 8375 rx_09_fifo.wr_addr[3]
.sym 8377 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 8379 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 8382 rx_09_fifo.wr_addr[4]
.sym 8383 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 8385 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 8387 rx_09_fifo.wr_addr[5]
.sym 8389 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 8391 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 8393 rx_09_fifo.wr_addr[6]
.sym 8395 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 8397 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 8400 rx_09_fifo.wr_addr[7]
.sym 8401 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 8405 w_rx_09_fifo_data[22]
.sym 8406 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8407 w_rx_09_fifo_data[0]
.sym 8408 w_rx_09_fifo_data[20]
.sym 8410 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 8411 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 8412 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8414 $PACKER_VCC_NET
.sym 8415 $PACKER_VCC_NET
.sym 8420 w_rx_09_fifo_pulled_data[30]
.sym 8426 rx_09_fifo.rd_addr[9]
.sym 8427 w_rx_09_fifo_pulled_data[31]
.sym 8429 rx_09_fifo.wr_addr[8]
.sym 8430 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 8431 rx_09_fifo.wr_addr[3]
.sym 8432 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8434 rx_09_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 8435 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 8436 rx_09_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 8437 rx_09_fifo.wr_addr[6]
.sym 8438 rx_09_fifo.rd_addr[4]
.sym 8439 rx_09_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 8440 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 8441 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 8450 lvds_rx_09_inst.r_data[3]
.sym 8451 lvds_rx_09_inst.r_data[22]
.sym 8466 lvds_rx_09_inst.r_data[5]
.sym 8467 lvds_rx_09_inst.r_data[25]
.sym 8468 rx_09_fifo.wr_addr[8]
.sym 8472 rx_09_fifo.wr_addr[9]
.sym 8473 lvds_rx_09_inst.r_data[18]
.sym 8476 lvds_rx_09_inst.r_data[20]
.sym 8478 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 8481 rx_09_fifo.wr_addr[8]
.sym 8482 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 8487 rx_09_fifo.wr_addr[9]
.sym 8488 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 8494 lvds_rx_09_inst.r_data[25]
.sym 8500 lvds_rx_09_inst.r_data[5]
.sym 8505 lvds_rx_09_inst.r_data[3]
.sym 8511 lvds_rx_09_inst.r_data[20]
.sym 8517 lvds_rx_09_inst.r_data[18]
.sym 8523 lvds_rx_09_inst.r_data[22]
.sym 8525 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]_$glb_ce
.sym 8526 lvds_clock_$glb_clk
.sym 8527 w_soft_reset_$glb_sr
.sym 8528 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 8529 rx_09_fifo.wr_addr[7]
.sym 8530 rx_09_fifo.wr_addr[6]
.sym 8531 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 8532 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8533 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8534 rx_09_fifo.wr_addr[8]
.sym 8535 rx_09_fifo.wr_addr[3]
.sym 8544 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 8546 lvds_rx_09_inst.r_data[27]
.sym 8551 w_rx_09_fifo_data[0]
.sym 8552 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8556 rx_09_fifo.wr_addr[4]
.sym 8558 rx_09_fifo.wr_addr[9]
.sym 8559 rx_09_fifo.rd_addr[8]
.sym 8560 rx_09_fifo.wr_addr[5]
.sym 8563 lvds_rx_09_inst.r_data[24]
.sym 8585 rx_09_fifo.wr_addr[4]
.sym 8586 rx_09_fifo.wr_addr[7]
.sym 8587 rx_09_fifo.wr_addr[6]
.sym 8589 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8591 rx_09_fifo.wr_addr[8]
.sym 8595 rx_09_fifo.wr_addr[5]
.sym 8597 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8598 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8600 rx_09_fifo.wr_addr[3]
.sym 8601 $nextpnr_ICESTORM_LC_8$O
.sym 8603 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8607 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 8609 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8611 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8613 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 8616 rx_09_fifo.wr_addr[3]
.sym 8617 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 8619 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 8621 rx_09_fifo.wr_addr[4]
.sym 8623 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 8625 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 8627 rx_09_fifo.wr_addr[5]
.sym 8629 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 8631 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 8633 rx_09_fifo.wr_addr[6]
.sym 8635 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 8637 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 8639 rx_09_fifo.wr_addr[7]
.sym 8641 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 8643 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 8645 rx_09_fifo.wr_addr[8]
.sym 8647 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 8651 rx_09_fifo.wr_addr[4]
.sym 8652 rx_09_fifo.wr_addr[9]
.sym 8653 rx_09_fifo.wr_addr[5]
.sym 8654 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 8655 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8656 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 8657 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8658 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8666 w_rx_09_fifo_pulled_data[26]
.sym 8667 $PACKER_VCC_NET
.sym 8668 w_rx_09_fifo_pulled_data[27]
.sym 8671 w_lvds_rx_09_d0
.sym 8672 w_lvds_rx_09_d1
.sym 8673 lvds_rx_09_inst.r_data[3]
.sym 8674 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 8675 rx_09_fifo.wr_addr[6]
.sym 8676 w_soft_reset
.sym 8677 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 8678 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 8679 w_rx_09_fifo_data[25]
.sym 8681 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8682 rx_09_fifo.rd_addr[7]
.sym 8684 rx_09_fifo.rd_addr[4]
.sym 8686 rx_09_fifo.wr_addr[9]
.sym 8687 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 8692 lvds_rx_09_inst.r_data[1]
.sym 8695 w_rx_09_fifo_push
.sym 8696 rx_09_fifo.rd_addr[9]
.sym 8697 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8699 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 8700 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 8701 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 8702 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 8703 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8704 lvds_rx_09_inst.r_data[3]
.sym 8707 rx_09_fifo.wr_addr[3]
.sym 8708 rx_09_fifo.rd_addr[4]
.sym 8709 rx_09_fifo.wr_addr[9]
.sym 8716 rx_09_fifo.wr_addr[4]
.sym 8717 lvds_rx_09_inst.r_data[25]
.sym 8719 rx_09_fifo.rd_addr[8]
.sym 8724 $nextpnr_ICESTORM_LC_9$I3
.sym 8726 rx_09_fifo.wr_addr[9]
.sym 8728 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 8734 $nextpnr_ICESTORM_LC_9$I3
.sym 8737 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 8738 w_rx_09_fifo_push
.sym 8739 rx_09_fifo.rd_addr[8]
.sym 8740 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 8743 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 8744 rx_09_fifo.rd_addr[9]
.sym 8745 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 8746 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8749 rx_09_fifo.wr_addr[3]
.sym 8750 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8751 rx_09_fifo.rd_addr[4]
.sym 8752 rx_09_fifo.wr_addr[4]
.sym 8757 lvds_rx_09_inst.r_data[3]
.sym 8763 lvds_rx_09_inst.r_data[25]
.sym 8768 lvds_rx_09_inst.r_data[1]
.sym 8771 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 8772 lvds_clock_$glb_clk
.sym 8780 spi_if_ins.state_if[0]
.sym 8781 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8787 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8792 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 8794 w_rx_09_fifo_pulled_data[10]
.sym 8795 w_lvds_rx_09_d1
.sym 8797 rx_09_fifo.wr_addr[5]
.sym 8805 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8807 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 8817 rx_09_fifo.wr_addr[5]
.sym 8821 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8825 w_rx_09_fifo_full
.sym 8827 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 8829 w_rx_09_fifo_push
.sym 8833 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 8835 lvds_rx_09_inst.o_debug_state[0]
.sym 8836 w_soft_reset
.sym 8838 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 8840 lvds_rx_09_inst.o_debug_state[1]
.sym 8842 rx_09_fifo.rd_addr[7]
.sym 8844 rx_09_fifo.rd_addr[4]
.sym 8848 lvds_rx_09_inst.o_debug_state[1]
.sym 8849 w_rx_09_fifo_full
.sym 8850 lvds_rx_09_inst.o_debug_state[0]
.sym 8854 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 8855 rx_09_fifo.rd_addr[4]
.sym 8856 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 8857 rx_09_fifo.rd_addr[7]
.sym 8861 w_rx_09_fifo_push
.sym 8863 w_soft_reset
.sym 8872 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8881 rx_09_fifo.wr_addr[5]
.sym 8894 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 8895 lvds_clock_$glb_clk
.sym 8896 w_soft_reset_$glb_sr
.sym 8897 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 8901 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 8903 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 8904 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 8909 lvds_rx_09_inst.r_push
.sym 8913 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8917 w_rx_09_fifo_push
.sym 8928 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 8929 w_rx_09_fifo_empty
.sym 8940 sys_ctrl_ins.reset_count[2]
.sym 8943 sys_ctrl_ins.reset_cmd
.sym 8945 sys_ctrl_ins.reset_count[1]
.sym 8949 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 8951 sys_ctrl_ins.reset_cmd
.sym 8957 sys_ctrl_ins.reset_count[3]
.sym 8958 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 8959 sys_ctrl_ins.reset_count[0]
.sym 8965 sys_ctrl_ins.reset_count[3]
.sym 8966 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 8970 $nextpnr_ICESTORM_LC_1$O
.sym 8972 sys_ctrl_ins.reset_count[0]
.sym 8976 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8979 sys_ctrl_ins.reset_count[1]
.sym 8982 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8983 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 8985 sys_ctrl_ins.reset_count[2]
.sym 8986 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8990 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 8991 sys_ctrl_ins.reset_count[3]
.sym 8992 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8995 sys_ctrl_ins.reset_count[2]
.sym 8996 sys_ctrl_ins.reset_count[1]
.sym 8997 sys_ctrl_ins.reset_count[3]
.sym 8998 sys_ctrl_ins.reset_count[0]
.sym 9003 sys_ctrl_ins.reset_count[0]
.sym 9008 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9010 sys_ctrl_ins.reset_cmd
.sym 9013 sys_ctrl_ins.reset_count[1]
.sym 9015 sys_ctrl_ins.reset_count[0]
.sym 9016 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9017 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9018 r_counter_$glb_clk
.sym 9019 sys_ctrl_ins.reset_cmd
.sym 9022 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9023 w_load
.sym 9032 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 9037 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9042 $PACKER_VCC_NET
.sym 9044 w_cs[0]
.sym 9065 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9077 w_cs[0]
.sym 9079 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9088 $PACKER_VCC_NET
.sym 9125 $PACKER_VCC_NET
.sym 9132 w_cs[0]
.sym 9140 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9141 r_counter_$glb_clk
.sym 9142 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9144 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 9145 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 9146 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9148 w_tx_data_smi[1]
.sym 9150 w_tx_data_smi[0]
.sym 9160 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9167 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9168 w_soft_reset
.sym 9171 w_soft_reset
.sym 9173 $PACKER_VCC_NET
.sym 9176 spi_if_ins.w_rx_data[5]
.sym 9266 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 9267 w_cs[3]
.sym 9269 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 9270 w_cs[1]
.sym 9271 spi_if_ins.o_cs_SB_LUT4_I1_1_O
.sym 9272 w_cs[2]
.sym 9273 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 9288 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 9289 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 9290 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 9301 $PACKER_VCC_NET
.sym 9318 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 9334 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 9340 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 9386 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 9387 r_counter_$glb_clk
.sym 9389 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 9390 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 9391 w_ioc[0]
.sym 9392 w_ioc[2]
.sym 9393 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 9394 w_ioc[3]
.sym 9395 w_ioc[1]
.sym 9396 w_ioc[4]
.sym 9405 spi_if_ins.w_rx_data[6]
.sym 9417 o_tr_vc1$SB_IO_OUT
.sym 9418 w_tx_data_io[0]
.sym 9424 i_config[2]$SB_IO_IN
.sym 9430 w_cs[0]
.sym 9432 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9445 w_fetch
.sym 9452 w_ioc[1]
.sym 9453 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 9458 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 9465 w_ioc[1]
.sym 9466 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 9469 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 9470 w_cs[0]
.sym 9472 w_fetch
.sym 9495 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 9509 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9510 r_counter_$glb_clk
.sym 9512 w_tx_data_io[5]
.sym 9513 w_tx_data_io[7]
.sym 9515 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 9516 w_tx_data_io[6]
.sym 9517 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 9518 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 9519 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9524 spi_if_ins.w_rx_data[2]
.sym 9525 spi_if_ins.w_rx_data[4]
.sym 9526 w_tx_data_sys[0]
.sym 9536 w_ioc[0]
.sym 9539 io_ctrl_ins.pmod_dir_state[0]
.sym 9542 w_tx_data_io[3]
.sym 9544 w_tx_data_io[4]
.sym 9553 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9562 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 9583 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 9605 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9606 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 9607 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 9635 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 9636 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9637 w_tx_data_io[0]
.sym 9638 w_tx_data_io[1]
.sym 9640 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[3]
.sym 9641 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9642 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 9643 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 9650 i_button_SB_LUT4_I1_O[0]
.sym 9652 i_button_SB_LUT4_I1_O[1]
.sym 9654 $PACKER_VCC_NET
.sym 9664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9680 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9681 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 9683 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9687 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9697 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 9701 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9727 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9734 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 9736 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 9742 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9755 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9756 r_counter_$glb_clk
.sym 9757 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9759 io_ctrl_ins.pmod_dir_state[0]
.sym 9762 io_ctrl_ins.pmod_dir_state[2]
.sym 9763 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 9772 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9774 i_config[3]$SB_IO_IN
.sym 9777 io_ctrl_ins.pmod_dir_state[1]
.sym 9778 io_ctrl_ins.debug_mode[0]
.sym 9779 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9896 w_rx_data[0]
.sym 9897 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a3$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a3$SB_IO_IN
.sym 10210 i_smi_a3$SB_IO_IN
.sym 10213 w_smi_data_output[1]
.sym 10218 i_smi_a3$SB_IO_IN
.sym 10221 w_smi_data_output[2]
.sym 10236 rx_09_fifo.rd_addr[5]
.sym 10238 rx_09_fifo.rd_addr[6]
.sym 10254 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10261 w_smi_data_output[1]
.sym 10270 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10271 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10272 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10273 rx_09_fifo.rd_addr[1]
.sym 10282 rx_09_fifo.rd_addr[6]
.sym 10288 rx_09_fifo.rd_addr[4]
.sym 10289 rx_09_fifo.rd_addr[5]
.sym 10294 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10299 rx_09_fifo.rd_addr[7]
.sym 10300 $nextpnr_ICESTORM_LC_3$O
.sym 10303 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10306 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10309 rx_09_fifo.rd_addr[1]
.sym 10312 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10314 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10316 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10318 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10321 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10322 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10324 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10327 rx_09_fifo.rd_addr[4]
.sym 10328 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10330 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10333 rx_09_fifo.rd_addr[5]
.sym 10334 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10336 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10338 rx_09_fifo.rd_addr[6]
.sym 10340 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10342 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10344 rx_09_fifo.rd_addr[7]
.sym 10346 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10347 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10348 r_counter_$glb_clk
.sym 10349 w_soft_reset_$glb_sr
.sym 10356 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 10357 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 10358 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 10359 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 10360 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 10361 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 10365 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 10368 w_rx_09_fifo_pulled_data[21]
.sym 10370 rx_09_fifo.wr_addr[6]
.sym 10371 rx_09_fifo.wr_addr[3]
.sym 10376 rx_09_fifo.rd_addr[4]
.sym 10381 rx_09_fifo.rd_addr[5]
.sym 10382 rx_09_fifo.rd_addr[8]
.sym 10383 rx_09_fifo.rd_addr[6]
.sym 10384 rx_09_fifo.rd_addr[9]
.sym 10385 rx_09_fifo.rd_addr[7]
.sym 10392 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10394 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10396 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 10397 w_rx_09_fifo_full
.sym 10398 w_rx_09_fifo_push
.sym 10408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10409 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 10410 rx_09_fifo.rd_addr[1]
.sym 10411 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10414 rx_09_fifo.rd_addr[4]
.sym 10416 rx_09_fifo.rd_addr[5]
.sym 10417 rx_09_fifo.rd_addr[8]
.sym 10418 rx_09_fifo.rd_addr[6]
.sym 10419 rx_09_fifo.rd_addr[9]
.sym 10420 rx_09_fifo.rd_addr[7]
.sym 10426 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10431 rx_09_fifo.rd_addr[8]
.sym 10432 rx_09_fifo.rd_addr[9]
.sym 10435 rx_09_fifo.rd_addr[4]
.sym 10436 rx_09_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 10438 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 10443 rx_09_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 10444 rx_09_fifo.rd_addr[5]
.sym 10446 rx_09_fifo.rd_addr[7]
.sym 10448 rx_09_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 10453 w_rx_09_fifo_push
.sym 10454 w_rx_09_fifo_full
.sym 10456 rx_09_fifo.rd_addr[9]
.sym 10458 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10459 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10460 rx_09_fifo.rd_addr[1]
.sym 10463 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10466 rx_09_fifo.rd_addr[8]
.sym 10467 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10472 rx_09_fifo.rd_addr[9]
.sym 10473 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10476 rx_09_fifo.rd_addr[5]
.sym 10477 rx_09_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 10478 rx_09_fifo.rd_addr[4]
.sym 10479 rx_09_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 10491 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10494 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10495 rx_09_fifo.rd_addr[1]
.sym 10500 rx_09_fifo.rd_addr[7]
.sym 10501 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 10502 w_rx_09_fifo_push
.sym 10503 w_rx_09_fifo_full
.sym 10506 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 10507 rx_09_fifo.rd_addr[9]
.sym 10508 rx_09_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 10509 rx_09_fifo.rd_addr[7]
.sym 10510 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10511 r_counter_$glb_clk
.sym 10512 w_soft_reset_$glb_sr
.sym 10513 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 10514 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 10515 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 10516 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 10517 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 10518 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10519 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 10525 rx_09_fifo.rd_addr[8]
.sym 10526 w_smi_data_output[2]
.sym 10527 rx_09_fifo.rd_addr[1]
.sym 10529 rx_09_fifo.rd_addr[9]
.sym 10530 lvds_rx_09_inst.r_data[24]
.sym 10535 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10537 rx_09_fifo.wr_addr[4]
.sym 10538 lvds_rx_09_inst.o_debug_state[0]
.sym 10539 rx_09_fifo.wr_addr[9]
.sym 10540 w_soft_reset
.sym 10541 rx_09_fifo.wr_addr[5]
.sym 10542 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10543 rx_09_fifo.rd_addr[5]
.sym 10544 rx_09_fifo.wr_addr[7]
.sym 10545 w_rx_09_fifo_data[22]
.sym 10546 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10555 rx_09_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 10559 lvds_rx_09_inst.r_data[22]
.sym 10560 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10562 rx_09_fifo.rd_addr[8]
.sym 10564 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10566 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10567 rx_09_fifo.rd_addr[1]
.sym 10568 lvds_rx_09_inst.r_data[20]
.sym 10569 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10572 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10573 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10575 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10576 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 10577 lvds_rx_09_inst.r_data[0]
.sym 10579 rx_09_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 10580 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 10583 rx_09_fifo.rd_addr[6]
.sym 10584 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10585 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10588 lvds_rx_09_inst.r_data[22]
.sym 10593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10594 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10595 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10596 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10600 lvds_rx_09_inst.r_data[0]
.sym 10605 lvds_rx_09_inst.r_data[20]
.sym 10617 rx_09_fifo.rd_addr[8]
.sym 10618 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 10619 rx_09_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 10620 rx_09_fifo.rd_addr[6]
.sym 10623 rx_09_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 10624 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10625 rx_09_fifo.rd_addr[1]
.sym 10626 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 10629 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10630 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10631 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10632 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10633 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 10634 lvds_clock_$glb_clk
.sym 10636 lvds_rx_09_inst.r_data[3]
.sym 10637 lvds_rx_09_inst.r_data[2]
.sym 10638 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 10639 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 10640 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 10641 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 10642 lvds_rx_09_inst.r_data[1]
.sym 10643 lvds_rx_09_inst.r_data[0]
.sym 10650 w_rx_09_fifo_pulled_data[28]
.sym 10653 rx_09_fifo.wr_addr[9]
.sym 10655 w_rx_09_fifo_pulled_data[29]
.sym 10656 w_rx_09_fifo_data[20]
.sym 10660 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10661 lvds_rx_09_inst.r_cnt[1]
.sym 10663 rx_09_fifo.rd_addr[7]
.sym 10664 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 10665 rx_09_fifo.rd_addr[8]
.sym 10667 rx_09_fifo.rd_addr[9]
.sym 10669 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10670 rx_09_fifo.wr_addr[7]
.sym 10671 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10679 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10680 rx_09_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 10681 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10682 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 10684 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10688 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 10690 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 10691 rx_09_fifo.rd_addr[5]
.sym 10692 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 10693 rx_09_fifo.rd_addr[6]
.sym 10701 rx_09_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 10707 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 10710 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10711 rx_09_fifo.rd_addr[5]
.sym 10712 rx_09_fifo.rd_addr[6]
.sym 10713 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 10717 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 10722 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 10728 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 10737 rx_09_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 10741 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 10747 rx_09_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 10752 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10756 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10757 lvds_clock_$glb_clk
.sym 10758 w_soft_reset_$glb_sr
.sym 10759 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10760 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 10761 w_rx_09_fifo_empty
.sym 10762 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10763 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 10764 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 10765 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 10766 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 10773 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 10774 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 10780 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10783 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 10784 rx_09_fifo.wr_addr[6]
.sym 10785 w_rx_09_fifo_push
.sym 10787 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 10788 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10789 w_soft_reset
.sym 10790 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10791 rx_09_fifo.wr_addr[4]
.sym 10792 rx_09_fifo.wr_addr[8]
.sym 10793 w_rx_09_fifo_full
.sym 10794 rx_09_fifo.wr_addr[3]
.sym 10801 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 10802 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10803 rx_09_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 10804 rx_09_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 10806 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 10808 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 10810 rx_09_fifo.wr_addr[6]
.sym 10811 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10812 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10813 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10814 rx_09_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 10815 rx_09_fifo.rd_addr[5]
.sym 10817 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10818 rx_09_fifo.wr_addr[5]
.sym 10819 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10820 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 10828 rx_09_fifo.rd_addr[6]
.sym 10829 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10831 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10833 rx_09_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 10839 rx_09_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 10848 rx_09_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 10851 rx_09_fifo.wr_addr[6]
.sym 10852 rx_09_fifo.rd_addr[5]
.sym 10853 rx_09_fifo.rd_addr[6]
.sym 10854 rx_09_fifo.wr_addr[5]
.sym 10857 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10859 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10860 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10863 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10866 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10871 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 10875 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 10876 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 10877 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 10878 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10879 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10880 lvds_clock_$glb_clk
.sym 10881 w_soft_reset_$glb_sr
.sym 10885 w_rx_09_fifo_full
.sym 10888 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 10889 w_rx_09_fifo_push
.sym 10894 rx_09_fifo.wr_addr[4]
.sym 10895 lvds_rx_09_inst.o_debug_state[0]
.sym 10896 w_rx_09_fifo_pulled_data[25]
.sym 10898 i_smi_a1_SB_LUT4_I1_O
.sym 10899 rx_09_fifo.wr_addr[6]
.sym 10900 rx_09_fifo.wr_addr[5]
.sym 10901 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10902 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 10903 lvds_rx_09_inst.o_debug_state[1]
.sym 10904 lvds_rx_09_inst.o_debug_state[0]
.sym 10905 w_rx_09_fifo_empty
.sym 10906 rx_09_fifo.rd_addr[7]
.sym 10907 rx_09_fifo.rd_addr[4]
.sym 10909 rx_09_fifo.rd_addr[9]
.sym 10911 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10912 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 10914 rx_09_fifo.rd_addr[5]
.sym 10915 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 10916 rx_09_fifo.rd_addr[1]
.sym 10923 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 10925 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10936 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 10939 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10994 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11001 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11002 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11003 r_counter_$glb_clk
.sym 11004 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11005 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11006 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11008 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11009 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11011 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11012 spi_if_ins.state_if[1]
.sym 11031 w_rx_09_fifo_full
.sym 11040 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11050 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 11059 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11060 spi_if_ins.state_if[0]
.sym 11064 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11069 spi_if_ins.state_if[1]
.sym 11073 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11079 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 11080 spi_if_ins.state_if[1]
.sym 11082 spi_if_ins.state_if[0]
.sym 11103 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11115 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11116 spi_if_ins.state_if[0]
.sym 11117 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 11118 spi_if_ins.state_if[1]
.sym 11121 spi_if_ins.state_if[0]
.sym 11123 spi_if_ins.state_if[1]
.sym 11125 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11126 r_counter_$glb_clk
.sym 11127 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11129 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11130 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 11131 w_fetch
.sym 11132 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11133 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 11140 $PACKER_VCC_NET
.sym 11141 rx_09_fifo.wr_addr[6]
.sym 11142 w_rx_09_fifo_pulled_data[9]
.sym 11143 w_rx_09_fifo_data[25]
.sym 11144 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 11146 rx_09_fifo.wr_addr[9]
.sym 11147 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11149 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11158 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11162 spi_if_ins.o_cs_SB_LUT4_I1_1_O
.sym 11180 w_load
.sym 11184 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11185 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11186 w_cs[0]
.sym 11188 w_fetch
.sym 11196 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11198 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11214 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11215 w_fetch
.sym 11216 w_load
.sym 11217 w_cs[0]
.sym 11223 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11248 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11249 r_counter_$glb_clk
.sym 11250 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11252 spi_if_ins.r_tx_byte[7]
.sym 11253 spi_if_ins.r_tx_byte[4]
.sym 11254 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 11255 spi_if_ins.r_tx_byte[1]
.sym 11257 spi_if_ins.r_tx_byte[2]
.sym 11258 spi_if_ins.r_tx_byte[5]
.sym 11263 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11265 w_rx_09_fifo_pulled_data[11]
.sym 11268 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11272 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11275 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11279 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11286 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11293 w_cs[3]
.sym 11295 w_fetch
.sym 11296 w_cs[1]
.sym 11298 w_cs[2]
.sym 11301 w_rx_09_fifo_empty
.sym 11303 w_rx_09_fifo_full
.sym 11304 w_cs[1]
.sym 11308 w_soft_reset
.sym 11313 w_soft_reset
.sym 11316 w_cs[0]
.sym 11317 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 11319 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11321 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 11331 w_cs[0]
.sym 11332 w_cs[1]
.sym 11333 w_cs[3]
.sym 11334 w_cs[2]
.sym 11337 w_soft_reset
.sym 11338 w_fetch
.sym 11340 w_cs[1]
.sym 11343 w_fetch
.sym 11344 w_cs[2]
.sym 11345 w_soft_reset
.sym 11346 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 11356 w_rx_09_fifo_full
.sym 11370 w_rx_09_fifo_empty
.sym 11371 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11372 r_counter_$glb_clk
.sym 11373 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 11375 r_tx_data[6]
.sym 11376 r_tx_data[3]
.sym 11377 r_tx_data[5]
.sym 11378 r_tx_data[7]
.sym 11379 r_tx_data[1]
.sym 11380 r_tx_data[2]
.sym 11381 r_tx_data[4]
.sym 11399 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11400 w_tx_data_io[7]
.sym 11401 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11407 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 11409 w_soft_reset
.sym 11416 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11417 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11419 w_cs[1]
.sym 11420 spi_if_ins.w_rx_data[5]
.sym 11422 spi_if_ins.w_rx_data[6]
.sym 11423 w_cs[0]
.sym 11430 w_tx_data_smi[0]
.sym 11431 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11432 w_tx_data_io[0]
.sym 11440 w_cs[3]
.sym 11444 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11445 w_cs[2]
.sym 11448 w_cs[3]
.sym 11449 w_cs[2]
.sym 11450 w_cs[1]
.sym 11451 w_cs[0]
.sym 11454 spi_if_ins.w_rx_data[5]
.sym 11456 spi_if_ins.w_rx_data[6]
.sym 11466 spi_if_ins.w_rx_data[5]
.sym 11468 spi_if_ins.w_rx_data[6]
.sym 11473 spi_if_ins.w_rx_data[5]
.sym 11475 spi_if_ins.w_rx_data[6]
.sym 11478 w_cs[0]
.sym 11479 w_cs[1]
.sym 11480 w_cs[2]
.sym 11481 w_cs[3]
.sym 11485 spi_if_ins.w_rx_data[6]
.sym 11487 spi_if_ins.w_rx_data[5]
.sym 11490 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11491 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11492 w_tx_data_io[0]
.sym 11493 w_tx_data_smi[0]
.sym 11494 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11495 r_counter_$glb_clk
.sym 11496 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11498 spi_if_ins.o_ioc_SB_LUT4_I2_O[2]
.sym 11499 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11500 r_tx_data[0]
.sym 11513 w_tx_data_io[4]
.sym 11518 w_tx_data_io[3]
.sym 11525 w_ioc[1]
.sym 11527 w_tx_data_io[1]
.sym 11528 w_tx_data_io[2]
.sym 11531 spi_if_ins.w_rx_data[1]
.sym 11538 spi_if_ins.w_rx_data[1]
.sym 11541 spi_if_ins.w_rx_data[3]
.sym 11542 spi_if_ins.w_rx_data[4]
.sym 11543 spi_if_ins.w_rx_data[2]
.sym 11545 w_ioc[4]
.sym 11546 spi_if_ins.w_rx_data[0]
.sym 11547 w_cs[3]
.sym 11549 w_ioc[2]
.sym 11550 w_cs[1]
.sym 11551 w_ioc[3]
.sym 11552 w_cs[2]
.sym 11554 w_cs[0]
.sym 11556 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11571 w_cs[0]
.sym 11572 w_cs[1]
.sym 11573 w_cs[3]
.sym 11574 w_cs[2]
.sym 11577 w_cs[1]
.sym 11578 w_cs[3]
.sym 11579 w_cs[2]
.sym 11580 w_cs[0]
.sym 11586 spi_if_ins.w_rx_data[0]
.sym 11589 spi_if_ins.w_rx_data[2]
.sym 11595 w_ioc[3]
.sym 11596 w_ioc[4]
.sym 11597 w_ioc[2]
.sym 11603 spi_if_ins.w_rx_data[3]
.sym 11609 spi_if_ins.w_rx_data[1]
.sym 11616 spi_if_ins.w_rx_data[4]
.sym 11617 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11618 r_counter_$glb_clk
.sym 11620 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11621 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11622 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11623 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 11624 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 11625 io_ctrl_ins.rf_mode[0]
.sym 11626 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11627 io_ctrl_ins.debug_mode[1]
.sym 11628 spi_if_ins.w_rx_data[0]
.sym 11635 spi_if_ins.w_rx_data[3]
.sym 11637 spi_if_ins.w_rx_data[5]
.sym 11639 w_soft_reset
.sym 11640 $PACKER_VCC_NET
.sym 11644 w_tx_data_io[6]
.sym 11647 io_ctrl_ins.rf_mode[0]
.sym 11648 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11649 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11650 spi_if_ins.o_cs_SB_LUT4_I1_1_O
.sym 11651 w_rx_data[6]
.sym 11652 w_tx_data_io[5]
.sym 11655 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11661 o_tr_vc1$SB_IO_OUT
.sym 11662 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 11663 w_ioc[0]
.sym 11667 i_button_SB_LUT4_I1_O[0]
.sym 11668 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 11670 io_ctrl_ins.o_pmod[2]
.sym 11671 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 11672 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 11673 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11674 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11675 i_button_SB_LUT4_I1_O[1]
.sym 11676 i_config[2]$SB_IO_IN
.sym 11678 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11679 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11680 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 11681 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 11682 io_ctrl_ins.rf_mode[0]
.sym 11683 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 11685 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11688 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11691 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11694 i_config[2]$SB_IO_IN
.sym 11695 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11696 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 11697 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 11700 i_button_SB_LUT4_I1_O[1]
.sym 11703 i_button_SB_LUT4_I1_O[0]
.sym 11713 o_tr_vc1$SB_IO_OUT
.sym 11714 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11719 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 11721 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 11724 io_ctrl_ins.rf_mode[0]
.sym 11725 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 11726 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11727 io_ctrl_ins.o_pmod[2]
.sym 11730 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11731 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11733 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11736 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 11737 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 11738 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11739 w_ioc[0]
.sym 11740 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11741 r_counter_$glb_clk
.sym 11742 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11743 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11744 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11745 io_ctrl_ins.o_pmod[1]
.sym 11746 io_ctrl_ins.o_pmod[6]
.sym 11747 io_ctrl_ins.o_pmod[0]
.sym 11748 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[2]
.sym 11750 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 11756 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11757 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 11758 io_ctrl_ins.o_pmod[5]
.sym 11760 io_ctrl_ins.debug_mode[1]
.sym 11761 w_rx_data[2]
.sym 11763 w_rx_data[1]
.sym 11766 io_ctrl_ins.o_pmod[2]
.sym 11767 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11770 w_rx_data[2]
.sym 11784 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11785 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11786 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11788 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 11789 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[3]
.sym 11790 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11791 i_config[3]$SB_IO_IN
.sym 11792 io_ctrl_ins.pmod_dir_state[1]
.sym 11793 o_led0$SB_IO_OUT
.sym 11794 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11796 w_ioc[0]
.sym 11797 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11798 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11799 io_ctrl_ins.pmod_dir_state[0]
.sym 11800 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 11802 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11804 o_led1$SB_IO_OUT
.sym 11805 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[2]
.sym 11807 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 11808 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11809 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11811 io_ctrl_ins.o_pmod[6]
.sym 11812 io_ctrl_ins.o_pmod[0]
.sym 11813 o_shdn_rx_lna$SB_IO_OUT
.sym 11817 io_ctrl_ins.pmod_dir_state[0]
.sym 11818 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11819 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11820 io_ctrl_ins.o_pmod[0]
.sym 11823 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 11826 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 11829 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 11830 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11831 o_led0$SB_IO_OUT
.sym 11832 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 11835 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[2]
.sym 11836 o_led1$SB_IO_OUT
.sym 11837 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[3]
.sym 11838 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11847 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11848 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11849 io_ctrl_ins.pmod_dir_state[1]
.sym 11850 o_shdn_rx_lna$SB_IO_OUT
.sym 11853 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11854 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11855 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11856 w_ioc[0]
.sym 11859 i_config[3]$SB_IO_IN
.sym 11860 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 11861 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 11862 io_ctrl_ins.o_pmod[6]
.sym 11863 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11864 r_counter_$glb_clk
.sym 11865 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11868 o_shdn_tx_lna$SB_IO_OUT
.sym 11869 io_ctrl_ins.mixer_en_state
.sym 11871 o_shdn_rx_lna$SB_IO_OUT
.sym 11878 w_rx_data[0]
.sym 11879 o_led0$SB_IO_OUT
.sym 11880 i_config[2]$SB_IO_IN
.sym 11885 o_tr_vc1$SB_IO_OUT
.sym 11889 w_rx_data[1]
.sym 11890 o_led1$SB_IO_OUT
.sym 11913 w_rx_data[0]
.sym 11925 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11927 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11930 w_rx_data[2]
.sym 11933 o_shdn_tx_lna$SB_IO_OUT
.sym 11934 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11935 io_ctrl_ins.pmod_dir_state[2]
.sym 11947 w_rx_data[0]
.sym 11967 w_rx_data[2]
.sym 11970 o_shdn_tx_lna$SB_IO_OUT
.sym 11971 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 11972 io_ctrl_ins.pmod_dir_state[2]
.sym 11973 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 11986 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11987 r_counter_$glb_clk
.sym 12009 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 12010 w_tx_data_io[3]
.sym 12012 w_tx_data_io[4]
.sym 12013 o_shdn_tx_lna$SB_IO_OUT
.sym 12309 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a3$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a3$SB_IO_IN
.sym 12320 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 12323 i_smi_a3$SB_IO_IN
.sym 12327 w_smi_data_output[7]
.sym 12328 w_smi_data_output[0]
.sym 12331 i_smi_a3$SB_IO_IN
.sym 12340 smi_ctrl_ins.soe_and_reset
.sym 12366 w_smi_data_output[0]
.sym 12368 w_smi_data_output[3]
.sym 12463 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_1_O[3]
.sym 12466 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_3_O[3]
.sym 12476 rx_09_fifo.wr_addr[4]
.sym 12480 rx_09_fifo.wr_addr[9]
.sym 12484 w_soft_reset
.sym 12507 i_smi_a3$SB_IO_IN
.sym 12544 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12545 rx_09_fifo.rd_addr[1]
.sym 12558 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12559 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12560 rx_09_fifo.rd_addr[4]
.sym 12561 rx_09_fifo.rd_addr[5]
.sym 12562 rx_09_fifo.rd_addr[6]
.sym 12571 rx_09_fifo.rd_addr[7]
.sym 12572 $nextpnr_ICESTORM_LC_5$O
.sym 12575 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12578 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 12581 rx_09_fifo.rd_addr[1]
.sym 12584 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 12587 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12588 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 12590 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 12593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12594 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 12596 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 12599 rx_09_fifo.rd_addr[4]
.sym 12600 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 12602 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 12605 rx_09_fifo.rd_addr[5]
.sym 12606 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 12608 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 12611 rx_09_fifo.rd_addr[6]
.sym 12612 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 12614 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 12616 rx_09_fifo.rd_addr[7]
.sym 12618 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 12623 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12625 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 12627 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12634 rx_09_fifo.rd_addr[6]
.sym 12635 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12636 w_rx_09_fifo_pulled_data[22]
.sym 12637 rx_09_fifo.wr_addr[7]
.sym 12638 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12644 rx_09_fifo.rd_addr[7]
.sym 12647 lvds_rx_09_inst.r_data[1]
.sym 12648 i_smi_a2$SB_IO_IN
.sym 12649 w_rx_09_fifo_pulled_data[24]
.sym 12650 w_rx_09_fifo_empty
.sym 12651 lvds_rx_09_inst.r_data[3]
.sym 12652 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 12653 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 12658 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 12669 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 12671 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 12673 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 12674 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 12676 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12678 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 12680 rx_09_fifo.rd_addr[9]
.sym 12683 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12684 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12686 rx_09_fifo.wr_addr[3]
.sym 12687 rx_09_fifo.rd_addr[8]
.sym 12688 rx_09_fifo.wr_addr[7]
.sym 12689 rx_09_fifo.wr_addr[6]
.sym 12691 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12692 rx_09_fifo.rd_addr[1]
.sym 12693 rx_09_fifo.wr_addr[8]
.sym 12695 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 12697 rx_09_fifo.rd_addr[8]
.sym 12699 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 12701 $nextpnr_ICESTORM_LC_6$I3
.sym 12704 rx_09_fifo.rd_addr[9]
.sym 12705 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 12711 $nextpnr_ICESTORM_LC_6$I3
.sym 12714 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 12715 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12716 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12717 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12720 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 12721 rx_09_fifo.wr_addr[6]
.sym 12722 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 12723 rx_09_fifo.wr_addr[3]
.sym 12728 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12729 rx_09_fifo.rd_addr[1]
.sym 12732 rx_09_fifo.wr_addr[7]
.sym 12733 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 12734 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 12735 rx_09_fifo.wr_addr[8]
.sym 12746 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 12748 i_smi_a2_SB_LUT4_I0_O
.sym 12749 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 12750 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 12751 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 12752 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_15_O[3]
.sym 12758 w_rx_09_fifo_data[23]
.sym 12759 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12760 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12761 rx_09_fifo.wr_addr[4]
.sym 12762 rx_09_fifo.wr_addr[3]
.sym 12763 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12764 rx_09_fifo.wr_addr[6]
.sym 12765 lvds_rx_09_inst.r_data[24]
.sym 12767 rx_09_fifo.wr_addr[8]
.sym 12768 w_soft_reset
.sym 12771 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 12775 rx_09_fifo.rd_addr[1]
.sym 12779 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 12780 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 12787 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 12788 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 12789 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 12790 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 12791 lvds_rx_09_inst.o_debug_state[0]
.sym 12792 lvds_rx_09_inst.r_data[1]
.sym 12793 lvds_rx_09_inst.r_data[0]
.sym 12794 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 12797 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 12798 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12799 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12800 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 12802 rx_09_fifo.wr_addr[4]
.sym 12803 rx_09_fifo.wr_addr[9]
.sym 12804 rx_09_fifo.wr_addr[5]
.sym 12806 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 12808 lvds_rx_09_inst.r_cnt[0]
.sym 12810 lvds_rx_09_inst.r_cnt[1]
.sym 12812 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 12813 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 12814 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 12815 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 12816 w_lvds_rx_09_d0
.sym 12817 w_lvds_rx_09_d1
.sym 12820 lvds_rx_09_inst.o_debug_state[0]
.sym 12821 lvds_rx_09_inst.r_data[1]
.sym 12825 lvds_rx_09_inst.r_data[0]
.sym 12827 lvds_rx_09_inst.o_debug_state[0]
.sym 12831 rx_09_fifo.wr_addr[4]
.sym 12832 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 12833 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12834 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12837 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 12838 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 12839 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 12840 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 12843 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 12844 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 12845 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 12846 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 12849 rx_09_fifo.wr_addr[9]
.sym 12850 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 12851 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 12852 rx_09_fifo.wr_addr[5]
.sym 12855 w_lvds_rx_09_d1
.sym 12856 lvds_rx_09_inst.o_debug_state[0]
.sym 12858 lvds_rx_09_inst.r_cnt[1]
.sym 12861 w_lvds_rx_09_d0
.sym 12862 lvds_rx_09_inst.r_cnt[0]
.sym 12863 lvds_rx_09_inst.o_debug_state[0]
.sym 12865 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 12866 lvds_clock_$glb_clk
.sym 12867 w_soft_reset_$glb_sr
.sym 12868 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 12871 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 12873 w_smi_data_output[0]
.sym 12875 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 12880 rx_09_fifo.rd_addr[5]
.sym 12882 rx_09_fifo.rd_addr[4]
.sym 12883 rx_09_fifo.rd_addr[9]
.sym 12884 rx_09_fifo.rd_addr[6]
.sym 12885 rx_09_fifo.rd_addr[1]
.sym 12886 rx_09_fifo.rd_addr[7]
.sym 12889 w_soft_reset
.sym 12890 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12891 rx_09_fifo.rd_addr[8]
.sym 12894 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 12897 i_smi_a3$SB_IO_IN
.sym 12899 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 12901 w_rx_09_fifo_pulled_data[8]
.sym 12903 i_smi_a1$SB_IO_IN
.sym 12909 lvds_rx_09_inst.o_debug_state[1]
.sym 12910 rx_09_fifo.rd_addr[8]
.sym 12911 lvds_rx_09_inst.o_debug_state[0]
.sym 12912 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 12914 w_soft_reset
.sym 12915 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12916 w_rx_09_fifo_push
.sym 12917 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12918 rx_09_fifo.wr_addr[9]
.sym 12919 w_rx_09_fifo_empty
.sym 12920 rx_09_fifo.rd_addr[9]
.sym 12921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12922 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 12923 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 12924 rx_09_fifo.rd_addr[7]
.sym 12926 rx_09_fifo.wr_addr[7]
.sym 12928 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12929 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 12932 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 12934 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 12935 rx_09_fifo.rd_addr[1]
.sym 12937 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12938 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 12939 rx_09_fifo.wr_addr[8]
.sym 12940 rx_09_fifo.wr_addr[3]
.sym 12943 w_rx_09_fifo_push
.sym 12945 w_soft_reset
.sym 12948 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12949 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 12950 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 12951 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 12954 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 12955 w_rx_09_fifo_empty
.sym 12956 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 12957 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 12960 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12961 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12967 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12969 rx_09_fifo.rd_addr[1]
.sym 12972 rx_09_fifo.wr_addr[7]
.sym 12973 rx_09_fifo.rd_addr[7]
.sym 12974 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12975 rx_09_fifo.wr_addr[3]
.sym 12978 lvds_rx_09_inst.o_debug_state[0]
.sym 12980 lvds_rx_09_inst.o_debug_state[1]
.sym 12981 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 12984 rx_09_fifo.rd_addr[8]
.sym 12985 rx_09_fifo.wr_addr[9]
.sym 12986 rx_09_fifo.wr_addr[8]
.sym 12987 rx_09_fifo.rd_addr[9]
.sym 12989 r_counter_$glb_clk
.sym 12990 w_soft_reset_$glb_sr
.sym 12997 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12998 spi_if_ins.r_tx_data_valid
.sym 13000 w_smi_data_output[0]
.sym 13003 rx_09_fifo.wr_addr[7]
.sym 13004 w_rx_09_fifo_data[9]
.sym 13005 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 13007 lvds_rx_09_inst.o_debug_state[0]
.sym 13008 w_rx_09_fifo_data[22]
.sym 13009 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 13010 w_soft_reset
.sym 13012 w_rx_09_fifo_data[8]
.sym 13013 lvds_rx_09_inst.o_debug_state[1]
.sym 13014 rx_09_fifo.wr_addr[5]
.sym 13020 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13025 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13034 w_soft_reset
.sym 13035 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13040 lvds_rx_09_inst.o_debug_state[0]
.sym 13047 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13048 lvds_rx_09_inst.r_push
.sym 13052 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13054 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 13058 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13083 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13084 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13085 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13086 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 13101 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13103 w_soft_reset
.sym 13104 lvds_rx_09_inst.o_debug_state[0]
.sym 13110 lvds_rx_09_inst.r_push
.sym 13112 lvds_clock_$glb_clk
.sym 13113 w_soft_reset_$glb_sr
.sym 13114 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13115 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13116 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13117 spi_if_ins.spi.r_tx_byte[7]
.sym 13118 spi_if_ins.spi.r_tx_byte[5]
.sym 13119 spi_if_ins.spi.r_tx_byte[3]
.sym 13120 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13126 lvds_rx_09_inst.o_debug_state[0]
.sym 13127 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 13133 w_rx_09_fifo_data[10]
.sym 13140 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13146 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13157 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13159 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13163 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13166 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13167 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13174 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13177 spi_if_ins.state_if[0]
.sym 13178 spi_if_ins.state_if[1]
.sym 13182 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13185 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13186 spi_if_ins.state_if[1]
.sym 13188 spi_if_ins.state_if[0]
.sym 13189 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13190 spi_if_ins.state_if[1]
.sym 13191 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13194 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13195 spi_if_ins.state_if[0]
.sym 13196 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13197 spi_if_ins.state_if[1]
.sym 13206 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13208 spi_if_ins.state_if[1]
.sym 13209 spi_if_ins.state_if[0]
.sym 13212 spi_if_ins.state_if[0]
.sym 13213 spi_if_ins.state_if[1]
.sym 13215 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13224 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13225 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13227 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13230 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13231 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13232 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13233 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13234 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13237 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13238 spi_if_ins.spi.r_tx_byte[0]
.sym 13239 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13240 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13241 spi_if_ins.spi.r_tx_byte[4]
.sym 13242 spi_if_ins.spi.r_tx_byte[2]
.sym 13243 spi_if_ins.spi.r_tx_byte[1]
.sym 13250 $PACKER_GND_NET
.sym 13251 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 13252 spi_if_ins.spi.r_tx_byte[7]
.sym 13253 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13254 rx_09_fifo.wr_addr[4]
.sym 13255 rx_09_fifo.wr_addr[3]
.sym 13256 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 13257 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13259 rx_09_fifo.wr_addr[8]
.sym 13261 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13262 spi_if_ins.r_tx_byte[0]
.sym 13264 spi_if_ins.r_tx_byte[5]
.sym 13268 spi_if_ins.r_tx_byte[7]
.sym 13270 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13280 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13281 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13283 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13284 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13288 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 13291 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13298 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13300 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13301 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13317 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 13318 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13319 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13320 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13323 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13324 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13331 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13332 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13335 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13338 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13341 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13344 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13357 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13358 r_counter_$glb_clk
.sym 13359 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13361 spi_if_ins.spi.r_tx_byte[6]
.sym 13362 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13363 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13382 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13387 w_fetch
.sym 13388 $PACKER_VCC_NET
.sym 13394 spi_if_ins.r_tx_byte[3]
.sym 13403 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13404 w_fetch
.sym 13412 r_tx_data[5]
.sym 13413 r_tx_data[7]
.sym 13414 r_tx_data[1]
.sym 13415 r_tx_data[2]
.sym 13416 r_tx_data[4]
.sym 13428 w_load
.sym 13429 w_cs[1]
.sym 13442 r_tx_data[7]
.sym 13446 r_tx_data[4]
.sym 13452 w_fetch
.sym 13454 w_cs[1]
.sym 13455 w_load
.sym 13458 r_tx_data[1]
.sym 13471 r_tx_data[2]
.sym 13479 r_tx_data[5]
.sym 13480 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13481 r_counter_$glb_clk
.sym 13483 spi_if_ins.r_tx_byte[0]
.sym 13486 spi_if_ins.r_tx_byte[3]
.sym 13490 spi_if_ins.r_tx_byte[6]
.sym 13498 spi_if_ins.w_rx_data[1]
.sym 13510 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13524 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 13526 w_tx_data_io[5]
.sym 13528 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13530 w_tx_data_io[6]
.sym 13534 w_tx_data_io[3]
.sym 13535 spi_if_ins.o_cs_SB_LUT4_I1_1_O
.sym 13539 w_tx_data_io[4]
.sym 13541 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13543 w_tx_data_io[2]
.sym 13549 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13550 w_tx_data_io[1]
.sym 13551 w_tx_data_io[7]
.sym 13553 w_tx_data_smi[1]
.sym 13565 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13566 w_tx_data_io[6]
.sym 13570 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13572 w_tx_data_io[3]
.sym 13576 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13577 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13578 w_tx_data_io[5]
.sym 13581 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13583 w_tx_data_io[7]
.sym 13584 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13587 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13588 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 13589 w_tx_data_io[1]
.sym 13590 w_tx_data_smi[1]
.sym 13594 w_tx_data_io[2]
.sym 13595 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13596 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13599 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13602 w_tx_data_io[4]
.sym 13603 spi_if_ins.o_cs_SB_LUT4_I1_1_O
.sym 13604 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13605 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13610 io_ctrl_ins.debug_mode[0]
.sym 13611 io_ctrl_ins.rf_mode[2]
.sym 13613 io_ctrl_ins.rf_mode[1]
.sym 13618 w_rx_data[6]
.sym 13622 w_tx_data_io[5]
.sym 13626 w_tx_data_io[6]
.sym 13633 io_ctrl_ins.debug_mode[1]
.sym 13637 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13647 w_soft_reset
.sym 13650 w_ioc[2]
.sym 13652 w_ioc[3]
.sym 13655 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13656 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13659 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 13665 spi_if_ins.o_cs_SB_LUT4_I1_1_O
.sym 13670 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13673 w_tx_data_sys[0]
.sym 13678 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 13686 w_ioc[2]
.sym 13688 w_ioc[3]
.sym 13692 w_soft_reset
.sym 13693 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 13695 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13698 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13699 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 13700 w_tx_data_sys[0]
.sym 13701 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13726 spi_if_ins.o_cs_SB_LUT4_I1_1_O
.sym 13727 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13729 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13730 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 13731 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13732 i_button_SB_LUT4_I1_O[1]
.sym 13733 io_ctrl_ins.pmod_dir_state[6]
.sym 13734 io_ctrl_ins.pmod_dir_state[7]
.sym 13736 i_button_SB_LUT4_I1_O[0]
.sym 13748 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13751 w_rx_data[2]
.sym 13753 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 13757 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 13759 io_ctrl_ins.rf_mode[2]
.sym 13760 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13761 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 13762 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13763 io_ctrl_ins.rf_mode[1]
.sym 13771 w_rx_data[2]
.sym 13772 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13776 io_ctrl_ins.o_pmod[5]
.sym 13779 spi_if_ins.o_ioc_SB_LUT4_I2_O[2]
.sym 13780 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 13781 w_rx_data[1]
.sym 13788 w_ioc[0]
.sym 13790 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13793 w_ioc[4]
.sym 13794 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 13796 w_ioc[0]
.sym 13799 io_ctrl_ins.pmod_dir_state[5]
.sym 13800 w_ioc[1]
.sym 13801 w_ioc[4]
.sym 13803 w_ioc[4]
.sym 13804 w_ioc[1]
.sym 13805 spi_if_ins.o_ioc_SB_LUT4_I2_O[2]
.sym 13806 w_ioc[0]
.sym 13809 w_ioc[4]
.sym 13810 spi_if_ins.o_ioc_SB_LUT4_I2_O[2]
.sym 13811 w_ioc[1]
.sym 13812 w_ioc[0]
.sym 13816 w_ioc[0]
.sym 13817 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13818 w_ioc[1]
.sym 13821 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 13822 io_ctrl_ins.o_pmod[5]
.sym 13823 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 13824 io_ctrl_ins.pmod_dir_state[5]
.sym 13827 w_ioc[0]
.sym 13828 w_ioc[1]
.sym 13829 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13833 w_rx_data[2]
.sym 13840 w_ioc[1]
.sym 13841 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13842 w_ioc[0]
.sym 13846 w_rx_data[1]
.sym 13849 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13850 r_counter_$glb_clk
.sym 13851 w_soft_reset_$glb_sr
.sym 13852 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 13853 io_ctrl_ins.pmod_dir_state[3]
.sym 13854 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 13855 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 13856 io_ctrl_ins.pmod_dir_state[1]
.sym 13857 io_ctrl_ins.pmod_dir_state[5]
.sym 13858 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 13859 io_ctrl_ins.pmod_dir_state[4]
.sym 13866 w_soft_reset
.sym 13868 o_rx_h_tx_l$SB_IO_OUT
.sym 13873 o_led1$SB_IO_OUT
.sym 13880 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13886 w_rx_data[2]
.sym 13887 w_rx_data[1]
.sym 13893 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 13894 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13895 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13896 w_rx_data[6]
.sym 13897 w_rx_data[1]
.sym 13898 w_ioc[1]
.sym 13900 io_ctrl_ins.debug_mode[1]
.sym 13901 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13902 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 13903 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 13904 io_ctrl_ins.mixer_en_state
.sym 13905 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 13906 w_rx_data[0]
.sym 13911 io_ctrl_ins.o_pmod[1]
.sym 13923 io_ctrl_ins.debug_mode[0]
.sym 13926 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 13927 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13928 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 13929 w_ioc[1]
.sym 13932 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 13934 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13938 w_rx_data[1]
.sym 13944 w_rx_data[6]
.sym 13950 w_rx_data[0]
.sym 13956 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 13957 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 13958 io_ctrl_ins.debug_mode[1]
.sym 13959 io_ctrl_ins.o_pmod[1]
.sym 13968 io_ctrl_ins.debug_mode[0]
.sym 13969 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 13970 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 13971 io_ctrl_ins.mixer_en_state
.sym 13972 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13973 r_counter_$glb_clk
.sym 13977 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 13978 io_ctrl_ins.rf_pin_state[2]
.sym 13980 io_ctrl_ins.rf_pin_state[1]
.sym 13981 io_ctrl_ins.rf_pin_state[0]
.sym 13982 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 13990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 13993 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14022 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14027 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14030 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14031 io_ctrl_ins.rf_mode[2]
.sym 14035 io_ctrl_ins.rf_mode[1]
.sym 14037 io_ctrl_ins.rf_pin_state[1]
.sym 14043 io_ctrl_ins.rf_pin_state[2]
.sym 14046 io_ctrl_ins.rf_pin_state[0]
.sym 14061 io_ctrl_ins.rf_pin_state[2]
.sym 14062 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14063 io_ctrl_ins.rf_mode[2]
.sym 14064 io_ctrl_ins.rf_mode[1]
.sym 14067 io_ctrl_ins.rf_mode[1]
.sym 14068 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14069 io_ctrl_ins.rf_pin_state[0]
.sym 14070 io_ctrl_ins.rf_mode[2]
.sym 14079 io_ctrl_ins.rf_mode[1]
.sym 14080 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14081 io_ctrl_ins.rf_pin_state[1]
.sym 14095 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14096 r_counter_$glb_clk
.sym 14114 io_ctrl_ins.rf_mode[0]
.sym 14116 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 14121 i_config[0]$SB_IO_IN
.sym 14227 r_counter
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14388 lvds_clock
.sym 14410 lvds_clock
.sym 14418 smi_ctrl_ins.soe_and_reset
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a3$SB_IO_IN
.sym 14431 i_smi_a3$SB_IO_IN
.sym 14433 smi_ctrl_ins.soe_and_reset
.sym 14441 w_smi_data_output[3]
.sym 14445 lvds_rx_09_inst.r_data[31]
.sym 14446 lvds_rx_09_inst.r_data[28]
.sym 14447 lvds_rx_09_inst.r_data[30]
.sym 14448 lvds_rx_09_inst.r_data[26]
.sym 14451 lvds_rx_09_inst.r_data[29]
.sym 14466 w_lvds_rx_09_d0
.sym 14474 i_smi_a1$SB_IO_IN
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14488 w_soft_reset
.sym 14495 i_smi_soe_se$SB_IO_IN
.sym 14550 i_smi_soe_se$SB_IO_IN
.sym 14552 w_soft_reset
.sym 14573 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_5_O[3]
.sym 14576 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_7_O[3]
.sym 14577 w_smi_data_output[6]
.sym 14578 w_smi_data_output[7]
.sym 14588 rx_09_fifo.rd_addr[5]
.sym 14589 rx_09_fifo.rd_addr[4]
.sym 14597 i_smi_soe_se$SB_IO_IN
.sym 14614 w_smi_data_output[7]
.sym 14617 lvds_rx_09_inst.r_data[27]
.sym 14621 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 14628 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 14641 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 14659 w_rx_09_fifo_pulled_data[23]
.sym 14664 w_rx_09_fifo_pulled_data[22]
.sym 14669 smi_ctrl_ins.int_cnt_09[3]
.sym 14671 w_rx_09_fifo_pulled_data[30]
.sym 14672 smi_ctrl_ins.int_cnt_09[4]
.sym 14677 smi_ctrl_ins.int_cnt_09[3]
.sym 14678 w_rx_09_fifo_pulled_data[31]
.sym 14682 w_rx_09_fifo_pulled_data[31]
.sym 14683 w_rx_09_fifo_pulled_data[23]
.sym 14684 smi_ctrl_ins.int_cnt_09[3]
.sym 14685 smi_ctrl_ins.int_cnt_09[4]
.sym 14700 smi_ctrl_ins.int_cnt_09[3]
.sym 14701 w_rx_09_fifo_pulled_data[30]
.sym 14702 smi_ctrl_ins.int_cnt_09[4]
.sym 14703 w_rx_09_fifo_pulled_data[22]
.sym 14731 i_smi_a1_SB_LUT4_I1_O
.sym 14735 smi_ctrl_ins.int_cnt_09[3]
.sym 14738 smi_ctrl_ins.int_cnt_09[4]
.sym 14749 w_rx_09_fifo_pulled_data[20]
.sym 14755 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 14757 w_rx_09_fifo_pulled_data[16]
.sym 14761 w_smi_data_output[6]
.sym 14776 w_soft_reset
.sym 14777 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 14785 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14789 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 14793 w_rx_09_fifo_empty
.sym 14812 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14823 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 14824 w_soft_reset
.sym 14825 w_rx_09_fifo_empty
.sym 14826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14835 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 14852 r_counter_$glb_clk
.sym 14853 w_soft_reset_$glb_sr
.sym 14855 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 14859 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 14860 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 14868 i_smi_a1$SB_IO_IN
.sym 14869 i_smi_a3$SB_IO_IN
.sym 14870 w_rx_09_fifo_data[24]
.sym 14874 i_smi_a3$SB_IO_IN
.sym 14888 smi_ctrl_ins.int_cnt_09[4]
.sym 14889 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14897 w_soft_reset
.sym 14899 smi_ctrl_ins.int_cnt_09[3]
.sym 14900 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14902 smi_ctrl_ins.int_cnt_09[4]
.sym 14904 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 14905 w_soft_reset
.sym 14906 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 14907 smi_ctrl_ins.int_cnt_09[3]
.sym 14908 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14909 i_smi_a2$SB_IO_IN
.sym 14910 w_rx_09_fifo_pulled_data[24]
.sym 14914 i_smi_a1$SB_IO_IN
.sym 14917 w_rx_09_fifo_pulled_data[16]
.sym 14920 i_smi_a3$SB_IO_IN
.sym 14921 w_rx_09_fifo_empty
.sym 14922 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 14934 w_rx_09_fifo_empty
.sym 14935 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14936 w_soft_reset
.sym 14937 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 14946 i_smi_a1$SB_IO_IN
.sym 14947 i_smi_a3$SB_IO_IN
.sym 14948 i_smi_a2$SB_IO_IN
.sym 14949 w_soft_reset
.sym 14952 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 14953 w_rx_09_fifo_empty
.sym 14954 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 14955 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14958 smi_ctrl_ins.int_cnt_09[4]
.sym 14959 smi_ctrl_ins.int_cnt_09[3]
.sym 14960 w_rx_09_fifo_empty
.sym 14967 w_soft_reset
.sym 14970 smi_ctrl_ins.int_cnt_09[4]
.sym 14971 w_rx_09_fifo_pulled_data[16]
.sym 14972 smi_ctrl_ins.int_cnt_09[3]
.sym 14973 w_rx_09_fifo_pulled_data[24]
.sym 14974 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 14975 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 14978 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 14979 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 14980 lvds_rx_09_inst.r_phase_count[0]
.sym 14981 w_rx_09_fifo_data[27]
.sym 14982 lvds_rx_09_inst.r_phase_count[1]
.sym 14993 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 14997 rx_09_fifo.wr_addr[7]
.sym 15002 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15009 lvds_rx_09_inst.r_data[27]
.sym 15012 i_ss$SB_IO_IN
.sym 15018 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 15024 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 15027 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 15029 w_rx_09_fifo_pulled_data[0]
.sym 15031 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 15032 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 15033 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_15_O[3]
.sym 15036 i_smi_a1_SB_LUT4_I1_O
.sym 15039 w_lvds_rx_09_d0
.sym 15042 w_rx_09_fifo_pulled_data[8]
.sym 15044 w_lvds_rx_09_d1
.sym 15048 smi_ctrl_ins.int_cnt_09[4]
.sym 15049 lvds_rx_09_inst.o_debug_state[1]
.sym 15051 lvds_rx_09_inst.o_debug_state[1]
.sym 15052 w_lvds_rx_09_d1
.sym 15053 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 15054 w_lvds_rx_09_d0
.sym 15070 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 15081 w_rx_09_fifo_pulled_data[8]
.sym 15082 w_rx_09_fifo_pulled_data[0]
.sym 15083 smi_ctrl_ins.int_cnt_09[4]
.sym 15084 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_15_O[3]
.sym 15094 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 15095 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 15096 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 15097 i_smi_a1_SB_LUT4_I1_O
.sym 15098 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 15101 int_miso
.sym 15104 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15111 i_smi_a1$SB_IO_IN
.sym 15114 rx_09_fifo.wr_addr[9]
.sym 15115 w_rx_09_fifo_pulled_data[0]
.sym 15128 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15135 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15152 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15161 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15164 spi_if_ins.r_tx_data_valid
.sym 15169 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15172 i_ss$SB_IO_IN
.sym 15210 i_ss$SB_IO_IN
.sym 15211 spi_if_ins.r_tx_data_valid
.sym 15216 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15220 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15221 r_counter_$glb_clk
.sym 15222 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15225 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15226 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15227 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15228 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15229 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15230 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15235 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 15238 spi_if_ins.r_tx_byte[7]
.sym 15241 w_rx_09_fifo_data[11]
.sym 15244 int_miso
.sym 15256 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15258 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 15264 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15267 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15270 spi_if_ins.spi.r_tx_byte[1]
.sym 15275 spi_if_ins.r_tx_byte[3]
.sym 15277 spi_if_ins.spi.r_tx_byte[3]
.sym 15278 spi_if_ins.spi.r_tx_byte[7]
.sym 15280 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15281 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15282 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15283 spi_if_ins.r_tx_byte[7]
.sym 15284 spi_if_ins.spi.r_tx_byte[5]
.sym 15286 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15287 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15290 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15291 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15293 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15295 spi_if_ins.r_tx_byte[5]
.sym 15297 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15298 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15299 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15300 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15304 spi_if_ins.spi.r_tx_byte[1]
.sym 15305 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15306 spi_if_ins.spi.r_tx_byte[5]
.sym 15309 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15310 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15311 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15312 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15317 spi_if_ins.r_tx_byte[7]
.sym 15321 spi_if_ins.r_tx_byte[5]
.sym 15330 spi_if_ins.r_tx_byte[3]
.sym 15333 spi_if_ins.spi.r_tx_byte[3]
.sym 15334 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15335 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15336 spi_if_ins.spi.r_tx_byte[7]
.sym 15343 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15345 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15348 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15349 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15360 $PACKER_VCC_NET
.sym 15361 spi_if_ins.r_tx_byte[3]
.sym 15376 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15379 i_ss$SB_IO_IN
.sym 15388 spi_if_ins.spi.r_tx_byte[0]
.sym 15390 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15391 spi_if_ins.spi.r_tx_byte[4]
.sym 15396 spi_if_ins.spi.r_tx_byte[6]
.sym 15397 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15400 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15403 spi_if_ins.r_tx_byte[0]
.sym 15405 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15407 spi_if_ins.r_tx_byte[1]
.sym 15409 spi_if_ins.r_tx_byte[2]
.sym 15413 spi_if_ins.r_tx_byte[4]
.sym 15414 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15415 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15416 spi_if_ins.spi.r_tx_byte[2]
.sym 15421 spi_if_ins.spi.r_tx_byte[0]
.sym 15422 spi_if_ins.spi.r_tx_byte[4]
.sym 15423 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15429 spi_if_ins.r_tx_byte[0]
.sym 15432 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15433 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15438 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15439 spi_if_ins.spi.r_tx_byte[6]
.sym 15440 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15441 spi_if_ins.spi.r_tx_byte[2]
.sym 15445 spi_if_ins.r_tx_byte[4]
.sym 15451 spi_if_ins.r_tx_byte[2]
.sym 15458 spi_if_ins.r_tx_byte[1]
.sym 15466 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15467 r_counter_$glb_clk
.sym 15468 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15476 spi_if_ins.spi.r_rx_done
.sym 15484 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15512 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15517 spi_if_ins.r_tx_byte[6]
.sym 15519 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15520 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15539 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15549 spi_if_ins.r_tx_byte[6]
.sym 15558 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15564 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15589 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15596 w_rx_data[6]
.sym 15599 w_rx_data[7]
.sym 15604 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15606 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 15617 w_rx_data[6]
.sym 15623 w_rx_data[7]
.sym 15635 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15642 r_tx_data[6]
.sym 15643 r_tx_data[3]
.sym 15652 r_tx_data[0]
.sym 15669 r_tx_data[0]
.sym 15684 r_tx_data[3]
.sym 15711 r_tx_data[6]
.sym 15712 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15713 r_counter_$glb_clk
.sym 15715 w_rx_data[2]
.sym 15717 w_rx_data[4]
.sym 15720 w_rx_data[5]
.sym 15721 w_rx_data[3]
.sym 15722 w_rx_data[0]
.sym 15736 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 15739 io_ctrl_ins.debug_mode[0]
.sym 15740 i_button$SB_IO_IN
.sym 15741 io_ctrl_ins.rf_mode[2]
.sym 15742 w_rx_data[5]
.sym 15743 w_rx_data[6]
.sym 15744 w_rx_data[3]
.sym 15745 io_ctrl_ins.rf_mode[1]
.sym 15746 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15747 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 15749 w_rx_data[7]
.sym 15758 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15774 w_rx_data[4]
.sym 15778 w_rx_data[3]
.sym 15779 w_rx_data[0]
.sym 15814 w_rx_data[0]
.sym 15820 w_rx_data[4]
.sym 15832 w_rx_data[3]
.sym 15835 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15836 r_counter_$glb_clk
.sym 15837 w_soft_reset_$glb_sr
.sym 15838 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15839 io_ctrl_ins.o_pmod[4]
.sym 15840 io_ctrl_ins.o_pmod[3]
.sym 15841 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 15842 io_ctrl_ins.o_pmod[7]
.sym 15844 io_ctrl_ins.o_pmod[2]
.sym 15845 io_ctrl_ins.o_pmod[5]
.sym 15846 spi_if_ins.w_rx_data[3]
.sym 15856 w_rx_data[1]
.sym 15857 w_rx_data[2]
.sym 15859 $PACKER_VCC_NET
.sym 15862 w_rx_data[4]
.sym 15869 io_ctrl_ins.rf_mode[2]
.sym 15872 w_rx_data[0]
.sym 15873 io_ctrl_ins.rf_mode[1]
.sym 15879 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 15881 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 15882 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15884 io_ctrl_ins.pmod_dir_state[7]
.sym 15885 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 15886 o_rx_h_tx_l$SB_IO_OUT
.sym 15887 w_rx_data[6]
.sym 15888 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 15889 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15891 io_ctrl_ins.pmod_dir_state[6]
.sym 15893 w_rx_data[7]
.sym 15894 w_soft_reset
.sym 15900 i_button$SB_IO_IN
.sym 15903 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15906 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15907 io_ctrl_ins.o_pmod[7]
.sym 15912 w_soft_reset
.sym 15913 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15918 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15919 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 15920 io_ctrl_ins.pmod_dir_state[6]
.sym 15921 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 15924 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 15927 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15930 io_ctrl_ins.o_pmod[7]
.sym 15931 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 15932 i_button$SB_IO_IN
.sym 15933 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 15937 w_rx_data[6]
.sym 15942 w_rx_data[7]
.sym 15954 o_rx_h_tx_l$SB_IO_OUT
.sym 15955 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 15956 io_ctrl_ins.pmod_dir_state[7]
.sym 15957 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 15958 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15959 r_counter_$glb_clk
.sym 15961 io_ctrl_ins.rf_pin_state[5]
.sym 15964 io_ctrl_ins.rf_pin_state[3]
.sym 15965 io_ctrl_ins.rf_pin_state[4]
.sym 15966 io_ctrl_ins.rf_pin_state[7]
.sym 15967 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15968 io_ctrl_ins.rf_pin_state[6]
.sym 15977 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15979 o_led0$SB_IO_OUT
.sym 15988 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16002 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 16004 io_ctrl_ins.o_pmod[3]
.sym 16005 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16012 w_rx_data[5]
.sym 16013 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16014 w_rx_data[3]
.sym 16017 io_ctrl_ins.pmod_dir_state[4]
.sym 16019 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 16020 w_rx_data[1]
.sym 16022 w_rx_data[4]
.sym 16023 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 16026 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 16027 io_ctrl_ins.pmod_dir_state[3]
.sym 16028 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 16029 io_ctrl_ins.rf_mode[2]
.sym 16030 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 16035 io_ctrl_ins.pmod_dir_state[4]
.sym 16036 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 16037 io_ctrl_ins.rf_mode[2]
.sym 16038 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 16041 w_rx_data[3]
.sym 16047 io_ctrl_ins.o_pmod[3]
.sym 16048 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 16049 io_ctrl_ins.pmod_dir_state[3]
.sym 16050 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 16053 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 16054 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 16055 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 16061 w_rx_data[1]
.sym 16067 w_rx_data[5]
.sym 16072 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16078 w_rx_data[4]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16082 r_counter_$glb_clk
.sym 16084 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 16088 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 16089 w_tx_data_io[3]
.sym 16090 w_tx_data_io[4]
.sym 16104 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16106 io_ctrl_ins.debug_mode[1]
.sym 16126 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 16127 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16132 w_rx_data[1]
.sym 16133 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16139 w_rx_data[2]
.sym 16144 w_rx_data[0]
.sym 16148 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16173 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16176 w_rx_data[2]
.sym 16188 w_rx_data[1]
.sym 16195 w_rx_data[0]
.sym 16200 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 16202 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16204 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16205 r_counter_$glb_clk
.sym 16222 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 16228 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 16230 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 16232 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16236 i_button$SB_IO_IN
.sym 16240 i_config[3]$SB_IO_IN
.sym 16385 r_counter
.sym 16443 r_counter
.sym 16451 i_glob_clock$SB_IO_IN_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 r_counter
.sym 16521 r_counter
.sym 16554 w_rx_09_fifo_data[30]
.sym 16555 w_rx_09_fifo_data[28]
.sym 16557 w_rx_09_fifo_data[31]
.sym 16558 $PACKER_VCC_NET
.sym 16559 w_rx_09_fifo_data[29]
.sym 16579 i_smi_a1_SB_LUT4_I1_O
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16602 lvds_rx_09_inst.r_data[29]
.sym 16607 lvds_rx_09_inst.r_data[26]
.sym 16615 lvds_rx_09_inst.r_data[27]
.sym 16621 lvds_rx_09_inst.r_data[28]
.sym 16623 lvds_rx_09_inst.r_data[24]
.sym 16636 lvds_rx_09_inst.r_data[29]
.sym 16643 lvds_rx_09_inst.r_data[26]
.sym 16646 lvds_rx_09_inst.r_data[28]
.sym 16653 lvds_rx_09_inst.r_data[24]
.sym 16673 lvds_rx_09_inst.r_data[27]
.sym 16674 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]_$glb_ce
.sym 16675 lvds_clock_$glb_clk
.sym 16676 w_soft_reset_$glb_sr
.sym 16683 i_smi_a1_SB_LUT4_I1_O
.sym 16685 w_smi_data_output[5]
.sym 16686 w_smi_data_output[4]
.sym 16701 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 16718 lvds_rx_09_inst.r_data[24]
.sym 16721 w_smi_data_output[4]
.sym 16723 lvds_rx_09_inst.r_data[26]
.sym 16733 w_rx_09_fifo_pulled_data[28]
.sym 16734 w_rx_09_fifo_pulled_data[29]
.sym 16741 i_smi_a1_SB_LUT4_I1_O
.sym 16743 w_smi_data_output[1]
.sym 16758 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_1_O[3]
.sym 16759 w_rx_09_fifo_pulled_data[20]
.sym 16760 w_rx_09_fifo_pulled_data[7]
.sym 16762 smi_ctrl_ins.int_cnt_09[3]
.sym 16765 smi_ctrl_ins.int_cnt_09[4]
.sym 16768 w_rx_09_fifo_pulled_data[6]
.sym 16769 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_3_O[3]
.sym 16773 smi_ctrl_ins.int_cnt_09[4]
.sym 16775 w_rx_09_fifo_pulled_data[14]
.sym 16780 w_rx_09_fifo_pulled_data[21]
.sym 16785 i_smi_a1_SB_LUT4_I1_O
.sym 16786 w_rx_09_fifo_pulled_data[15]
.sym 16788 w_rx_09_fifo_pulled_data[29]
.sym 16789 w_rx_09_fifo_pulled_data[28]
.sym 16797 smi_ctrl_ins.int_cnt_09[4]
.sym 16798 w_rx_09_fifo_pulled_data[21]
.sym 16799 w_rx_09_fifo_pulled_data[29]
.sym 16800 smi_ctrl_ins.int_cnt_09[3]
.sym 16815 smi_ctrl_ins.int_cnt_09[3]
.sym 16816 w_rx_09_fifo_pulled_data[20]
.sym 16817 w_rx_09_fifo_pulled_data[28]
.sym 16818 smi_ctrl_ins.int_cnt_09[4]
.sym 16821 w_rx_09_fifo_pulled_data[14]
.sym 16822 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_3_O[3]
.sym 16823 w_rx_09_fifo_pulled_data[6]
.sym 16824 smi_ctrl_ins.int_cnt_09[4]
.sym 16827 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_1_O[3]
.sym 16828 smi_ctrl_ins.int_cnt_09[4]
.sym 16829 w_rx_09_fifo_pulled_data[7]
.sym 16830 w_rx_09_fifo_pulled_data[15]
.sym 16837 i_smi_a1_SB_LUT4_I1_O
.sym 16838 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 16841 w_rx_09_fifo_pulled_data[14]
.sym 16844 w_rx_09_fifo_pulled_data[15]
.sym 16845 w_rx_09_fifo_data[24]
.sym 16847 w_rx_09_fifo_data[21]
.sym 16854 w_rx_09_fifo_pulled_data[6]
.sym 16856 w_rx_09_fifo_pulled_data[7]
.sym 16857 rx_09_fifo.rd_addr[9]
.sym 16864 lvds_rx_09_inst.o_debug_state[1]
.sym 16866 w_rx_09_fifo_pulled_data[21]
.sym 16869 rx_09_fifo.wr_addr[5]
.sym 16870 lvds_rx_09_inst.o_debug_state[0]
.sym 16872 i_smi_a1_SB_LUT4_I1_O
.sym 16873 lvds_rx_09_inst.o_debug_state[0]
.sym 16875 w_rx_09_fifo_pulled_data[25]
.sym 16887 i_smi_a3$SB_IO_IN
.sym 16888 i_smi_a2$SB_IO_IN
.sym 16896 i_smi_a1$SB_IO_IN
.sym 16898 w_soft_reset
.sym 16904 smi_ctrl_ins.int_cnt_09[4]
.sym 16908 i_smi_a2_SB_LUT4_I0_O
.sym 16909 smi_ctrl_ins.int_cnt_09[3]
.sym 16914 i_smi_a1$SB_IO_IN
.sym 16915 i_smi_a2$SB_IO_IN
.sym 16916 i_smi_a3$SB_IO_IN
.sym 16917 w_soft_reset
.sym 16941 smi_ctrl_ins.int_cnt_09[3]
.sym 16956 smi_ctrl_ins.int_cnt_09[4]
.sym 16958 smi_ctrl_ins.int_cnt_09[3]
.sym 16960 i_smi_a2_SB_LUT4_I0_O
.sym 16961 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 16962 w_soft_reset_$glb_sr
.sym 16965 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_9_O[3]
.sym 16966 w_smi_data_output[1]
.sym 16968 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_13_O[3]
.sym 16969 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_11_O[3]
.sym 16979 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 16981 i_ss$SB_IO_IN
.sym 16987 w_smi_data_output[2]
.sym 16989 rx_09_fifo.rd_addr[1]
.sym 16991 rx_09_fifo.rd_addr[8]
.sym 16993 rx_09_fifo.rd_addr[9]
.sym 16996 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 16998 smi_ctrl_ins.int_cnt_09[4]
.sym 17005 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 17006 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 17021 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 17024 lvds_rx_09_inst.o_debug_state[1]
.sym 17027 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17030 lvds_rx_09_inst.o_debug_state[0]
.sym 17031 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 17033 lvds_rx_09_inst.o_debug_state[0]
.sym 17043 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 17044 lvds_rx_09_inst.o_debug_state[0]
.sym 17067 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17068 lvds_rx_09_inst.o_debug_state[1]
.sym 17069 lvds_rx_09_inst.o_debug_state[0]
.sym 17070 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 17073 lvds_rx_09_inst.o_debug_state[0]
.sym 17074 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 17075 lvds_rx_09_inst.o_debug_state[1]
.sym 17076 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17083 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 17084 lvds_clock_$glb_clk
.sym 17085 w_soft_reset_$glb_sr
.sym 17091 w_smi_data_output[3]
.sym 17092 w_smi_data_output[2]
.sym 17101 w_rx_09_fifo_pulled_data[27]
.sym 17102 w_rx_09_fifo_pulled_data[26]
.sym 17105 $PACKER_VCC_NET
.sym 17110 lvds_rx_09_inst.r_data[26]
.sym 17111 $PACKER_VCC_NET
.sym 17115 w_rx_09_fifo_pulled_data[9]
.sym 17117 $PACKER_VCC_NET
.sym 17118 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17127 $PACKER_VCC_NET
.sym 17132 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 17133 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 17136 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 17138 lvds_rx_09_inst.r_phase_count[0]
.sym 17146 lvds_rx_09_inst.r_phase_count[0]
.sym 17148 lvds_rx_09_inst.r_phase_count[1]
.sym 17152 lvds_rx_09_inst.r_data[27]
.sym 17159 $nextpnr_ICESTORM_LC_7$O
.sym 17161 lvds_rx_09_inst.r_phase_count[0]
.sym 17165 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 17167 $PACKER_VCC_NET
.sym 17168 lvds_rx_09_inst.r_phase_count[1]
.sym 17169 lvds_rx_09_inst.r_phase_count[0]
.sym 17172 $PACKER_VCC_NET
.sym 17173 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 17175 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 17181 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 17184 lvds_rx_09_inst.r_data[27]
.sym 17193 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 17206 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 17207 lvds_clock_$glb_clk
.sym 17215 w_rx_09_fifo_data[26]
.sym 17222 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 17223 w_rx_09_fifo_pulled_data[16]
.sym 17229 w_rx_09_fifo_pulled_data[10]
.sym 17238 w_rx_09_fifo_data[27]
.sym 17239 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17241 $PACKER_GND_NET
.sym 17244 w_rx_09_fifo_pulled_data[11]
.sym 17252 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17256 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17264 spi_if_ins.r_tx_byte[7]
.sym 17276 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17289 spi_if_ins.r_tx_byte[7]
.sym 17291 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17292 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17309 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17329 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17330 r_counter_$glb_clk
.sym 17333 spi_if_ins.spi.SCKr[2]
.sym 17334 $PACKER_GND_NET
.sym 17337 spi_if_ins.spi.SCKr[0]
.sym 17338 spi_if_ins.spi.SCKr[1]
.sym 17348 i_ss$SB_IO_IN
.sym 17375 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17376 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17377 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17383 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17387 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17394 $PACKER_VCC_NET
.sym 17395 spi_if_ins.spi.SCKr[1]
.sym 17398 spi_if_ins.spi.SCKr[2]
.sym 17402 $PACKER_VCC_NET
.sym 17403 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17404 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17405 $nextpnr_ICESTORM_LC_4$O
.sym 17407 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17411 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17413 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17414 $PACKER_VCC_NET
.sym 17419 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17420 $PACKER_VCC_NET
.sym 17421 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17424 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17430 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17431 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17433 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17437 spi_if_ins.spi.SCKr[1]
.sym 17438 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17439 spi_if_ins.spi.SCKr[2]
.sym 17442 spi_if_ins.spi.SCKr[1]
.sym 17443 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17444 spi_if_ins.spi.SCKr[2]
.sym 17445 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17448 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17449 $PACKER_VCC_NET
.sym 17451 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17452 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17454 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17457 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17460 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17461 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17468 i_sck$SB_IO_IN
.sym 17469 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17472 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 17500 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17516 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17541 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17550 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17576 r_counter_$glb_clk
.sym 17578 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17580 spi_if_ins.spi.r2_rx_done
.sym 17582 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17584 spi_if_ins.spi.r3_rx_done
.sym 17585 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17591 i_ss$SB_IO_IN
.sym 17613 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17621 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17632 i_ss$SB_IO_IN
.sym 17642 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17696 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17698 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17699 i_sck$SB_IO_IN_$glb_clk
.sym 17700 i_ss$SB_IO_IN
.sym 17717 i_ss$SB_IO_IN
.sym 17718 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17720 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17725 w_rx_data[1]
.sym 17730 w_rx_data[2]
.sym 17733 $PACKER_GND_NET
.sym 17744 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 17752 spi_if_ins.w_rx_data[6]
.sym 17769 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17800 spi_if_ins.w_rx_data[6]
.sym 17820 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 17821 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17830 w_rx_data[1]
.sym 17840 spi_if_ins.w_rx_data[6]
.sym 17848 o_led0$SB_IO_OUT
.sym 17853 w_rx_data[1]
.sym 17854 w_rx_data[0]
.sym 17866 spi_if_ins.w_rx_data[2]
.sym 17867 spi_if_ins.w_rx_data[4]
.sym 17868 spi_if_ins.w_rx_data[3]
.sym 17870 spi_if_ins.w_rx_data[5]
.sym 17874 spi_if_ins.w_rx_data[0]
.sym 17883 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17899 spi_if_ins.w_rx_data[2]
.sym 17912 spi_if_ins.w_rx_data[4]
.sym 17928 spi_if_ins.w_rx_data[5]
.sym 17937 spi_if_ins.w_rx_data[3]
.sym 17941 spi_if_ins.w_rx_data[0]
.sym 17944 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17945 r_counter_$glb_clk
.sym 17952 o_led1$SB_IO_OUT
.sym 17953 o_led0$SB_IO_OUT
.sym 17960 spi_if_ins.w_rx_data[0]
.sym 17961 spi_if_ins.w_rx_data[4]
.sym 17966 spi_if_ins.w_rx_data[5]
.sym 17970 spi_if_ins.w_rx_data[2]
.sym 17972 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 17981 io_ctrl_ins.o_pmod[4]
.sym 17990 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17994 w_rx_data[3]
.sym 17995 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17996 w_rx_data[2]
.sym 17998 w_rx_data[4]
.sym 18001 w_rx_data[5]
.sym 18002 w_rx_data[7]
.sym 18006 w_soft_reset
.sym 18008 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 18016 io_ctrl_ins.debug_mode[0]
.sym 18018 io_ctrl_ins.debug_mode[1]
.sym 18021 w_soft_reset
.sym 18022 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18023 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 18029 w_rx_data[4]
.sym 18035 w_rx_data[3]
.sym 18039 io_ctrl_ins.debug_mode[0]
.sym 18041 io_ctrl_ins.debug_mode[1]
.sym 18046 w_rx_data[7]
.sym 18058 w_rx_data[2]
.sym 18064 w_rx_data[5]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18068 r_counter_$glb_clk
.sym 18070 o_tr_vc2$SB_IO_OUT
.sym 18071 o_tr_vc1$SB_IO_OUT
.sym 18073 o_rx_h_tx_l$SB_IO_OUT
.sym 18074 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18075 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18077 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18097 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18100 o_tr_vc1_b$SB_IO_OUT
.sym 18104 i_config[1]$SB_IO_IN
.sym 18113 w_rx_data[5]
.sym 18114 io_ctrl_ins.rf_mode[2]
.sym 18115 w_rx_data[3]
.sym 18116 io_ctrl_ins.debug_mode[1]
.sym 18120 io_ctrl_ins.debug_mode[0]
.sym 18122 w_rx_data[7]
.sym 18123 w_rx_data[4]
.sym 18124 w_rx_data[6]
.sym 18126 io_ctrl_ins.rf_mode[1]
.sym 18129 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18146 w_rx_data[5]
.sym 18165 w_rx_data[3]
.sym 18169 w_rx_data[4]
.sym 18175 w_rx_data[7]
.sym 18180 io_ctrl_ins.rf_mode[1]
.sym 18181 io_ctrl_ins.rf_mode[2]
.sym 18182 io_ctrl_ins.debug_mode[0]
.sym 18183 io_ctrl_ins.debug_mode[1]
.sym 18187 w_rx_data[6]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18191 r_counter_$glb_clk
.sym 18194 o_tr_vc1_b$SB_IO_OUT
.sym 18196 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18210 io_ctrl_ins.rf_mode[2]
.sym 18213 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18214 io_ctrl_ins.rf_mode[1]
.sym 18236 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 18238 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 18240 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 18242 o_tr_vc2$SB_IO_OUT
.sym 18244 io_ctrl_ins.rf_mode[1]
.sym 18246 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 18250 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 18251 o_tr_vc1_b$SB_IO_OUT
.sym 18253 io_ctrl_ins.o_pmod[4]
.sym 18254 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 18258 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 18259 i_config[0]$SB_IO_IN
.sym 18260 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 18261 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 18263 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18264 i_config[1]$SB_IO_IN
.sym 18267 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 18268 o_tr_vc2$SB_IO_OUT
.sym 18269 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 18270 io_ctrl_ins.rf_mode[1]
.sym 18291 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 18292 o_tr_vc1_b$SB_IO_OUT
.sym 18293 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 18294 io_ctrl_ins.o_pmod[4]
.sym 18297 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 18298 i_config[0]$SB_IO_IN
.sym 18299 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 18300 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 18303 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 18304 i_config[1]$SB_IO_IN
.sym 18305 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 18306 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 18313 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 18314 r_counter_$glb_clk
.sym 18315 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18345 i_config[2]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18591 i_config[1]$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a3$SB_IO_IN
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18653 i_smi_a3$SB_IO_IN
.sym 18660 w_smi_data_output[4]
.sym 18662 w_rx_09_fifo_pulled_data[4]
.sym 18666 w_rx_09_fifo_pulled_data[5]
.sym 18683 $PACKER_VCC_NET
.sym 18704 lvds_rx_09_inst.r_data[31]
.sym 18706 lvds_rx_09_inst.r_data[30]
.sym 18710 lvds_rx_09_inst.r_data[29]
.sym 18713 lvds_rx_09_inst.r_data[28]
.sym 18732 $PACKER_VCC_NET
.sym 18742 lvds_rx_09_inst.r_data[30]
.sym 18751 lvds_rx_09_inst.r_data[28]
.sym 18761 lvds_rx_09_inst.r_data[31]
.sym 18769 $PACKER_VCC_NET
.sym 18773 lvds_rx_09_inst.r_data[29]
.sym 18782 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 18783 lvds_clock_$glb_clk
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18790 w_rx_09_fifo_pulled_data[6]
.sym 18794 w_rx_09_fifo_pulled_data[7]
.sym 18803 rx_09_fifo.wr_addr[6]
.sym 18809 rx_09_fifo.wr_addr[3]
.sym 18812 rx_09_fifo.wr_addr[5]
.sym 18821 rx_09_fifo.wr_addr[7]
.sym 18823 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 18826 w_smi_data_output[5]
.sym 18827 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18835 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 18839 rx_09_fifo.wr_addr[8]
.sym 18858 w_smi_data_output[3]
.sym 18867 w_rx_09_fifo_pulled_data[4]
.sym 18868 i_smi_a1_SB_LUT4_I1_O
.sym 18871 w_rx_09_fifo_pulled_data[5]
.sym 18875 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_5_O[3]
.sym 18878 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_7_O[3]
.sym 18882 i_smi_a1_SB_LUT4_I1_O
.sym 18889 smi_ctrl_ins.int_cnt_09[4]
.sym 18891 w_rx_09_fifo_pulled_data[12]
.sym 18895 w_rx_09_fifo_pulled_data[13]
.sym 18897 smi_ctrl_ins.int_cnt_09[4]
.sym 18911 i_smi_a1_SB_LUT4_I1_O
.sym 18923 w_rx_09_fifo_pulled_data[13]
.sym 18924 w_rx_09_fifo_pulled_data[5]
.sym 18925 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_5_O[3]
.sym 18926 smi_ctrl_ins.int_cnt_09[4]
.sym 18929 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_7_O[3]
.sym 18930 w_rx_09_fifo_pulled_data[12]
.sym 18931 w_rx_09_fifo_pulled_data[4]
.sym 18932 smi_ctrl_ins.int_cnt_09[4]
.sym 18945 i_smi_a1_SB_LUT4_I1_O
.sym 18946 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 18949 w_rx_09_fifo_pulled_data[12]
.sym 18953 w_rx_09_fifo_pulled_data[13]
.sym 18965 rx_09_fifo.rd_addr[8]
.sym 18966 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 18968 rx_09_fifo.rd_addr[1]
.sym 18974 rx_09_fifo.wr_addr[5]
.sym 18980 w_rx_09_fifo_data[22]
.sym 18982 w_smi_data_output[3]
.sym 18983 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 18991 lvds_rx_09_inst.r_data[21]
.sym 19006 w_rx_09_fifo_pulled_data[14]
.sym 19008 lvds_rx_09_inst.r_data[24]
.sym 19018 w_rx_09_fifo_pulled_data[15]
.sym 19028 w_rx_09_fifo_pulled_data[14]
.sym 19046 w_rx_09_fifo_pulled_data[15]
.sym 19052 lvds_rx_09_inst.r_data[24]
.sym 19067 lvds_rx_09_inst.r_data[21]
.sym 19068 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 19069 lvds_clock_$glb_clk
.sym 19072 w_rx_09_fifo_pulled_data[14]
.sym 19076 w_rx_09_fifo_pulled_data[15]
.sym 19083 $PACKER_VCC_NET
.sym 19088 rx_09_fifo.wr_addr[9]
.sym 19091 $PACKER_VCC_NET
.sym 19094 w_rx_09_fifo_data[20]
.sym 19095 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 19098 w_rx_09_fifo_pulled_data[18]
.sym 19101 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19102 w_rx_09_fifo_pulled_data[2]
.sym 19106 w_rx_09_fifo_pulled_data[19]
.sym 19114 i_smi_a1_SB_LUT4_I1_O
.sym 19119 w_rx_09_fifo_pulled_data[25]
.sym 19122 w_rx_09_fifo_pulled_data[18]
.sym 19126 w_rx_09_fifo_pulled_data[27]
.sym 19127 w_rx_09_fifo_pulled_data[26]
.sym 19130 w_rx_09_fifo_pulled_data[19]
.sym 19132 smi_ctrl_ins.int_cnt_09[3]
.sym 19133 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_13_O[3]
.sym 19135 smi_ctrl_ins.int_cnt_09[4]
.sym 19137 w_rx_09_fifo_pulled_data[9]
.sym 19141 w_rx_09_fifo_pulled_data[17]
.sym 19143 w_rx_09_fifo_pulled_data[1]
.sym 19157 smi_ctrl_ins.int_cnt_09[3]
.sym 19158 w_rx_09_fifo_pulled_data[27]
.sym 19159 w_rx_09_fifo_pulled_data[19]
.sym 19160 smi_ctrl_ins.int_cnt_09[4]
.sym 19163 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_13_O[3]
.sym 19164 w_rx_09_fifo_pulled_data[1]
.sym 19165 smi_ctrl_ins.int_cnt_09[4]
.sym 19166 w_rx_09_fifo_pulled_data[9]
.sym 19175 w_rx_09_fifo_pulled_data[25]
.sym 19176 w_rx_09_fifo_pulled_data[17]
.sym 19177 smi_ctrl_ins.int_cnt_09[4]
.sym 19178 smi_ctrl_ins.int_cnt_09[3]
.sym 19181 w_rx_09_fifo_pulled_data[26]
.sym 19182 w_rx_09_fifo_pulled_data[18]
.sym 19183 smi_ctrl_ins.int_cnt_09[3]
.sym 19184 smi_ctrl_ins.int_cnt_09[4]
.sym 19191 i_smi_a1_SB_LUT4_I1_O
.sym 19192 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 19195 w_rx_09_fifo_pulled_data[16]
.sym 19199 w_rx_09_fifo_pulled_data[17]
.sym 19208 i_smi_a1_SB_LUT4_I1_O
.sym 19211 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19214 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 19218 w_rx_09_fifo_data[23]
.sym 19220 rx_09_fifo.wr_addr[3]
.sym 19223 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19227 rx_09_fifo.wr_addr[8]
.sym 19229 w_rx_09_fifo_pulled_data[1]
.sym 19238 w_rx_09_fifo_pulled_data[10]
.sym 19241 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_11_O[3]
.sym 19242 smi_ctrl_ins.int_cnt_09[4]
.sym 19245 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_9_O[3]
.sym 19246 i_smi_a1_SB_LUT4_I1_O
.sym 19250 smi_ctrl_ins.int_cnt_09[4]
.sym 19258 w_rx_09_fifo_pulled_data[11]
.sym 19262 w_rx_09_fifo_pulled_data[2]
.sym 19266 w_rx_09_fifo_pulled_data[3]
.sym 19298 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_9_O[3]
.sym 19299 w_rx_09_fifo_pulled_data[3]
.sym 19300 w_rx_09_fifo_pulled_data[11]
.sym 19301 smi_ctrl_ins.int_cnt_09[4]
.sym 19304 w_rx_09_fifo_pulled_data[2]
.sym 19305 w_rx_09_fifo_pulled_data[10]
.sym 19306 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_11_O[3]
.sym 19307 smi_ctrl_ins.int_cnt_09[4]
.sym 19314 i_smi_a1_SB_LUT4_I1_O
.sym 19315 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 19318 w_rx_09_fifo_pulled_data[18]
.sym 19322 w_rx_09_fifo_pulled_data[19]
.sym 19329 rx_09_fifo.wr_addr[5]
.sym 19332 rx_09_fifo.wr_addr[6]
.sym 19334 i_smi_a1_SB_LUT4_I1_O
.sym 19339 rx_09_fifo.wr_addr[4]
.sym 19341 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 19343 rx_09_fifo.rd_addr[4]
.sym 19344 rx_09_fifo.rd_addr[8]
.sym 19345 rx_09_fifo.rd_addr[5]
.sym 19346 rx_09_fifo.rd_addr[7]
.sym 19347 rx_09_fifo.rd_addr[6]
.sym 19350 rx_09_fifo.rd_addr[1]
.sym 19351 rx_09_fifo.rd_addr[9]
.sym 19352 w_rx_09_fifo_pulled_data[3]
.sym 19370 lvds_rx_09_inst.r_data[26]
.sym 19428 lvds_rx_09_inst.r_data[26]
.sym 19437 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 19438 lvds_clock_$glb_clk
.sym 19441 w_rx_09_fifo_pulled_data[0]
.sym 19445 w_rx_09_fifo_pulled_data[1]
.sym 19453 rx_09_fifo.rd_addr[9]
.sym 19457 rx_09_fifo.rd_addr[1]
.sym 19459 rx_09_fifo.rd_addr[8]
.sym 19462 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 19466 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 19472 rx_09_fifo.wr_addr[5]
.sym 19473 w_rx_09_fifo_data[26]
.sym 19485 i_sck$SB_IO_IN
.sym 19487 spi_if_ins.spi.SCKr[1]
.sym 19510 spi_if_ins.spi.SCKr[0]
.sym 19523 spi_if_ins.spi.SCKr[1]
.sym 19547 i_sck$SB_IO_IN
.sym 19552 spi_if_ins.spi.SCKr[0]
.sym 19561 r_counter_$glb_clk
.sym 19564 w_rx_09_fifo_pulled_data[2]
.sym 19568 w_rx_09_fifo_pulled_data[3]
.sym 19578 w_rx_09_fifo_data[25]
.sym 19581 rx_09_fifo.wr_addr[9]
.sym 19585 $PACKER_VCC_NET
.sym 19586 rx_09_fifo.wr_addr[6]
.sym 19598 w_rx_09_fifo_pulled_data[2]
.sym 19608 i_ss$SB_IO_IN
.sym 19609 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19626 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19630 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19636 $nextpnr_ICESTORM_LC_2$O
.sym 19639 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19642 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19645 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19650 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19669 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19670 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19675 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19685 i_ss$SB_IO_IN
.sym 19699 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19704 w_rx_09_fifo_data[27]
.sym 19710 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19729 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19734 i_ss$SB_IO_IN
.sym 19740 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19741 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19742 spi_if_ins.spi.r_rx_done
.sym 19745 spi_if_ins.spi.r2_rx_done
.sym 19757 spi_if_ins.spi.r3_rx_done
.sym 19760 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19761 i_ss$SB_IO_IN
.sym 19762 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19763 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19774 spi_if_ins.spi.r_rx_done
.sym 19786 spi_if_ins.spi.r2_rx_done
.sym 19787 spi_if_ins.spi.r3_rx_done
.sym 19798 spi_if_ins.spi.r2_rx_done
.sym 19802 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19803 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19805 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19807 r_counter_$glb_clk
.sym 19960 spi_if_ins.w_rx_data[1]
.sym 19967 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 19975 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19978 spi_if_ins.w_rx_data[1]
.sym 20043 spi_if_ins.w_rx_data[1]
.sym 20052 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20053 r_counter_$glb_clk
.sym 20067 spi_if_ins.w_rx_data[5]
.sym 20075 $PACKER_VCC_NET
.sym 20077 spi_if_ins.w_rx_data[3]
.sym 20084 o_tr_vc2$SB_IO_OUT
.sym 20086 o_tr_vc1$SB_IO_OUT
.sym 20088 io_ctrl_ins.rf_mode[0]
.sym 20102 w_rx_data[1]
.sym 20107 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20119 w_rx_data[0]
.sym 20160 w_rx_data[1]
.sym 20168 w_rx_data[0]
.sym 20175 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20176 r_counter_$glb_clk
.sym 20177 w_soft_reset_$glb_sr
.sym 20201 $PACKER_GND_NET
.sym 20208 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20209 o_led1$SB_IO_OUT
.sym 20223 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20224 io_ctrl_ins.rf_pin_state[7]
.sym 20225 io_ctrl_ins.rf_mode[2]
.sym 20226 io_ctrl_ins.rf_pin_state[6]
.sym 20227 io_ctrl_ins.rf_pin_state[5]
.sym 20229 io_ctrl_ins.rf_mode[1]
.sym 20230 io_ctrl_ins.rf_pin_state[3]
.sym 20232 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20237 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20238 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20248 io_ctrl_ins.rf_mode[0]
.sym 20252 io_ctrl_ins.rf_mode[2]
.sym 20253 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20254 io_ctrl_ins.rf_pin_state[3]
.sym 20255 io_ctrl_ins.rf_mode[1]
.sym 20258 io_ctrl_ins.rf_pin_state[5]
.sym 20260 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20261 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20270 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20272 io_ctrl_ins.rf_pin_state[7]
.sym 20273 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20276 io_ctrl_ins.rf_mode[2]
.sym 20277 io_ctrl_ins.rf_mode[1]
.sym 20278 io_ctrl_ins.rf_mode[0]
.sym 20279 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20282 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20283 io_ctrl_ins.rf_mode[0]
.sym 20284 io_ctrl_ins.rf_mode[1]
.sym 20285 io_ctrl_ins.rf_mode[2]
.sym 20294 io_ctrl_ins.rf_pin_state[6]
.sym 20296 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20297 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20298 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20317 o_tr_vc1$SB_IO_OUT
.sym 20321 o_rx_h_tx_l$SB_IO_OUT
.sym 20328 o_rx_h_tx_l$SB_IO_OUT
.sym 20346 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20349 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20353 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20362 io_ctrl_ins.rf_pin_state[4]
.sym 20364 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20382 io_ctrl_ins.rf_pin_state[4]
.sym 20383 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20384 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20394 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20421 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20444 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20568 o_tr_vc1_b$SB_IO_OUT
.sym 20579 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20697 o_led1$SB_IO_OUT
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a3$SB_IO_IN
.sym 20765 i_smi_a3$SB_IO_IN
.sym 20766 w_smi_data_output[5]
.sym 20781 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20805 i_smi_a3$SB_IO_IN
.sym 20812 w_rx_09_fifo_data[28]
.sym 20813 rx_09_fifo.wr_addr[3]
.sym 20814 rx_09_fifo.wr_addr[4]
.sym 20816 w_rx_09_fifo_data[29]
.sym 20818 rx_09_fifo.wr_addr[7]
.sym 20820 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20822 rx_09_fifo.wr_addr[5]
.sym 20823 $PACKER_VCC_NET
.sym 20824 rx_09_fifo.wr_addr[9]
.sym 20825 rx_09_fifo.wr_addr[6]
.sym 20826 rx_09_fifo.wr_addr[8]
.sym 20832 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 20837 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20839 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20844 i_mosi$SB_IO_IN
.sym 20862 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 20863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20866 rx_09_fifo.wr_addr[3]
.sym 20867 rx_09_fifo.wr_addr[4]
.sym 20868 rx_09_fifo.wr_addr[5]
.sym 20869 rx_09_fifo.wr_addr[6]
.sym 20870 rx_09_fifo.wr_addr[7]
.sym 20871 rx_09_fifo.wr_addr[8]
.sym 20872 rx_09_fifo.wr_addr[9]
.sym 20873 lvds_clock_$glb_clk
.sym 20874 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20876 w_rx_09_fifo_data[28]
.sym 20880 w_rx_09_fifo_data[29]
.sym 20883 $PACKER_VCC_NET
.sym 20894 rx_09_fifo.wr_addr[4]
.sym 20896 rx_09_fifo.wr_addr[9]
.sym 20906 int_miso
.sym 20914 o_miso_$_TBUF__Y_E
.sym 20931 rx_09_fifo.wr_addr[7]
.sym 20933 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 20952 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 20954 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 20955 rx_09_fifo.rd_addr[1]
.sym 20958 rx_09_fifo.rd_addr[8]
.sym 20959 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20960 rx_09_fifo.rd_addr[7]
.sym 20961 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 20963 rx_09_fifo.rd_addr[6]
.sym 20965 $PACKER_VCC_NET
.sym 20971 rx_09_fifo.rd_addr[9]
.sym 20972 w_rx_09_fifo_data[31]
.sym 20975 rx_09_fifo.rd_addr[5]
.sym 20977 w_rx_09_fifo_data[30]
.sym 20981 rx_09_fifo.rd_addr[4]
.sym 21000 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21001 rx_09_fifo.rd_addr[1]
.sym 21003 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21004 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21005 rx_09_fifo.rd_addr[4]
.sym 21006 rx_09_fifo.rd_addr[5]
.sym 21007 rx_09_fifo.rd_addr[6]
.sym 21008 rx_09_fifo.rd_addr[7]
.sym 21009 rx_09_fifo.rd_addr[8]
.sym 21010 rx_09_fifo.rd_addr[9]
.sym 21011 r_counter_$glb_clk
.sym 21012 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_rx_09_fifo_data[31]
.sym 21021 w_rx_09_fifo_data[30]
.sym 21031 rx_09_fifo.rd_addr[6]
.sym 21035 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21036 rx_09_fifo.rd_addr[7]
.sym 21041 rx_09_fifo.rd_addr[5]
.sym 21047 rx_09_fifo.rd_addr[4]
.sym 21054 rx_09_fifo.wr_addr[8]
.sym 21056 rx_09_fifo.wr_addr[4]
.sym 21057 rx_09_fifo.wr_addr[3]
.sym 21058 w_rx_09_fifo_data[20]
.sym 21060 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21062 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21063 rx_09_fifo.wr_addr[6]
.sym 21065 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21067 $PACKER_VCC_NET
.sym 21068 rx_09_fifo.wr_addr[9]
.sym 21069 w_rx_09_fifo_data[21]
.sym 21072 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21073 rx_09_fifo.wr_addr[5]
.sym 21075 rx_09_fifo.wr_addr[7]
.sym 21102 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21103 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21105 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21106 rx_09_fifo.wr_addr[3]
.sym 21107 rx_09_fifo.wr_addr[4]
.sym 21108 rx_09_fifo.wr_addr[5]
.sym 21109 rx_09_fifo.wr_addr[6]
.sym 21110 rx_09_fifo.wr_addr[7]
.sym 21111 rx_09_fifo.wr_addr[8]
.sym 21112 rx_09_fifo.wr_addr[9]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21116 w_rx_09_fifo_data[20]
.sym 21120 w_rx_09_fifo_data[21]
.sym 21123 $PACKER_VCC_NET
.sym 21128 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21129 rx_09_fifo.wr_addr[6]
.sym 21131 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21132 rx_09_fifo.wr_addr[4]
.sym 21133 rx_09_fifo.wr_addr[3]
.sym 21136 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21138 rx_09_fifo.wr_addr[8]
.sym 21144 o_miso_$_TBUF__Y_E
.sym 21146 int_miso
.sym 21147 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21156 rx_09_fifo.rd_addr[8]
.sym 21158 rx_09_fifo.rd_addr[4]
.sym 21159 rx_09_fifo.rd_addr[5]
.sym 21160 w_rx_09_fifo_data[22]
.sym 21162 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21164 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21166 rx_09_fifo.rd_addr[9]
.sym 21167 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21168 rx_09_fifo.rd_addr[7]
.sym 21169 rx_09_fifo.rd_addr[6]
.sym 21170 rx_09_fifo.rd_addr[1]
.sym 21171 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21176 w_rx_09_fifo_data[23]
.sym 21185 $PACKER_VCC_NET
.sym 21204 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21205 rx_09_fifo.rd_addr[1]
.sym 21207 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21208 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21209 rx_09_fifo.rd_addr[4]
.sym 21210 rx_09_fifo.rd_addr[5]
.sym 21211 rx_09_fifo.rd_addr[6]
.sym 21212 rx_09_fifo.rd_addr[7]
.sym 21213 rx_09_fifo.rd_addr[8]
.sym 21214 rx_09_fifo.rd_addr[9]
.sym 21215 r_counter_$glb_clk
.sym 21216 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_09_fifo_data[23]
.sym 21225 w_rx_09_fifo_data[22]
.sym 21230 rx_09_fifo.rd_addr[8]
.sym 21232 rx_09_fifo.rd_addr[4]
.sym 21234 rx_09_fifo.rd_addr[9]
.sym 21235 rx_09_fifo.rd_addr[5]
.sym 21236 rx_09_fifo.rd_addr[7]
.sym 21237 rx_09_fifo.rd_addr[6]
.sym 21238 rx_09_fifo.rd_addr[1]
.sym 21240 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21242 $PACKER_VCC_NET
.sym 21247 $PACKER_VCC_NET
.sym 21248 w_rx_09_fifo_data[24]
.sym 21262 $PACKER_VCC_NET
.sym 21263 rx_09_fifo.wr_addr[5]
.sym 21264 rx_09_fifo.wr_addr[6]
.sym 21266 rx_09_fifo.wr_addr[7]
.sym 21267 w_rx_09_fifo_data[9]
.sym 21269 w_rx_09_fifo_data[8]
.sym 21270 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21271 rx_09_fifo.wr_addr[4]
.sym 21274 rx_09_fifo.wr_addr[8]
.sym 21277 rx_09_fifo.wr_addr[3]
.sym 21278 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21281 rx_09_fifo.wr_addr[9]
.sym 21283 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21285 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21306 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21307 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21309 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21310 rx_09_fifo.wr_addr[3]
.sym 21311 rx_09_fifo.wr_addr[4]
.sym 21312 rx_09_fifo.wr_addr[5]
.sym 21313 rx_09_fifo.wr_addr[6]
.sym 21314 rx_09_fifo.wr_addr[7]
.sym 21315 rx_09_fifo.wr_addr[8]
.sym 21316 rx_09_fifo.wr_addr[9]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21320 w_rx_09_fifo_data[8]
.sym 21324 w_rx_09_fifo_data[9]
.sym 21327 $PACKER_VCC_NET
.sym 21332 rx_09_fifo.wr_addr[7]
.sym 21333 w_rx_09_fifo_data[9]
.sym 21337 w_rx_09_fifo_data[8]
.sym 21347 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21354 rx_09_fifo.wr_addr[7]
.sym 21355 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21360 rx_09_fifo.rd_addr[8]
.sym 21362 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21369 w_rx_09_fifo_data[10]
.sym 21372 rx_09_fifo.rd_addr[9]
.sym 21373 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21374 rx_09_fifo.rd_addr[1]
.sym 21375 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21377 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21380 $PACKER_VCC_NET
.sym 21381 rx_09_fifo.rd_addr[5]
.sym 21385 w_rx_09_fifo_data[11]
.sym 21387 rx_09_fifo.rd_addr[4]
.sym 21388 rx_09_fifo.rd_addr[7]
.sym 21391 rx_09_fifo.rd_addr[6]
.sym 21408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21409 rx_09_fifo.rd_addr[1]
.sym 21411 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21412 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21413 rx_09_fifo.rd_addr[4]
.sym 21414 rx_09_fifo.rd_addr[5]
.sym 21415 rx_09_fifo.rd_addr[6]
.sym 21416 rx_09_fifo.rd_addr[7]
.sym 21417 rx_09_fifo.rd_addr[8]
.sym 21418 rx_09_fifo.rd_addr[9]
.sym 21419 r_counter_$glb_clk
.sym 21420 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_09_fifo_data[11]
.sym 21429 w_rx_09_fifo_data[10]
.sym 21435 w_rx_09_fifo_data[10]
.sym 21456 w_rx_09_fifo_pulled_data[0]
.sym 21462 rx_09_fifo.wr_addr[8]
.sym 21463 rx_09_fifo.wr_addr[9]
.sym 21464 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21466 rx_09_fifo.wr_addr[6]
.sym 21468 w_rx_09_fifo_data[25]
.sym 21470 rx_09_fifo.wr_addr[3]
.sym 21471 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21473 rx_09_fifo.wr_addr[4]
.sym 21475 $PACKER_VCC_NET
.sym 21476 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21477 w_rx_09_fifo_data[24]
.sym 21479 rx_09_fifo.wr_addr[5]
.sym 21489 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21492 rx_09_fifo.wr_addr[7]
.sym 21494 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 21495 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 21496 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 21499 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 21501 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 21510 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21511 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21513 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21514 rx_09_fifo.wr_addr[3]
.sym 21515 rx_09_fifo.wr_addr[4]
.sym 21516 rx_09_fifo.wr_addr[5]
.sym 21517 rx_09_fifo.wr_addr[6]
.sym 21518 rx_09_fifo.wr_addr[7]
.sym 21519 rx_09_fifo.wr_addr[8]
.sym 21520 rx_09_fifo.wr_addr[9]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21524 w_rx_09_fifo_data[24]
.sym 21528 w_rx_09_fifo_data[25]
.sym 21531 $PACKER_VCC_NET
.sym 21536 rx_09_fifo.wr_addr[3]
.sym 21537 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21539 rx_09_fifo.wr_addr[4]
.sym 21540 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21544 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21546 rx_09_fifo.wr_addr[8]
.sym 21554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 21555 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 21557 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 21558 o_miso_$_TBUF__Y_E
.sym 21565 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21566 rx_09_fifo.rd_addr[8]
.sym 21567 rx_09_fifo.rd_addr[9]
.sym 21568 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21569 rx_09_fifo.rd_addr[5]
.sym 21570 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21572 rx_09_fifo.rd_addr[1]
.sym 21573 w_rx_09_fifo_data[27]
.sym 21575 rx_09_fifo.rd_addr[4]
.sym 21576 rx_09_fifo.rd_addr[7]
.sym 21577 w_rx_09_fifo_data[26]
.sym 21579 rx_09_fifo.rd_addr[6]
.sym 21582 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21584 $PACKER_VCC_NET
.sym 21597 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 21598 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21599 spi_if_ins.w_rx_data[1]
.sym 21602 spi_if_ins.w_rx_data[4]
.sym 21603 spi_if_ins.w_rx_data[6]
.sym 21612 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21613 rx_09_fifo.rd_addr[1]
.sym 21615 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21616 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21617 rx_09_fifo.rd_addr[4]
.sym 21618 rx_09_fifo.rd_addr[5]
.sym 21619 rx_09_fifo.rd_addr[6]
.sym 21620 rx_09_fifo.rd_addr[7]
.sym 21621 rx_09_fifo.rd_addr[8]
.sym 21622 rx_09_fifo.rd_addr[9]
.sym 21623 r_counter_$glb_clk
.sym 21624 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_09_fifo_data[27]
.sym 21633 w_rx_09_fifo_data[26]
.sym 21650 $PACKER_VCC_NET
.sym 21698 spi_if_ins.spi.r_rx_byte[5]
.sym 21699 spi_if_ins.spi.r_rx_byte[3]
.sym 21700 spi_if_ins.spi.r_rx_byte[2]
.sym 21701 spi_if_ins.spi.r_rx_byte[4]
.sym 21704 spi_if_ins.spi.r_rx_byte[0]
.sym 21743 spi_if_ins.w_rx_data[1]
.sym 21800 spi_if_ins.w_rx_data[3]
.sym 21802 spi_if_ins.w_rx_data[0]
.sym 21804 spi_if_ins.w_rx_data[5]
.sym 21806 spi_if_ins.w_rx_data[2]
.sym 21953 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 22165 o_led0$SB_IO_OUT
.sym 22252 o_tr_vc2$SB_IO_OUT
.sym 22258 o_tr_vc1$SB_IO_OUT
.sym 22361 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22502 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22531 o_miso_$_TBUF__Y_E
.sym 22532 int_miso
.sym 22563 i_mosi$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22698 i_ss$SB_IO_IN
.sym 22711 i_sck$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22972 i_smi_a3$SB_IO_IN
.sym 22973 i_smi_a3$SB_IO_IN
.sym 22984 i_ss$SB_IO_IN
.sym 23089 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 23108 i_sck$SB_IO_IN
.sym 23198 o_miso_$_TBUF__Y_E
.sym 23222 i_ss$SB_IO_IN
.sym 23226 i_sck$SB_IO_IN
.sym 23231 o_miso_$_TBUF__Y_E
.sym 23340 o_miso_$_TBUF__Y_E
.sym 23348 i_ss$SB_IO_IN
.sym 23447 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23450 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23471 spi_if_ins.w_rx_data[6]
.sym 23478 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23498 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23500 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23501 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23503 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23508 i_mosi$SB_IO_IN
.sym 23512 o_miso_$_TBUF__Y_E
.sym 23520 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23527 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23532 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23548 i_mosi$SB_IO_IN
.sym 23561 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23564 o_miso_$_TBUF__Y_E
.sym 23565 i_sck$SB_IO_IN_$glb_clk
.sym 23567 spi_if_ins.spi.r_rx_byte[6]
.sym 23569 spi_if_ins.spi.r_rx_byte[1]
.sym 23572 spi_if_ins.spi.r_rx_byte[7]
.sym 23592 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23595 spi_if_ins.w_rx_data[4]
.sym 23611 spi_if_ins.spi.r_rx_byte[4]
.sym 23618 i_ss$SB_IO_IN
.sym 23619 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23630 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23632 spi_if_ins.spi.r_rx_byte[6]
.sym 23634 spi_if_ins.spi.r_rx_byte[1]
.sym 23637 spi_if_ins.spi.r_rx_byte[7]
.sym 23648 spi_if_ins.spi.r_rx_byte[7]
.sym 23654 i_ss$SB_IO_IN
.sym 23655 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23661 spi_if_ins.spi.r_rx_byte[1]
.sym 23680 spi_if_ins.spi.r_rx_byte[4]
.sym 23685 spi_if_ins.spi.r_rx_byte[6]
.sym 23687 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23688 r_counter_$glb_clk
.sym 23706 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 23707 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23733 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23737 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23739 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23750 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23752 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23758 i_mosi$SB_IO_IN
.sym 23767 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23773 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23779 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23784 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23802 i_mosi$SB_IO_IN
.sym 23810 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23811 i_sck$SB_IO_IN_$glb_clk
.sym 23854 spi_if_ins.spi.r_rx_byte[5]
.sym 23855 spi_if_ins.spi.r_rx_byte[3]
.sym 23856 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23860 spi_if_ins.spi.r_rx_byte[0]
.sym 23864 spi_if_ins.spi.r_rx_byte[2]
.sym 23888 spi_if_ins.spi.r_rx_byte[3]
.sym 23901 spi_if_ins.spi.r_rx_byte[0]
.sym 23911 spi_if_ins.spi.r_rx_byte[5]
.sym 23926 spi_if_ins.spi.r_rx_byte[2]
.sym 23933 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23934 r_counter_$glb_clk
.sym 24588 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24614 o_led0$SB_IO_OUT
.sym 24655 i_ss$SB_IO_IN
.sym 24664 i_ss$SB_IO_IN
.sym 25491 i_ss$SB_IO_IN
.sym 25508 i_ss$SB_IO_IN
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25784 o_miso_$_TBUF__Y_E
.sym 25791 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 25796 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25833 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25851 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 25861 o_miso_$_TBUF__Y_E
.sym 25862 i_sck$SB_IO_IN_$glb_clk
.sym 25876 o_miso_$_TBUF__Y_E
.sym 25879 i_sck$SB_IO_IN
.sym 25939 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 25940 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 25951 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25958 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 25973 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25983 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 26000 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 26016 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 26017 i_sck$SB_IO_IN_$glb_clk
.sym 27283 $PACKER_VCC_NET
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27291 i_smi_a3$SB_IO_IN
.sym 27292 $PACKER_VCC_NET
.sym 27367 i_glob_clock$SB_IO_IN
.sym 27428 $PACKER_VCC_NET
.sym 27429 i_sck$SB_IO_IN
.sym 27444 i_sck$SB_IO_IN
.sym 27459 i_glob_clock$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27479 i_glob_clock$SB_IO_IN
.sym 27480 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27570 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27591 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27624 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27650 o_tr_vc1_b$SB_IO_OUT
.sym 27655 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27694 lvds_rx_09_inst.r_data[14]
.sym 27726 lvds_rx_09_inst.r_data[12]
.sym 27738 lvds_rx_09_inst.r_data[14]
.sym 27746 lvds_rx_09_inst.r_data[23]
.sym 27750 lvds_rx_09_inst.r_data[17]
.sym 27758 lvds_rx_09_inst.r_data[16]
.sym 27762 lvds_rx_09_inst.r_data[21]
.sym 27766 lvds_rx_09_inst.r_data[19]
.sym 27790 lvds_rx_09_inst.r_data[2]
.sym 27798 lvds_rx_09_inst.r_data[4]
.sym 27810 lvds_rx_09_inst.r_data[9]
.sym 27814 lvds_rx_09_inst.r_data[6]
.sym 27818 lvds_rx_09_inst.r_data[8]
.sym 27838 lvds_rx_09_inst.r_data[7]
.sym 27874 $PACKER_GND_NET
.sym 27910 w_soft_reset
.sym 27911 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 27912 lvds_rx_09_inst.o_debug_state[1]
.sym 27913 lvds_rx_09_inst.o_debug_state[0]
.sym 27938 lvds_rx_09_inst.o_debug_state[1]
.sym 27939 w_lvds_rx_09_d1
.sym 27940 w_lvds_rx_09_d0
.sym 27941 lvds_rx_09_inst.o_debug_state[0]
.sym 27950 lvds_rx_09_inst.o_debug_state[1]
.sym 27951 w_lvds_rx_09_d1
.sym 27952 w_lvds_rx_09_d0
.sym 27953 lvds_rx_09_inst.o_debug_state[0]
.sym 27958 lvds_rx_09_inst.o_debug_state[0]
.sym 27959 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 27960 w_soft_reset
.sym 27961 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 27978 lvds_rx_09_inst.o_debug_state[1]
.sym 27979 lvds_rx_09_inst.o_debug_state[0]
.sym 27980 w_lvds_rx_09_d0
.sym 27981 w_lvds_rx_09_d1
.sym 28198 lvds_rx_09_inst.r_data[12]
.sym 28202 lvds_rx_09_inst.r_data[13]
.sym 28218 lvds_rx_09_inst.r_data[15]
.sym 28234 lvds_rx_09_inst.r_data[10]
.sym 28242 lvds_rx_09_inst.r_data[11]
.sym 28246 lvds_rx_09_inst.r_data[13]
.sym 28254 lvds_rx_09_inst.r_data[15]
.sym 28266 lvds_rx_09_inst.r_data[16]
.sym 28270 lvds_rx_09_inst.r_data[5]
.sym 28274 lvds_rx_09_inst.r_data[19]
.sym 28278 lvds_rx_09_inst.r_data[23]
.sym 28286 lvds_rx_09_inst.r_data[7]
.sym 28306 lvds_rx_09_inst.r_data[4]
.sym 28314 lvds_rx_09_inst.r_data[6]
.sym 28318 lvds_rx_09_inst.r_data[2]
.sym 28322 lvds_rx_09_inst.r_data[11]
.sym 28330 lvds_rx_09_inst.r_data[8]
.sym 28342 lvds_rx_09_inst.r_data[9]
.sym 28350 lvds_rx_09_inst.r_data[10]
.sym 28356 lvds_rx_09_inst.r_cnt[0]
.sym 28357 lvds_rx_09_inst.r_cnt[1]
.sym 28361 lvds_rx_09_inst.r_cnt[0]
.sym 28362 lvds_rx_09_inst.o_debug_state[0]
.sym 28363 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28364 lvds_rx_09_inst.o_debug_state[1]
.sym 28365 w_soft_reset
.sym 28375 lvds_rx_09_inst.o_debug_state[1]
.sym 28376 lvds_rx_09_inst.o_debug_state[0]
.sym 28377 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_E[2]
.sym 28390 lvds_rx_09_inst.r_data[17]
.sym 28405 sys_ctrl_ins.reset_cmd
.sym 28406 lvds_rx_09_inst.r_data[18]
.sym 28739 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 28744 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28745 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 28748 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28749 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 28752 rx_09_fifo.wr_addr[3]
.sym 28753 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 28756 rx_09_fifo.wr_addr[4]
.sym 28757 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 28760 rx_09_fifo.wr_addr[5]
.sym 28761 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 28764 rx_09_fifo.wr_addr[6]
.sym 28765 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 28768 rx_09_fifo.wr_addr[7]
.sym 28769 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 28772 rx_09_fifo.wr_addr[8]
.sym 28773 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 28776 rx_09_fifo.wr_addr[9]
.sym 28777 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 28778 lvds_rx_09_inst.r_data[25]
.sym 28782 lvds_rx_09_inst.r_data[5]
.sym 28786 lvds_rx_09_inst.r_data[3]
.sym 28790 lvds_rx_09_inst.r_data[20]
.sym 28794 lvds_rx_09_inst.r_data[18]
.sym 28798 lvds_rx_09_inst.r_data[22]
.sym 28803 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28808 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28809 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28812 rx_09_fifo.wr_addr[3]
.sym 28813 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 28816 rx_09_fifo.wr_addr[4]
.sym 28817 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 28820 rx_09_fifo.wr_addr[5]
.sym 28821 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 28824 rx_09_fifo.wr_addr[6]
.sym 28825 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 28828 rx_09_fifo.wr_addr[7]
.sym 28829 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 28832 rx_09_fifo.wr_addr[8]
.sym 28833 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 28836 rx_09_fifo.wr_addr[9]
.sym 28837 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 28841 $nextpnr_ICESTORM_LC_9$I3
.sym 28842 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 28843 rx_09_fifo.rd_addr[8]
.sym 28844 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 28845 w_rx_09_fifo_push
.sym 28846 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 28847 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 28848 rx_09_fifo.rd_addr[9]
.sym 28849 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 28850 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 28851 rx_09_fifo.wr_addr[3]
.sym 28852 rx_09_fifo.rd_addr[4]
.sym 28853 rx_09_fifo.wr_addr[4]
.sym 28854 lvds_rx_09_inst.r_data[3]
.sym 28858 lvds_rx_09_inst.r_data[25]
.sym 28862 lvds_rx_09_inst.r_data[1]
.sym 28867 w_rx_09_fifo_full
.sym 28868 lvds_rx_09_inst.o_debug_state[0]
.sym 28869 lvds_rx_09_inst.o_debug_state[1]
.sym 28870 rx_09_fifo.rd_addr[4]
.sym 28871 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 28872 rx_09_fifo.rd_addr[7]
.sym 28873 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 28876 w_soft_reset
.sym 28877 w_rx_09_fifo_push
.sym 28885 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 28889 rx_09_fifo.wr_addr[5]
.sym 28899 sys_ctrl_ins.reset_count[0]
.sym 28904 sys_ctrl_ins.reset_count[1]
.sym 28906 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28908 sys_ctrl_ins.reset_count[2]
.sym 28909 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28910 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28912 sys_ctrl_ins.reset_count[3]
.sym 28913 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28914 sys_ctrl_ins.reset_count[3]
.sym 28915 sys_ctrl_ins.reset_count[1]
.sym 28916 sys_ctrl_ins.reset_count[2]
.sym 28917 sys_ctrl_ins.reset_count[0]
.sym 28921 sys_ctrl_ins.reset_count[0]
.sym 28924 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28925 sys_ctrl_ins.reset_cmd
.sym 28926 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28928 sys_ctrl_ins.reset_count[1]
.sym 28929 sys_ctrl_ins.reset_count[0]
.sym 28950 $PACKER_VCC_NET
.sym 28957 w_cs[0]
.sym 28994 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 29028 w_ioc[1]
.sym 29029 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 29031 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 29032 w_cs[0]
.sym 29033 w_fetch
.sym 29046 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 29071 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 29072 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 29073 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 29105 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 29108 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 29109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 29113 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 29219 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29224 rx_09_fifo.rd_addr[1]
.sym 29228 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29229 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29232 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29233 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29236 rx_09_fifo.rd_addr[4]
.sym 29237 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29240 rx_09_fifo.rd_addr[5]
.sym 29241 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29244 rx_09_fifo.rd_addr[6]
.sym 29245 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29248 rx_09_fifo.rd_addr[7]
.sym 29249 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29252 rx_09_fifo.rd_addr[8]
.sym 29253 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29256 rx_09_fifo.rd_addr[9]
.sym 29257 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29258 rx_09_fifo.rd_addr[4]
.sym 29259 rx_09_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 29260 rx_09_fifo.rd_addr[5]
.sym 29261 rx_09_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 29269 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29272 rx_09_fifo.rd_addr[1]
.sym 29273 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29274 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 29275 rx_09_fifo.rd_addr[7]
.sym 29276 w_rx_09_fifo_push
.sym 29277 w_rx_09_fifo_full
.sym 29278 rx_09_fifo.rd_addr[7]
.sym 29279 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 29280 rx_09_fifo.rd_addr[9]
.sym 29281 rx_09_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 29282 lvds_rx_09_inst.r_data[22]
.sym 29286 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29287 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29288 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29289 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29290 lvds_rx_09_inst.r_data[0]
.sym 29294 lvds_rx_09_inst.r_data[20]
.sym 29302 rx_09_fifo.rd_addr[6]
.sym 29303 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 29304 rx_09_fifo.rd_addr[8]
.sym 29305 rx_09_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 29306 rx_09_fifo.rd_addr[1]
.sym 29307 rx_09_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 29308 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29309 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 29310 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29311 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29312 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29313 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29314 rx_09_fifo.rd_addr[5]
.sym 29315 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 29316 rx_09_fifo.rd_addr[6]
.sym 29317 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 29318 rx_09_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 29322 rx_09_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 29329 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 29330 rx_09_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 29334 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 29338 rx_09_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 29342 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29346 rx_09_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 29350 rx_09_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 29354 rx_09_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 29358 rx_09_fifo.rd_addr[5]
.sym 29359 rx_09_fifo.wr_addr[5]
.sym 29360 rx_09_fifo.rd_addr[6]
.sym 29361 rx_09_fifo.wr_addr[6]
.sym 29363 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29364 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29365 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29366 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29367 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29368 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29369 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29373 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 29374 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29375 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 29376 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 29377 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 29402 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29409 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29411 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29412 spi_if_ins.state_if[0]
.sym 29413 spi_if_ins.state_if[1]
.sym 29426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29434 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29435 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29436 spi_if_ins.state_if[0]
.sym 29437 spi_if_ins.state_if[1]
.sym 29440 spi_if_ins.state_if[0]
.sym 29441 spi_if_ins.state_if[1]
.sym 29450 w_fetch
.sym 29451 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 29452 w_load
.sym 29453 w_cs[0]
.sym 29454 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29478 w_cs[0]
.sym 29479 w_cs[3]
.sym 29480 w_cs[2]
.sym 29481 w_cs[1]
.sym 29483 w_soft_reset
.sym 29484 w_cs[1]
.sym 29485 w_fetch
.sym 29486 w_soft_reset
.sym 29487 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 29488 w_cs[2]
.sym 29489 w_fetch
.sym 29494 w_rx_09_fifo_full
.sym 29502 w_rx_09_fifo_empty
.sym 29506 w_cs[0]
.sym 29507 w_cs[3]
.sym 29508 w_cs[1]
.sym 29509 w_cs[2]
.sym 29512 spi_if_ins.w_rx_data[6]
.sym 29513 spi_if_ins.w_rx_data[5]
.sym 29520 spi_if_ins.w_rx_data[6]
.sym 29521 spi_if_ins.w_rx_data[5]
.sym 29524 spi_if_ins.w_rx_data[6]
.sym 29525 spi_if_ins.w_rx_data[5]
.sym 29526 w_cs[0]
.sym 29527 w_cs[3]
.sym 29528 w_cs[1]
.sym 29529 w_cs[2]
.sym 29532 spi_if_ins.w_rx_data[5]
.sym 29533 spi_if_ins.w_rx_data[6]
.sym 29534 w_tx_data_smi[0]
.sym 29535 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 29536 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 29537 w_tx_data_io[0]
.sym 29538 w_cs[3]
.sym 29539 w_cs[1]
.sym 29540 w_cs[2]
.sym 29541 w_cs[0]
.sym 29542 w_cs[0]
.sym 29543 w_cs[1]
.sym 29544 w_cs[2]
.sym 29545 w_cs[3]
.sym 29546 spi_if_ins.w_rx_data[0]
.sym 29550 spi_if_ins.w_rx_data[2]
.sym 29555 w_ioc[2]
.sym 29556 w_ioc[4]
.sym 29557 w_ioc[3]
.sym 29558 spi_if_ins.w_rx_data[3]
.sym 29562 spi_if_ins.w_rx_data[1]
.sym 29566 spi_if_ins.w_rx_data[4]
.sym 29570 i_config[2]$SB_IO_IN
.sym 29571 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 29572 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 29573 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 29576 i_button_SB_LUT4_I1_O[0]
.sym 29577 i_button_SB_LUT4_I1_O[1]
.sym 29584 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 29585 o_tr_vc1$SB_IO_OUT
.sym 29588 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 29589 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 29590 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 29591 io_ctrl_ins.rf_mode[0]
.sym 29592 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 29593 io_ctrl_ins.o_pmod[2]
.sym 29595 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 29596 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 29597 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 29598 w_ioc[0]
.sym 29599 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 29600 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 29601 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 29602 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 29603 io_ctrl_ins.pmod_dir_state[0]
.sym 29604 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 29605 io_ctrl_ins.o_pmod[0]
.sym 29608 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 29609 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 29610 o_led0$SB_IO_OUT
.sym 29611 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 29612 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 29613 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 29614 o_led1$SB_IO_OUT
.sym 29615 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 29616 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[2]
.sym 29617 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[3]
.sym 29622 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 29623 io_ctrl_ins.pmod_dir_state[1]
.sym 29624 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 29625 o_shdn_rx_lna$SB_IO_OUT
.sym 29626 w_ioc[0]
.sym 29627 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 29628 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 29629 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 29630 i_config[3]$SB_IO_IN
.sym 29631 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 29632 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 29633 io_ctrl_ins.o_pmod[6]
.sym 29638 w_rx_data[0]
.sym 29650 w_rx_data[2]
.sym 29654 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 29655 io_ctrl_ins.pmod_dir_state[2]
.sym 29656 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 29657 o_shdn_tx_lna$SB_IO_OUT
.sym 29763 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29768 rx_09_fifo.rd_addr[1]
.sym 29772 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29773 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 29776 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29777 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 29780 rx_09_fifo.rd_addr[4]
.sym 29781 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 29784 rx_09_fifo.rd_addr[5]
.sym 29785 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 29788 rx_09_fifo.rd_addr[6]
.sym 29789 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 29792 rx_09_fifo.rd_addr[7]
.sym 29793 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 29796 rx_09_fifo.rd_addr[8]
.sym 29797 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 29800 rx_09_fifo.rd_addr[9]
.sym 29801 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 29805 $nextpnr_ICESTORM_LC_6$I3
.sym 29806 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29807 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29808 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29809 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 29810 rx_09_fifo.wr_addr[3]
.sym 29811 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 29812 rx_09_fifo.wr_addr[6]
.sym 29813 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 29816 rx_09_fifo.rd_addr[1]
.sym 29817 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29818 rx_09_fifo.wr_addr[7]
.sym 29819 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 29820 rx_09_fifo.wr_addr[8]
.sym 29821 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 29828 lvds_rx_09_inst.r_data[1]
.sym 29829 lvds_rx_09_inst.o_debug_state[0]
.sym 29832 lvds_rx_09_inst.r_data[0]
.sym 29833 lvds_rx_09_inst.o_debug_state[0]
.sym 29834 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29835 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29836 rx_09_fifo.wr_addr[4]
.sym 29837 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 29838 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 29839 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 29840 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 29841 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 29842 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 29843 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 29844 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29845 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29846 rx_09_fifo.wr_addr[5]
.sym 29847 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 29848 rx_09_fifo.wr_addr[9]
.sym 29849 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 29851 lvds_rx_09_inst.r_cnt[1]
.sym 29852 w_lvds_rx_09_d1
.sym 29853 lvds_rx_09_inst.o_debug_state[0]
.sym 29855 lvds_rx_09_inst.r_cnt[0]
.sym 29856 w_lvds_rx_09_d0
.sym 29857 lvds_rx_09_inst.o_debug_state[0]
.sym 29860 w_soft_reset
.sym 29861 w_rx_09_fifo_push
.sym 29862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 29864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 29865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 29866 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 29867 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 29868 w_rx_09_fifo_empty
.sym 29869 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 29872 rx_09_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 29873 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29876 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29877 rx_09_fifo.rd_addr[1]
.sym 29878 rx_09_fifo.wr_addr[3]
.sym 29879 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29880 rx_09_fifo.rd_addr[7]
.sym 29881 rx_09_fifo.wr_addr[7]
.sym 29883 lvds_rx_09_inst.o_debug_state[1]
.sym 29884 lvds_rx_09_inst.o_debug_state[0]
.sym 29885 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 29886 rx_09_fifo.rd_addr[8]
.sym 29887 rx_09_fifo.wr_addr[8]
.sym 29888 rx_09_fifo.rd_addr[9]
.sym 29889 rx_09_fifo.wr_addr[9]
.sym 29902 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29903 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 29904 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 29905 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29915 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 29916 lvds_rx_09_inst.o_debug_state[0]
.sym 29917 w_soft_reset
.sym 29918 lvds_rx_09_inst.r_push
.sym 29922 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29923 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29924 spi_if_ins.state_if[0]
.sym 29925 spi_if_ins.state_if[1]
.sym 29926 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29927 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29928 spi_if_ins.state_if[0]
.sym 29929 spi_if_ins.state_if[1]
.sym 29935 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29936 spi_if_ins.state_if[1]
.sym 29937 spi_if_ins.state_if[0]
.sym 29939 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29940 spi_if_ins.state_if[0]
.sym 29941 spi_if_ins.state_if[1]
.sym 29947 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29948 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29949 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29950 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29951 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 29952 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29953 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29959 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 29960 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 29961 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 29964 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29965 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29968 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29969 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29973 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 29976 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29977 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29990 r_tx_data[7]
.sym 29994 r_tx_data[4]
.sym 29999 w_fetch
.sym 30000 w_cs[1]
.sym 30001 w_load
.sym 30002 r_tx_data[1]
.sym 30010 r_tx_data[2]
.sym 30014 r_tx_data[5]
.sym 30024 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 30025 w_tx_data_io[6]
.sym 30028 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 30029 w_tx_data_io[3]
.sym 30031 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 30032 w_tx_data_io[5]
.sym 30033 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30035 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 30036 w_tx_data_io[7]
.sym 30037 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30038 w_tx_data_smi[1]
.sym 30039 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 30040 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 30041 w_tx_data_io[1]
.sym 30043 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 30044 w_tx_data_io[2]
.sym 30045 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30048 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 30049 w_tx_data_io[4]
.sym 30056 w_ioc[3]
.sym 30057 w_ioc[2]
.sym 30059 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 30060 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30061 w_soft_reset
.sym 30062 w_tx_data_sys[0]
.sym 30063 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 30064 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30065 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 30082 w_ioc[0]
.sym 30083 w_ioc[1]
.sym 30084 w_ioc[4]
.sym 30085 spi_if_ins.o_ioc_SB_LUT4_I2_O[2]
.sym 30086 w_ioc[1]
.sym 30087 w_ioc[4]
.sym 30088 spi_if_ins.o_ioc_SB_LUT4_I2_O[2]
.sym 30089 w_ioc[0]
.sym 30091 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30092 w_ioc[0]
.sym 30093 w_ioc[1]
.sym 30094 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30095 io_ctrl_ins.pmod_dir_state[5]
.sym 30096 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 30097 io_ctrl_ins.o_pmod[5]
.sym 30099 w_ioc[1]
.sym 30100 w_ioc[0]
.sym 30101 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30102 w_rx_data[2]
.sym 30107 w_ioc[0]
.sym 30108 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30109 w_ioc[1]
.sym 30110 w_rx_data[1]
.sym 30114 w_ioc[1]
.sym 30115 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30116 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 30117 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 30120 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30121 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30122 w_rx_data[1]
.sym 30126 w_rx_data[6]
.sym 30130 w_rx_data[0]
.sym 30134 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 30135 io_ctrl_ins.debug_mode[1]
.sym 30136 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 30137 io_ctrl_ins.o_pmod[1]
.sym 30142 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 30143 io_ctrl_ins.debug_mode[0]
.sym 30144 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 30145 io_ctrl_ins.mixer_en_state
.sym 30154 io_ctrl_ins.rf_mode[1]
.sym 30155 io_ctrl_ins.rf_mode[2]
.sym 30156 io_ctrl_ins.rf_pin_state[2]
.sym 30157 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30158 io_ctrl_ins.rf_pin_state[0]
.sym 30159 io_ctrl_ins.rf_mode[2]
.sym 30160 io_ctrl_ins.rf_mode[1]
.sym 30161 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30167 io_ctrl_ins.rf_pin_state[1]
.sym 30168 io_ctrl_ins.rf_mode[1]
.sym 30169 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30264 w_soft_reset
.sym 30265 i_smi_soe_se$SB_IO_IN
.sym 30274 w_rx_09_fifo_pulled_data[23]
.sym 30275 w_rx_09_fifo_pulled_data[31]
.sym 30276 smi_ctrl_ins.int_cnt_09[4]
.sym 30277 smi_ctrl_ins.int_cnt_09[3]
.sym 30286 w_rx_09_fifo_pulled_data[22]
.sym 30287 w_rx_09_fifo_pulled_data[30]
.sym 30288 smi_ctrl_ins.int_cnt_09[4]
.sym 30289 smi_ctrl_ins.int_cnt_09[3]
.sym 30310 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30318 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 30319 w_rx_09_fifo_empty
.sym 30320 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30321 w_soft_reset
.sym 30326 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 30342 w_soft_reset
.sym 30343 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 30344 w_rx_09_fifo_empty
.sym 30345 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30350 i_smi_a2$SB_IO_IN
.sym 30351 i_smi_a1$SB_IO_IN
.sym 30352 i_smi_a3$SB_IO_IN
.sym 30353 w_soft_reset
.sym 30354 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 30355 w_rx_09_fifo_empty
.sym 30356 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 30357 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30359 smi_ctrl_ins.int_cnt_09[4]
.sym 30360 smi_ctrl_ins.int_cnt_09[3]
.sym 30361 w_rx_09_fifo_empty
.sym 30365 w_soft_reset
.sym 30366 w_rx_09_fifo_pulled_data[16]
.sym 30367 w_rx_09_fifo_pulled_data[24]
.sym 30368 smi_ctrl_ins.int_cnt_09[4]
.sym 30369 smi_ctrl_ins.int_cnt_09[3]
.sym 30370 lvds_rx_09_inst.o_debug_state[1]
.sym 30371 w_lvds_rx_09_d1
.sym 30372 w_lvds_rx_09_d0
.sym 30373 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E[3]
.sym 30385 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 30390 w_rx_09_fifo_pulled_data[0]
.sym 30391 w_rx_09_fifo_pulled_data[8]
.sym 30392 smi_ctrl_ins.int_cnt_09[4]
.sym 30393 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_15_O[3]
.sym 30399 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 30400 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 30401 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 30428 i_ss$SB_IO_IN
.sym 30429 spi_if_ins.r_tx_data_valid
.sym 30430 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30434 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30435 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30436 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30439 spi_if_ins.spi.r_tx_byte[1]
.sym 30440 spi_if_ins.spi.r_tx_byte[5]
.sym 30441 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30442 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30443 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30444 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30445 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30446 spi_if_ins.r_tx_byte[7]
.sym 30450 spi_if_ins.r_tx_byte[5]
.sym 30454 spi_if_ins.r_tx_byte[3]
.sym 30458 spi_if_ins.spi.r_tx_byte[3]
.sym 30459 spi_if_ins.spi.r_tx_byte[7]
.sym 30460 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30461 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30467 spi_if_ins.spi.r_tx_byte[0]
.sym 30468 spi_if_ins.spi.r_tx_byte[4]
.sym 30469 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30470 spi_if_ins.r_tx_byte[0]
.sym 30476 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30477 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30478 spi_if_ins.spi.r_tx_byte[2]
.sym 30479 spi_if_ins.spi.r_tx_byte[6]
.sym 30480 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30481 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30482 spi_if_ins.r_tx_byte[4]
.sym 30486 spi_if_ins.r_tx_byte[2]
.sym 30490 spi_if_ins.r_tx_byte[1]
.sym 30502 spi_if_ins.r_tx_byte[6]
.sym 30509 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30513 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 30530 r_tx_data[0]
.sym 30542 r_tx_data[3]
.sym 30558 r_tx_data[6]
.sym 30578 w_rx_data[0]
.sym 30582 w_rx_data[4]
.sym 30590 w_rx_data[3]
.sym 30596 w_soft_reset
.sym 30597 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30598 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30599 io_ctrl_ins.pmod_dir_state[6]
.sym 30600 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 30601 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30604 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 30605 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30606 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 30607 i_button$SB_IO_IN
.sym 30608 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 30609 io_ctrl_ins.o_pmod[7]
.sym 30610 w_rx_data[6]
.sym 30614 w_rx_data[7]
.sym 30622 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30623 io_ctrl_ins.pmod_dir_state[7]
.sym 30624 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 30625 o_rx_h_tx_l$SB_IO_OUT
.sym 30626 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30627 io_ctrl_ins.pmod_dir_state[4]
.sym 30628 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 30629 io_ctrl_ins.rf_mode[2]
.sym 30630 w_rx_data[3]
.sym 30634 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30635 io_ctrl_ins.pmod_dir_state[3]
.sym 30636 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 30637 io_ctrl_ins.o_pmod[3]
.sym 30639 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 30640 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.sym 30641 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 30642 w_rx_data[1]
.sym 30646 w_rx_data[5]
.sym 30653 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30654 w_rx_data[4]
.sym 30669 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 30670 w_rx_data[2]
.sym 30678 w_rx_data[1]
.sym 30682 w_rx_data[0]
.sym 30688 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 30689 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30749 r_counter
.sym 30758 lvds_rx_09_inst.r_data[29]
.sym 30762 lvds_rx_09_inst.r_data[26]
.sym 30766 lvds_rx_09_inst.r_data[28]
.sym 30770 lvds_rx_09_inst.r_data[24]
.sym 30782 lvds_rx_09_inst.r_data[27]
.sym 30790 w_rx_09_fifo_pulled_data[21]
.sym 30791 w_rx_09_fifo_pulled_data[29]
.sym 30792 smi_ctrl_ins.int_cnt_09[4]
.sym 30793 smi_ctrl_ins.int_cnt_09[3]
.sym 30802 w_rx_09_fifo_pulled_data[20]
.sym 30803 w_rx_09_fifo_pulled_data[28]
.sym 30804 smi_ctrl_ins.int_cnt_09[4]
.sym 30805 smi_ctrl_ins.int_cnt_09[3]
.sym 30806 w_rx_09_fifo_pulled_data[6]
.sym 30807 w_rx_09_fifo_pulled_data[14]
.sym 30808 smi_ctrl_ins.int_cnt_09[4]
.sym 30809 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_3_O[3]
.sym 30810 w_rx_09_fifo_pulled_data[7]
.sym 30811 w_rx_09_fifo_pulled_data[15]
.sym 30812 smi_ctrl_ins.int_cnt_09[4]
.sym 30813 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_1_O[3]
.sym 30818 w_soft_reset
.sym 30819 i_smi_a1$SB_IO_IN
.sym 30820 i_smi_a2$SB_IO_IN
.sym 30821 i_smi_a3$SB_IO_IN
.sym 30837 smi_ctrl_ins.int_cnt_09[3]
.sym 30848 smi_ctrl_ins.int_cnt_09[4]
.sym 30849 smi_ctrl_ins.int_cnt_09[3]
.sym 30856 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 30857 lvds_rx_09_inst.o_debug_state[0]
.sym 30870 lvds_rx_09_inst.o_debug_state[1]
.sym 30871 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30872 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 30873 lvds_rx_09_inst.o_debug_state[0]
.sym 30874 lvds_rx_09_inst.o_debug_state[1]
.sym 30875 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30876 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 30877 lvds_rx_09_inst.o_debug_state[0]
.sym 30883 lvds_rx_09_inst.r_phase_count[0]
.sym 30887 lvds_rx_09_inst.r_phase_count[1]
.sym 30888 $PACKER_VCC_NET
.sym 30889 lvds_rx_09_inst.r_phase_count[0]
.sym 30890 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 30892 $PACKER_VCC_NET
.sym 30893 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 30897 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 30898 lvds_rx_09_inst.r_data[27]
.sym 30905 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 30919 spi_if_ins.r_tx_byte[7]
.sym 30920 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 30921 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30933 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30947 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30951 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30952 $PACKER_VCC_NET
.sym 30955 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30956 $PACKER_VCC_NET
.sym 30957 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30961 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30963 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30964 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30965 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30967 spi_if_ins.spi.SCKr[2]
.sym 30968 spi_if_ins.spi.SCKr[1]
.sym 30969 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30970 spi_if_ins.spi.SCKr[2]
.sym 30971 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30972 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30973 spi_if_ins.spi.SCKr[1]
.sym 30975 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30976 $PACKER_VCC_NET
.sym 30977 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30989 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 30990 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31038 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31058 spi_if_ins.w_rx_data[6]
.sym 31070 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 31074 spi_if_ins.w_rx_data[2]
.sym 31082 spi_if_ins.w_rx_data[4]
.sym 31094 spi_if_ins.w_rx_data[5]
.sym 31098 spi_if_ins.w_rx_data[3]
.sym 31102 spi_if_ins.w_rx_data[0]
.sym 31107 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31108 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 31109 w_soft_reset
.sym 31110 w_rx_data[4]
.sym 31114 w_rx_data[3]
.sym 31120 io_ctrl_ins.debug_mode[0]
.sym 31121 io_ctrl_ins.debug_mode[1]
.sym 31122 w_rx_data[7]
.sym 31130 w_rx_data[2]
.sym 31134 w_rx_data[5]
.sym 31138 w_rx_data[5]
.sym 31150 w_rx_data[3]
.sym 31154 w_rx_data[4]
.sym 31158 w_rx_data[7]
.sym 31162 io_ctrl_ins.debug_mode[0]
.sym 31163 io_ctrl_ins.rf_mode[1]
.sym 31164 io_ctrl_ins.rf_mode[2]
.sym 31165 io_ctrl_ins.debug_mode[1]
.sym 31166 w_rx_data[6]
.sym 31170 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
.sym 31171 io_ctrl_ins.rf_mode[1]
.sym 31172 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 31173 o_tr_vc2$SB_IO_OUT
.sym 31186 spi_if_ins.o_ioc_SB_LUT4_I0_O[3]
.sym 31187 io_ctrl_ins.o_pmod[4]
.sym 31188 spi_if_ins.o_ioc_SB_LUT4_I0_O[2]
.sym 31189 o_tr_vc1_b$SB_IO_OUT
.sym 31190 i_config[0]$SB_IO_IN
.sym 31191 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 31192 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 31193 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 31194 i_config[1]$SB_IO_IN
.sym 31195 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I3_O[1]
.sym 31196 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 31197 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 31270 lvds_rx_09_inst.r_data[30]
.sym 31274 lvds_rx_09_inst.r_data[28]
.sym 31282 lvds_rx_09_inst.r_data[31]
.sym 31289 $PACKER_VCC_NET
.sym 31290 lvds_rx_09_inst.r_data[29]
.sym 31309 i_smi_a1_SB_LUT4_I1_O
.sym 31314 w_rx_09_fifo_pulled_data[5]
.sym 31315 w_rx_09_fifo_pulled_data[13]
.sym 31316 smi_ctrl_ins.int_cnt_09[4]
.sym 31317 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_5_O[3]
.sym 31318 w_rx_09_fifo_pulled_data[4]
.sym 31319 w_rx_09_fifo_pulled_data[12]
.sym 31320 smi_ctrl_ins.int_cnt_09[4]
.sym 31321 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_7_O[3]
.sym 31337 w_rx_09_fifo_pulled_data[14]
.sym 31349 w_rx_09_fifo_pulled_data[15]
.sym 31350 lvds_rx_09_inst.r_data[24]
.sym 31358 lvds_rx_09_inst.r_data[21]
.sym 31370 w_rx_09_fifo_pulled_data[19]
.sym 31371 w_rx_09_fifo_pulled_data[27]
.sym 31372 smi_ctrl_ins.int_cnt_09[4]
.sym 31373 smi_ctrl_ins.int_cnt_09[3]
.sym 31374 w_rx_09_fifo_pulled_data[1]
.sym 31375 w_rx_09_fifo_pulled_data[9]
.sym 31376 smi_ctrl_ins.int_cnt_09[4]
.sym 31377 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_13_O[3]
.sym 31382 w_rx_09_fifo_pulled_data[17]
.sym 31383 w_rx_09_fifo_pulled_data[25]
.sym 31384 smi_ctrl_ins.int_cnt_09[4]
.sym 31385 smi_ctrl_ins.int_cnt_09[3]
.sym 31386 w_rx_09_fifo_pulled_data[18]
.sym 31387 w_rx_09_fifo_pulled_data[26]
.sym 31388 smi_ctrl_ins.int_cnt_09[4]
.sym 31389 smi_ctrl_ins.int_cnt_09[3]
.sym 31414 w_rx_09_fifo_pulled_data[3]
.sym 31415 w_rx_09_fifo_pulled_data[11]
.sym 31416 smi_ctrl_ins.int_cnt_09[4]
.sym 31417 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_9_O[3]
.sym 31418 w_rx_09_fifo_pulled_data[2]
.sym 31419 w_rx_09_fifo_pulled_data[10]
.sym 31420 smi_ctrl_ins.int_cnt_09[4]
.sym 31421 smi_ctrl_ins.int_cnt_09_SB_LUT4_I2_11_O[3]
.sym 31450 lvds_rx_09_inst.r_data[26]
.sym 31462 spi_if_ins.spi.SCKr[1]
.sym 31478 i_sck$SB_IO_IN
.sym 31482 spi_if_ins.spi.SCKr[0]
.sym 31491 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31496 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31500 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31501 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31512 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31513 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31517 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31522 i_ss$SB_IO_IN
.sym 31523 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31524 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31525 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31530 spi_if_ins.spi.r_rx_done
.sym 31540 spi_if_ins.spi.r3_rx_done
.sym 31541 spi_if_ins.spi.r2_rx_done
.sym 31546 spi_if_ins.spi.r2_rx_done
.sym 31551 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31552 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31553 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31610 spi_if_ins.w_rx_data[1]
.sym 31638 w_rx_data[1]
.sym 31642 w_rx_data[0]
.sym 31650 io_ctrl_ins.rf_pin_state[3]
.sym 31651 io_ctrl_ins.rf_mode[2]
.sym 31652 io_ctrl_ins.rf_mode[1]
.sym 31653 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31655 io_ctrl_ins.rf_pin_state[5]
.sym 31656 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31657 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31663 io_ctrl_ins.rf_pin_state[7]
.sym 31664 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31665 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31666 io_ctrl_ins.rf_mode[2]
.sym 31667 io_ctrl_ins.rf_mode[0]
.sym 31668 io_ctrl_ins.rf_mode[1]
.sym 31669 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31670 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31671 io_ctrl_ins.rf_mode[2]
.sym 31672 io_ctrl_ins.rf_mode[0]
.sym 31673 io_ctrl_ins.rf_mode[1]
.sym 31679 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31680 io_ctrl_ins.rf_pin_state[6]
.sym 31681 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31687 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31688 io_ctrl_ins.rf_pin_state[4]
.sym 31689 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31697 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 32002 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32006 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32010 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32022 i_mosi$SB_IO_IN
.sym 32030 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32038 spi_if_ins.spi.r_rx_byte[7]
.sym 32044 i_ss$SB_IO_IN
.sym 32045 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32046 spi_if_ins.spi.r_rx_byte[1]
.sym 32058 spi_if_ins.spi.r_rx_byte[4]
.sym 32062 spi_if_ins.spi.r_rx_byte[6]
.sym 32066 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32070 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32074 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32078 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32090 i_mosi$SB_IO_IN
.sym 32098 spi_if_ins.spi.r_rx_byte[3]
.sym 32106 spi_if_ins.spi.r_rx_byte[0]
.sym 32114 spi_if_ins.spi.r_rx_byte[5]
.sym 32122 spi_if_ins.spi.r_rx_byte[2]
.sym 32453 i_ss$SB_IO_IN
.sym 32526 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32538 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32546 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32554 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32566 spi_if_ins.spi.r_temp_rx_byte[6]
