import magma as m
from magma import *


def test_pair():
    # types

    A2 = Tuple[Bit, Bit]
    print(A2)
    assert isinstance(A2, TupleMeta)
    print(str(A2))
    assert A2 == A2

    B2 = Tuple[In(Bit), In(Bit)]
    assert isinstance(B2, TupleMeta)
    assert B2 == B2

    C2 = Tuple[Out(Bit), Out(Bit)]
    assert isinstance(C2, TupleMeta)
    #assert str(C2) == 'Tuple(x=Out(Bit),y=Out(Bit))'
    assert C2 == C2

    assert issubclass(m.In(m.Tuple[Bit, Bit]), m.In(m.Tuple[Bit, Bit]))
    assert isinstance(m.In(m.Tuple[Bit, Bit])(), m.In(m.Tuple[Bit, Bit]))

    assert issubclass(m.In(m.Tuple[Bit, Bit]), m.Tuple[Bit, Bit])
    assert isinstance(m.In(m.Tuple[Bit, Bit])(), m.Tuple[Bit, Bit])

    assert not issubclass(m.In(m.Tuple[Bit, Bit]), m.Out(m.Tuple[Bit, Bit]))
    assert not isinstance(m.In(m.Tuple[Bit, Bit])(), m.Out(m.Tuple[Bit, Bit]))

    assert issubclass(m.Out(m.Tuple[Bit, Bit]), m.Out(m.Tuple[Bit, Bit]))
    assert isinstance(m.Out(m.Tuple[Bit, Bit])(), m.Out(m.Tuple[Bit, Bit]))

    assert issubclass(m.Out(m.Tuple[Bit, Bit]), m.Tuple[Bit, Bit])
    assert isinstance(m.Out(m.Tuple[Bit, Bit])(), m.Tuple[Bit, Bit])

    assert not issubclass(m.Out(m.Tuple[Bit, Bit]), m.In(m.Tuple[Bit, Bit]))
    assert not isinstance(m.Out(m.Tuple[Bit, Bit])(), m.In(m.Tuple[Bit, Bit]))


def test_dict():
    # types
    class A2(Product, cache=True):
        x = Bit
        y = Bit
    print(A2)
    assert isinstance(A2, ProductMeta)
    print(str(A2))

    assert issubclass(In(A2), A2)
    assert issubclass(Out(A2), A2)
    assert issubclass(Flip(A2), A2)
    assert not issubclass(In(A2), Out(A2))
    assert not issubclass(Out(A2), In(A2))

    assert issubclass(Flip(In(A2)), Out(A2))
    assert issubclass(Flip(Out(A2)), In(A2))

    assert issubclass(Out(In(A2)), Out(A2))
    assert issubclass(In(Out(A2)), In(A2))

    assert not issubclass(Out(In(A2)), In(Out(A2)))
    assert not issubclass(In(Out(A2)), Out(In(A2)))

    assert not issubclass(Flip(In(A2)), Flip(Out(A2)))
    assert not issubclass(Flip(Out(A2)), Flip(In(A2)))

    assert isinstance(In(A2)(), A2)
    assert isinstance(Out(A2)(), A2)
    assert isinstance(Flip(A2)(), A2)
    assert not isinstance(In(A2)(), Out(A2))
    assert not isinstance(Out(A2)(), In(A2))

    assert isinstance(Flip(In(A2))(), Out(A2))
    assert isinstance(Flip(Out(A2))(), In(A2))

    assert isinstance(Out(In(A2))(), Out(A2))
    assert isinstance(In(Out(A2))(), In(A2))

    assert not isinstance(Out(In(A2))(), In(Out(A2)))
    assert not isinstance(In(Out(A2))(), Out(In(A2)))

    assert not isinstance(Flip(In(A2))(), Flip(Out(A2)))
    assert not isinstance(Flip(Out(A2))(), Flip(In(A2)))

    #assert str(A2) == 'Tuple(x=Bit,y=Bit)'
    assert A2 == A2

    class B2(Product, cache=True):
        x = In(Bit)
        y = In(Bit)
    assert isinstance(B2, ProductMeta)
    #assert str(B2) == 'Tuple(x=In(Bit),y=In(Bit))'
    assert B2 == B2

    class C2(Product, cache=True):
        x = Out(Bit)
        y = Out(Bit)
    assert isinstance(C2, ProductMeta)

    #assert str(C2) == 'Tuple(x=Out(Bit),y=Out(Bit))'
    assert C2 == C2

    assert A2 != B2
    assert A2 != C2
    assert B2 != C2


def test_flip():
    class Product2(Product):
        x = In(Bit)
        y = Out(Bit)
    print(Product2)
    print(Flip(Product2))

    Tin = In(Product2)
    Tout = Out(Product2)

    print(Tin)
    print(Tout)

    assert Tin != Product2
    assert Tout != Product2
    assert Tin != Tout

    T = In(Tout)
    assert T == Tin

    #T = Flip(Tout)
    #assert T == Tin
    # print(T)

    T = Out(Tin)
    assert T == Tout

    #T = Flip(Tin)
    #assert T == Tout
    # print(T)


def test_wire():
    class Product2(Product):
        x = Bit
        y = Bit

    t0 = Product2(name='t0')

    t1 = Product2(name='t1')

    wire(t0, t1)

    assert t0.wired()
    assert t1.wired()

    assert t0.value() is None
    assert t1.value() is t0

    b0 = t0.x
    b1 = t1.x

    assert b0 is b1._wire.driver.bit
    assert b1 is b0._wire.driving[0].bit
    assert b1.value() is b0


def test_val():
    class A2(Product):
        x = Bit
        y = Bit

    # constructor

    a = A2(name='a')
    print('created A2')
    assert isinstance(a, Product)
    assert str(a) == 'a'

    # selectors

    print('a["x"]')
    b = a['x']
    assert isinstance(b, Bit)
    assert str(b) == 'a.x'

    print('a.x')
    b = a.x
    assert isinstance(b, Bit)
    assert str(b) == 'a.x'


def test_nested():
    # Test for https://github.com/phanrahan/magma/issues/445
    def hierIO():
        class dictIO(Product):
            baseIO = make_baseIO()
            ctr = m.In(m.Bit)
        return dictIO

    def DefineCtrModule():
        class ctrModule(m.Circuit):
            name = "ctr_module"
            io = m.IO("ctr", m.In(m.Bit))
        return ctrModule

    def make_baseIO():
        class dictIO(Product):
            in0 = m.In(m.Bit),
            out0 = m.Out(m.Bit)
        return dictIO

    def DefineBaseModule():
        class baseModule(m.Circuit):
            name = "base_module"
            io = m.IO("baseIO", make_baseIO())
        return baseModule

    def DefineHier():
        class HierModule(m.Circuit):
            name = "hier_module"
            io = m.IO(hier=hierIO())
            @classmethod
            def definition(io):
                baseM = DefineBaseModule()()
                ctrM = DefineCtrModule()()
                m.wire(baseM.baseIO, io.hier.baseIO)
                m.wire(ctrM.ctr, io.hier.ctr)
        return HierModule

    baseMH = DefineHier()
    m.compile("build/baseMH", baseMH, output="coreir-verilog")


def test_tuple_nested_tuple_value():
    def IFC0(params):
        return m.Product.from_fields("IFC0", {
            "port0": m.In(m.Bits[params['param0']]),
            "port1": m.In(m.Bits[params['param0']]),
            "port2": m.In(m.Array[params['param0'], m.Bits[2]]),
            "port3": m.In(m.Bits[params['param0']]),
            "port4": m.In(m.Bit),
            "port5": m.In(m.Bit),
            "port7": m.In(m.Bit),
            "port8": m.In(m.Bit),
            "port9": m.In(m.Bit),
            "port10": m.In(m.Bits[m.bitutils.clog2(params['param0'])]),
        })

    def IFC1(params):
        dictOut = {"port4": m.Out(m.Bit)}
        return m.Product.from_fields("IFC1", dictOut)

    def DefineMyCircuit(params):
        class MyCircuit(m.Circuit):
            io = m.IO(IFC0=IFC0(params).flip())
        return MyCircuit

    def DefineTop(params):
        class Top(m.Circuit):
            io = m.IO(IFC1=IFC1(params))
            @classmethod
            def definition(io):
                m.wire(io.IFC1.port4, DefineMyCircuit(params)().IFC0.port4)
        return Top

    m.compile("top", DefineTop({'param0': 5}))


def test_flat_length():
    a = m.Product.from_fields("anon", dict(x=m.Bits[5], y=m.Bits[3], z=m.Bit))
    assert a.flat_length() == 9
