<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/impl/gwsynthesis/RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/src/Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 26 02:18:36 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23012</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12227</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>571</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>76</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">37.100(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>103.362(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">44.192(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-2263.109</td>
<td>487</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-33.753</td>
<td>18</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.954</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.021</td>
<td>26.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.944</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.026</td>
<td>26.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.941</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>26.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.920</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.006</td>
<td>26.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.911</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.028</td>
<td>26.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.879</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>26.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.878</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.006</td>
<td>26.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.840</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/data_out_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.038</td>
<td>26.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.840</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/data_out_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.038</td>
<td>26.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.840</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/data_out_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.038</td>
<td>26.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.840</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.038</td>
<td>26.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.840</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/data_out_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.038</td>
<td>26.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.808</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.006</td>
<td>26.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.738</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>26.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.725</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.026</td>
<td>26.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.725</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.026</td>
<td>26.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.725</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.026</td>
<td>26.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.725</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.026</td>
<td>26.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.725</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.026</td>
<td>26.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.713</td>
<td>cpu_1/MEMWB_funct3_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>26.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.713</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.033</td>
<td>26.435</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.713</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.033</td>
<td>26.435</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.682</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>26.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.682</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>26.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.682</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>usb/temp_data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>26.390</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.330</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_19_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.330</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_20_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.330</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_21_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.330</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_22_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.330</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_23_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.330</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dpi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>0.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.329</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmid_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.283</td>
<td>0.920</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_1_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_2_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_3_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_4_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_5_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_6_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_14_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_15_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_16_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_17_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_18_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>0.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>0.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.326</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>0.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.325</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/save_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.293</td>
<td>0.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.323</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.294</td>
<td>0.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.323</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_1_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.294</td>
<td>0.937</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.764</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.032</td>
<td>4.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.758</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.032</td>
<td>4.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.723</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.032</td>
<td>4.569</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.738</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.060</td>
<td>4.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.733</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.060</td>
<td>4.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.697</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.060</td>
<td>4.569</td>
</tr>
<tr>
<td>7</td>
<td>1.944</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.242</td>
<td>2.249</td>
</tr>
<tr>
<td>8</td>
<td>1.944</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.242</td>
<td>2.249</td>
</tr>
<tr>
<td>9</td>
<td>1.948</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.264</td>
<td>2.267</td>
</tr>
<tr>
<td>10</td>
<td>1.949</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.300</td>
<td>2.301</td>
</tr>
<tr>
<td>11</td>
<td>1.949</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.300</td>
<td>2.301</td>
</tr>
<tr>
<td>12</td>
<td>1.953</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.263</td>
<td>2.261</td>
</tr>
<tr>
<td>13</td>
<td>1.953</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.263</td>
<td>2.261</td>
</tr>
<tr>
<td>14</td>
<td>1.953</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.263</td>
<td>2.261</td>
</tr>
<tr>
<td>15</td>
<td>1.953</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s6/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.251</td>
<td>2.249</td>
</tr>
<tr>
<td>16</td>
<td>1.955</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.287</td>
<td>2.283</td>
</tr>
<tr>
<td>17</td>
<td>1.955</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.287</td>
<td>2.283</td>
</tr>
<tr>
<td>18</td>
<td>1.955</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.280</td>
<td>2.276</td>
</tr>
<tr>
<td>19</td>
<td>1.955</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.280</td>
<td>2.276</td>
</tr>
<tr>
<td>20</td>
<td>1.955</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.287</td>
<td>2.283</td>
</tr>
<tr>
<td>21</td>
<td>1.957</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.271</td>
<td>2.265</td>
</tr>
<tr>
<td>22</td>
<td>1.959</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.309</td>
<td>2.301</td>
</tr>
<tr>
<td>23</td>
<td>15.236</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.042</td>
<td>4.569</td>
</tr>
<tr>
<td>24</td>
<td>15.238</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.004</td>
<td>4.605</td>
</tr>
<tr>
<td>25</td>
<td>15.247</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>4.610</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.349</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.287</td>
<td>0.920</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.349</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.287</td>
<td>0.920</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.349</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/cond_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.287</td>
<td>0.920</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.345</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.297</td>
<td>0.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.345</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.307</td>
<td>0.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.345</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.307</td>
<td>0.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.345</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.307</td>
<td>0.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.345</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.307</td>
<td>0.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.345</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.283</td>
<td>0.920</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.345</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.302</td>
<td>0.939</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.342</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>0.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.342</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>0.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.342</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.314</td>
<td>0.954</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.342</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_6_s4/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>0.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.342</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>0.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.341</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.303</td>
<td>0.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.341</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.303</td>
<td>0.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.341</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.298</td>
<td>0.939</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.341</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.298</td>
<td>0.939</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.341</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.303</td>
<td>0.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.339</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.291</td>
<td>0.935</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.338</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>0.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.338</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>0.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.336</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s6/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.278</td>
<td>0.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.336</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.286</td>
<td>0.932</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0</td>
</tr>
<tr>
<td>5</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0</td>
</tr>
<tr>
<td>6</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
<tr>
<td>7</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0</td>
</tr>
<tr>
<td>8</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>25.760</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[3][A]</td>
<td>mem/n355_s5/I1</td>
</tr>
<tr>
<td>26.050</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R6C51[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C59[2][B]</td>
<td>mem/data_mem_3_s5/I3</td>
</tr>
<tr>
<td>26.819</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C59[2][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s5/F</td>
</tr>
<tr>
<td>29.484</td>
<td>2.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKA</td>
</tr>
<tr>
<td>22.530</td>
<td>-0.084</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.325, 23.521%; route: 20.184, 75.057%; tC2Q: 0.382, 1.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.282</td>
<td>2.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>programMemory_inst/n74_s52/I1</td>
</tr>
<tr>
<td>23.544</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/n74_s52/F</td>
</tr>
<tr>
<td>23.926</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[1][A]</td>
<td>bu/n296_s12/I3</td>
</tr>
<tr>
<td>24.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R7C49[1][A]</td>
<td style=" background: #97FFFF;">bu/n296_s12/F</td>
</tr>
<tr>
<td>24.811</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][A]</td>
<td>bu/data_read_31_s6/I3</td>
</tr>
<tr>
<td>25.101</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R4C48[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>25.643</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[3][A]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>26.058</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R6C51[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>26.711</td>
<td>0.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][A]</td>
<td>mem/data_mem_1_s5/I1</td>
</tr>
<tr>
<td>27.126</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C59[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_1_s5/F</td>
</tr>
<tr>
<td>29.474</td>
<td>2.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">mem/data_mem_1_data_mem_1_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0/CLKA</td>
</tr>
<tr>
<td>22.530</td>
<td>-0.084</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.749, 25.150%; route: 19.703, 73.425%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.469</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>bu/n415_s12/I1</td>
</tr>
<tr>
<td>23.732</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">bu/n415_s12/F</td>
</tr>
<tr>
<td>23.737</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td>bu/n220_s2/I0</td>
</tr>
<tr>
<td>24.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">bu/n220_s2/F</td>
</tr>
<tr>
<td>25.354</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>bu/n220_s10/I0</td>
</tr>
<tr>
<td>25.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s10/F</td>
</tr>
<tr>
<td>26.616</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][B]</td>
<td>bu/n320_s6/I2</td>
</tr>
<tr>
<td>26.878</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][B]</td>
<td style=" background: #97FFFF;">bu/n320_s6/F</td>
</tr>
<tr>
<td>26.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td>bu/n320_s3/I1</td>
</tr>
<tr>
<td>27.014</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td style=" background: #97FFFF;">bu/n320_s3/O</td>
</tr>
<tr>
<td>28.619</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>bu/data_read_0_s0/I0</td>
</tr>
<tr>
<td>29.081</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_0_s0/F</td>
</tr>
<tr>
<td>29.238</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>bu/data_read_0_s/I1</td>
</tr>
<tr>
<td>29.501</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_0_s/F</td>
</tr>
<tr>
<td>29.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/CLK</td>
</tr>
<tr>
<td>22.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.212, 26.852%; route: 19.266, 71.724%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.469</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>bu/n415_s12/I1</td>
</tr>
<tr>
<td>23.732</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">bu/n415_s12/F</td>
</tr>
<tr>
<td>23.737</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td>bu/n220_s2/I0</td>
</tr>
<tr>
<td>24.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">bu/n220_s2/F</td>
</tr>
<tr>
<td>25.354</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>bu/n220_s10/I0</td>
</tr>
<tr>
<td>25.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s10/F</td>
</tr>
<tr>
<td>26.788</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>bu/data_read_2_s0/I3</td>
</tr>
<tr>
<td>27.314</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s0/F</td>
</tr>
<tr>
<td>28.976</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td>bu/data_read_2_s/I2</td>
</tr>
<tr>
<td>29.502</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s/F</td>
</tr>
<tr>
<td>29.502</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/CLK</td>
</tr>
<tr>
<td>22.582</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C54[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.142, 26.590%; route: 19.337, 71.986%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.469</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>bu/n415_s12/I1</td>
</tr>
<tr>
<td>23.732</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">bu/n415_s12/F</td>
</tr>
<tr>
<td>23.737</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td>bu/n220_s2/I0</td>
</tr>
<tr>
<td>24.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">bu/n220_s2/F</td>
</tr>
<tr>
<td>25.354</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>bu/n220_s10/I0</td>
</tr>
<tr>
<td>25.589</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s10/F</td>
</tr>
<tr>
<td>26.518</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>bu/n312_s6/I2</td>
</tr>
<tr>
<td>27.044</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td style=" background: #97FFFF;">bu/n312_s6/F</td>
</tr>
<tr>
<td>27.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[2][A]</td>
<td>bu/n312_s3/I1</td>
</tr>
<tr>
<td>27.181</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C46[2][A]</td>
<td style=" background: #97FFFF;">bu/n312_s3/O</td>
</tr>
<tr>
<td>28.117</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>bu/data_read_8_s0/I0</td>
</tr>
<tr>
<td>28.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_8_s0/F</td>
</tr>
<tr>
<td>29.197</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][B]</td>
<td>bu/data_read_8_s/I1</td>
</tr>
<tr>
<td>29.459</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_8_s/F</td>
</tr>
<tr>
<td>29.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/CLK</td>
</tr>
<tr>
<td>22.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.514, 28.016%; route: 18.923, 70.558%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.469</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>bu/n415_s12/I1</td>
</tr>
<tr>
<td>23.732</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">bu/n415_s12/F</td>
</tr>
<tr>
<td>23.737</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td>bu/n220_s2/I0</td>
</tr>
<tr>
<td>24.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">bu/n220_s2/F</td>
</tr>
<tr>
<td>25.354</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>bu/n220_s10/I0</td>
</tr>
<tr>
<td>25.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s10/F</td>
</tr>
<tr>
<td>26.619</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>bu/n304_s6/I2</td>
</tr>
<tr>
<td>27.034</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">bu/n304_s6/F</td>
</tr>
<tr>
<td>27.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][A]</td>
<td>bu/n304_s3/I1</td>
</tr>
<tr>
<td>27.171</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][A]</td>
<td style=" background: #97FFFF;">bu/n304_s3/O</td>
</tr>
<tr>
<td>28.677</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[3][A]</td>
<td>bu/data_read_16_s0/I0</td>
</tr>
<tr>
<td>28.967</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_16_s0/F</td>
</tr>
<tr>
<td>28.972</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>bu/data_read_16_s/I1</td>
</tr>
<tr>
<td>29.433</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_16_s/F</td>
</tr>
<tr>
<td>29.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_16_s0/CLK</td>
</tr>
<tr>
<td>22.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.392, 27.591%; route: 19.018, 70.981%; tC2Q: 0.382, 1.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.469</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>bu/n415_s12/I1</td>
</tr>
<tr>
<td>23.732</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">bu/n415_s12/F</td>
</tr>
<tr>
<td>23.737</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td>bu/n220_s2/I0</td>
</tr>
<tr>
<td>24.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">bu/n220_s2/F</td>
</tr>
<tr>
<td>25.354</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>bu/n220_s10/I0</td>
</tr>
<tr>
<td>25.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s10/F</td>
</tr>
<tr>
<td>26.636</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[2][A]</td>
<td>bu/data_read_26_s0/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C51[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s0/F</td>
</tr>
<tr>
<td>28.998</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>bu/data_read_26_s/I2</td>
</tr>
<tr>
<td>29.459</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s/F</td>
</tr>
<tr>
<td>29.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/CLK</td>
</tr>
<tr>
<td>22.582</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.067, 26.352%; route: 19.369, 72.222%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.729</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[1][B]</td>
<td>usb/data_out_23_s3/I1</td>
</tr>
<tr>
<td>28.245</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R3C59[1][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>29.160</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" font-weight:bold;">usb/data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td>usb/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>22.320</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C63[2][A]</td>
<td>usb/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.750, 25.407%; route: 19.435, 73.153%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.729</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[1][B]</td>
<td>usb/data_out_23_s3/I1</td>
</tr>
<tr>
<td>28.245</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R3C59[1][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>29.160</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" font-weight:bold;">usb/data_out_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td>usb/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>22.320</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C63[0][A]</td>
<td>usb/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.750, 25.407%; route: 19.435, 73.153%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.729</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[1][B]</td>
<td>usb/data_out_23_s3/I1</td>
</tr>
<tr>
<td>28.245</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R3C59[1][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>29.160</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][B]</td>
<td style=" font-weight:bold;">usb/data_out_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][B]</td>
<td>usb/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>22.320</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C63[2][B]</td>
<td>usb/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.750, 25.407%; route: 19.435, 73.153%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.729</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[1][B]</td>
<td>usb/data_out_23_s3/I1</td>
</tr>
<tr>
<td>28.245</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R3C59[1][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>29.160</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" font-weight:bold;">usb/data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td>usb/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.320</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C63[1][B]</td>
<td>usb/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.750, 25.407%; route: 19.435, 73.153%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.729</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[1][B]</td>
<td>usb/data_out_23_s3/I1</td>
</tr>
<tr>
<td>28.245</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R3C59[1][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>29.160</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" font-weight:bold;">usb/data_out_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td>usb/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>22.320</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C63[0][B]</td>
<td>usb/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.750, 25.407%; route: 19.435, 73.153%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.469</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>bu/n415_s12/I1</td>
</tr>
<tr>
<td>23.732</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">bu/n415_s12/F</td>
</tr>
<tr>
<td>23.737</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td>bu/n220_s2/I0</td>
</tr>
<tr>
<td>24.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">bu/n220_s2/F</td>
</tr>
<tr>
<td>25.354</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>bu/n220_s10/I0</td>
</tr>
<tr>
<td>25.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s10/F</td>
</tr>
<tr>
<td>26.982</td>
<td>1.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[3][B]</td>
<td>bu/data_read_10_s0/I3</td>
</tr>
<tr>
<td>27.397</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C48[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_10_s0/F</td>
</tr>
<tr>
<td>28.873</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>bu/data_read_10_s/I2</td>
</tr>
<tr>
<td>29.389</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_10_s/F</td>
</tr>
<tr>
<td>29.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_10_s0/CLK</td>
</tr>
<tr>
<td>22.582</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.021, 26.248%; route: 19.346, 72.322%; tC2Q: 0.382, 1.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.282</td>
<td>2.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>programMemory_inst/n74_s52/I1</td>
</tr>
<tr>
<td>23.544</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/n74_s52/F</td>
</tr>
<tr>
<td>23.926</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[1][A]</td>
<td>bu/n296_s12/I3</td>
</tr>
<tr>
<td>24.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R7C49[1][A]</td>
<td style=" background: #97FFFF;">bu/n296_s12/F</td>
</tr>
<tr>
<td>24.811</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][A]</td>
<td>bu/data_read_31_s6/I3</td>
</tr>
<tr>
<td>25.076</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C48[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>26.733</td>
<td>1.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>bu/data_read_31_s1/I2</td>
</tr>
<tr>
<td>27.249</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s1/F</td>
</tr>
<tr>
<td>28.796</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>bu/data_read_31_s/I2</td>
</tr>
<tr>
<td>29.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s/F</td>
</tr>
<tr>
<td>29.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.926, 25.968%; route: 19.363, 72.598%; tC2Q: 0.382, 1.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.871%; route: 1.956, 74.129%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.033</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>usb/temp_data_out_3_s0/CLK</td>
</tr>
<tr>
<td>22.308</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C63[1][B]</td>
<td>usb/temp_data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.548%; route: 19.303, 73.005%; tC2Q: 0.382, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.033</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[0][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[0][A]</td>
<td>usb/temp_data_out_4_s0/CLK</td>
</tr>
<tr>
<td>22.308</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C63[0][A]</td>
<td>usb/temp_data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.548%; route: 19.303, 73.005%; tC2Q: 0.382, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.033</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[2][A]</td>
<td>usb/temp_data_out_6_s0/CLK</td>
</tr>
<tr>
<td>22.308</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C63[2][A]</td>
<td>usb/temp_data_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.548%; route: 19.303, 73.005%; tC2Q: 0.382, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.033</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[1][A]</td>
<td>usb/temp_data_out_10_s0/CLK</td>
</tr>
<tr>
<td>22.308</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C63[1][A]</td>
<td>usb/temp_data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.548%; route: 19.303, 73.005%; tC2Q: 0.382, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.033</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[0][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C63[0][B]</td>
<td>usb/temp_data_out_12_s0/CLK</td>
</tr>
<tr>
<td>22.308</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C63[0][B]</td>
<td>usb/temp_data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.548%; route: 19.303, 73.005%; tC2Q: 0.382, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.640</td>
<td>1.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/MEMWB_funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C46[3][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_funct3_1_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>cpu_1/wRegData_0_s4/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[3][B]</td>
<td>cpu_1/wRegData_0_s3/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_0_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>cpu_1/n2280_s4/I1</td>
</tr>
<tr>
<td>9.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s4/F</td>
</tr>
<tr>
<td>10.637</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td>cpu_1/ALUInB_0_s2/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>13.416</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I0</td>
</tr>
<tr>
<td>13.932</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>14.808</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>15.348</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td>cpu_1/n2197_s13/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s13/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>cpu_1/n2197_s6/I2</td>
</tr>
<tr>
<td>16.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C53[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s6/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>cpu_1/n2197_s3/I0</td>
</tr>
<tr>
<td>17.022</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2197_s3/F</td>
</tr>
<tr>
<td>18.226</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.723</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>20.297</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>ppu_inst/n33491_s4/I1</td>
</tr>
<tr>
<td>20.559</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s4/F</td>
</tr>
<tr>
<td>23.469</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>bu/n415_s12/I1</td>
</tr>
<tr>
<td>23.732</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">bu/n415_s12/F</td>
</tr>
<tr>
<td>23.737</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td>bu/n220_s2/I0</td>
</tr>
<tr>
<td>24.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">bu/n220_s2/F</td>
</tr>
<tr>
<td>25.354</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>bu/n220_s10/I0</td>
</tr>
<tr>
<td>25.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s10/F</td>
</tr>
<tr>
<td>26.636</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[2][B]</td>
<td>bu/n296_s40/I2</td>
</tr>
<tr>
<td>26.898</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C47[2][B]</td>
<td style=" background: #97FFFF;">bu/n296_s40/F</td>
</tr>
<tr>
<td>26.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[2][A]</td>
<td>bu/n296_s3/I1</td>
</tr>
<tr>
<td>27.034</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C47[2][A]</td>
<td style=" background: #97FFFF;">bu/n296_s3/O</td>
</tr>
<tr>
<td>28.541</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>bu/data_read_24_s0/I1</td>
</tr>
<tr>
<td>29.002</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s0/F</td>
</tr>
<tr>
<td>29.004</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>bu/data_read_24_s/I1</td>
</tr>
<tr>
<td>29.267</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s/F</td>
</tr>
<tr>
<td>29.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/CLK</td>
</tr>
<tr>
<td>22.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.852%; route: 1.957, 74.148%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.212, 27.087%; route: 19.032, 71.476%; tC2Q: 0.382, 1.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.028</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C63[2][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C63[2][B]</td>
<td>usb/temp_data_out_16_s0/CLK</td>
</tr>
<tr>
<td>22.315</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C63[2][B]</td>
<td>usb/temp_data_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.553%; route: 19.298, 73.000%; tC2Q: 0.382, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.028</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C63[2][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C63[2][A]</td>
<td>usb/temp_data_out_17_s0/CLK</td>
</tr>
<tr>
<td>22.315</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C63[2][A]</td>
<td>usb/temp_data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.553%; route: 19.298, 73.000%; tC2Q: 0.382, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C63[0][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C63[0][A]</td>
<td>usb/temp_data_out_5_s0/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C63[0][A]</td>
<td>usb/temp_data_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.597%; route: 19.253, 72.954%; tC2Q: 0.382, 1.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C63[0][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C63[0][B]</td>
<td>usb/temp_data_out_11_s0/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C63[0][B]</td>
<td>usb/temp_data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.597%; route: 19.253, 72.954%; tC2Q: 0.382, 1.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.975</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I0</td>
</tr>
<tr>
<td>5.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>cpu_1/n2280_s8/I0</td>
</tr>
<tr>
<td>7.288</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2280_s8/F</td>
</tr>
<tr>
<td>8.422</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][B]</td>
<td>cpu_1/n2251_s3/I1</td>
</tr>
<tr>
<td>8.837</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R21C51[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2251_s3/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>9.659</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>10.869</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[3][B]</td>
<td>cpu_1/ALUInB_15_s7/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s7/F</td>
</tr>
<tr>
<td>13.607</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C47[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/SUM</td>
</tr>
<tr>
<td>16.464</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td>cpu_1/n2192_s20/I0</td>
</tr>
<tr>
<td>16.727</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s20/F</td>
</tr>
<tr>
<td>17.054</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td>cpu_1/n2192_s22/I2</td>
</tr>
<tr>
<td>17.344</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s22/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C55[1][B]</td>
<td>cpu_1/n2192_s16/I2</td>
</tr>
<tr>
<td>18.272</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s16/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td>cpu_1/n2192_s21/I3</td>
</tr>
<tr>
<td>18.674</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s21/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C55[0][A]</td>
<td>cpu_1/n2192_s5/I0</td>
</tr>
<tr>
<td>19.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2192_s5/F</td>
</tr>
<tr>
<td>20.805</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td>bu/n97_s20/I1</td>
</tr>
<tr>
<td>21.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">bu/n97_s20/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][A]</td>
<td>bu/n97_s10/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C51[3][A]</td>
<td style=" background: #97FFFF;">bu/n97_s10/F</td>
</tr>
<tr>
<td>22.757</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][B]</td>
<td>bu/n220_s7/I0</td>
</tr>
<tr>
<td>23.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C49[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>bu/n220_s3/I1</td>
</tr>
<tr>
<td>24.253</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s3/F</td>
</tr>
<tr>
<td>25.303</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td>usb/n784_s4/I0</td>
</tr>
<tr>
<td>25.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">usb/n784_s4/F</td>
</tr>
<tr>
<td>26.085</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][A]</td>
<td>usb/n784_s2/I3</td>
</tr>
<tr>
<td>26.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C52[2][A]</td>
<td style=" background: #97FFFF;">usb/n784_s2/F</td>
</tr>
<tr>
<td>27.722</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C59[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.243</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R6C59[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C63[2][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C63[2][B]</td>
<td>usb/temp_data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C63[2][B]</td>
<td>usb/temp_data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.755, 25.597%; route: 19.253, 72.954%; tC2Q: 0.382, 1.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.713</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td>usb/usb_host/ukp/conct_19_s0/CLK</td>
</tr>
<tr>
<td>502.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_19_s0</td>
</tr>
<tr>
<td>502.679</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[0][A]</td>
<td>usb/usb_host/ukp/conct_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.713</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td>usb/usb_host/ukp/conct_20_s0/CLK</td>
</tr>
<tr>
<td>502.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_20_s0</td>
</tr>
<tr>
<td>502.679</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[0][B]</td>
<td>usb/usb_host/ukp/conct_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.713</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td>usb/usb_host/ukp/conct_21_s0/CLK</td>
</tr>
<tr>
<td>502.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_21_s0</td>
</tr>
<tr>
<td>502.679</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[1][A]</td>
<td>usb/usb_host/ukp/conct_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.713</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td>usb/usb_host/ukp/conct_22_s0/CLK</td>
</tr>
<tr>
<td>502.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_22_s0</td>
</tr>
<tr>
<td>502.679</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[1][B]</td>
<td>usb/usb_host/ukp/conct_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.713</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td>usb/usb_host/ukp/conct_23_s0/CLK</td>
</tr>
<tr>
<td>502.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_23_s0</td>
</tr>
<tr>
<td>502.679</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[2][A]</td>
<td>usb/usb_host/ukp/conct_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.356</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dpi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.720</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0/CLK</td>
</tr>
<tr>
<td>502.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 84.965%; tC2Q: 0.144, 15.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.725, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.318</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmid_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.681</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[1][A]</td>
<td>usb/usb_host/ukp/dmid_s0/CLK</td>
</tr>
<tr>
<td>502.716</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
<tr>
<td>502.647</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C61[1][A]</td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.776, 84.348%; tC2Q: 0.144, 15.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[3][A]</td>
<td>usb/usb_host/ukp/conct_0_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[3][A]</td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[0][A]</td>
<td>usb/usb_host/ukp/conct_1_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[0][A]</td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[0][B]</td>
<td>usb/usb_host/ukp/conct_2_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[0][B]</td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[1][A]</td>
<td>usb/usb_host/ukp/conct_3_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[1][A]</td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[1][B]</td>
<td>usb/usb_host/ukp/conct_4_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[1][B]</td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[2][A]</td>
<td>usb/usb_host/ukp/conct_5_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[2][A]</td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[2][B]</td>
<td>usb/usb_host/ukp/conct_6_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[2][B]</td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C62[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C62[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C62[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C62[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C62[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.349</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td>usb/usb_host/ukp/conct_18_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C62[2][B]</td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 84.854%; tC2Q: 0.144, 15.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.351</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdyd_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td>502.677</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C60[1][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 84.882%; tC2Q: 0.144, 15.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.354</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td>usb/usb_host/ukp/dmi_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C30[0][B]</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 84.937%; tC2Q: 0.144, 15.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.332</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/save_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C61[0][A]</td>
<td>usb/usb_host/ukp/save_s0/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td>502.657</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C61[0][A]</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.293</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 84.582%; tC2Q: 0.144, 15.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.335</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C62[0][B]</td>
<td>usb/usb_host/ukp/interval_0_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C62[0][B]</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.294</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.793, 84.632%; tC2Q: 0.144, 15.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.335</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[0][A]</td>
<td>usb/usb_host/ukp/interval_1_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_1_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C60[0][A]</td>
<td>usb/usb_host/ukp/interval_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.294</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.793, 84.632%; tC2Q: 0.144, 15.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.117</td>
<td>2.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.539</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.504</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.353</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.459%; route: 3.838, 83.244%; tC2Q: 0.382, 8.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.111</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.539</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.504</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.353</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.470%; route: 3.832, 83.224%; tC2Q: 0.382, 8.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.076</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.539</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.504</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.353</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.535%; route: 3.797, 83.094%; tC2Q: 0.382, 8.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.117</td>
<td>2.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.566</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.378</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.459%; route: 3.838, 83.244%; tC2Q: 0.382, 8.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.111</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.566</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.378</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.470%; route: 3.832, 83.224%; tC2Q: 0.382, 8.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.076</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.566</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.378</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.535%; route: 3.797, 83.094%; tC2Q: 0.382, 8.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.897</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.224</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[0][B]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>87.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>86.841</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C61[0][B]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 83.662%; tC2Q: 0.368, 16.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.897</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.224</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[0][A]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>87.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>86.841</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C61[0][A]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 83.662%; tC2Q: 0.368, 16.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.915</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.245</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C61[0][A]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>87.210</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>86.863</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C61[0][A]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.899, 83.788%; tC2Q: 0.368, 16.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.949</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>86.899</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.030%; tC2Q: 0.368, 15.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.949</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>86.899</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C61[2][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.030%; tC2Q: 0.368, 15.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.909</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.245</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0/CLK</td>
</tr>
<tr>
<td>87.210</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td>86.862</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 83.748%; tC2Q: 0.368, 16.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.909</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.245</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[1][A]</td>
<td>usb/usb_host/ukp/state_2_s0/CLK</td>
</tr>
<tr>
<td>87.210</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td>86.862</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C62[1][A]</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 83.748%; tC2Q: 0.368, 16.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.909</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.245</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][B]</td>
<td>usb/usb_host/ukp/state_3_s0/CLK</td>
</tr>
<tr>
<td>87.210</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td>86.862</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C62[0][B]</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 83.748%; tC2Q: 0.368, 16.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.897</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C60[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s6/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[0][B]</td>
<td>usb/usb_host/ukp/nak_s6/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s6</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C60[0][B]</td>
<td>usb/usb_host/ukp/nak_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 83.662%; tC2Q: 0.368, 16.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.931</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.269</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>87.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>86.886</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C61[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.915, 83.901%; tC2Q: 0.368, 16.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.931</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.269</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>87.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>86.886</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C61[0][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.915, 83.901%; tC2Q: 0.368, 16.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.924</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.262</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C61[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>87.227</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>86.879</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C61[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 83.851%; tC2Q: 0.368, 16.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.924</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.262</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C61[2][B]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>87.227</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>86.879</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C61[2][B]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 83.851%; tC2Q: 0.368, 16.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.931</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.269</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[1][A]</td>
<td>usb/usb_host/ukp/pc_7_s1/CLK</td>
</tr>
<tr>
<td>87.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td>86.886</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C61[1][A]</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.915, 83.901%; tC2Q: 0.368, 16.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.913</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.253</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>87.218</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>86.870</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 83.775%; tC2Q: 0.368, 16.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.016</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>84.949</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.291</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>87.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>86.908</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.030%; tC2Q: 0.368, 15.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.076</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>22.311</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.535%; route: 3.797, 83.094%; tC2Q: 0.382, 8.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.111</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.502</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>22.349</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.470%; route: 3.832, 83.224%; tC2Q: 0.382, 8.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.506</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.117</td>
<td>2.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.541</td>
<td>0.541</td>
<td>tCL</td>
<td>RR</td>
<td>1341</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.516</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>22.363</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 8.459%; route: 3.838, 83.244%; tC2Q: 0.382, 8.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.318</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.685</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][A]</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLK</td>
</tr>
<tr>
<td>502.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C60[2][A]</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.776, 84.348%; tC2Q: 0.144, 15.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.318</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.685</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[1][A]</td>
<td>usb/usb_host/ukp/connected_s3/CLK</td>
</tr>
<tr>
<td>502.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C62[1][A]</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.776, 84.348%; tC2Q: 0.144, 15.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.318</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/cond_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.685</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[0][A]</td>
<td>usb/usb_host/ukp/cond_s0/CLK</td>
</tr>
<tr>
<td>502.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C60[0][A]</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.776, 84.348%; tC2Q: 0.144, 15.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.332</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C62[1][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td>502.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C62[1][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 84.582%; tC2Q: 0.144, 15.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.342</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[0][B]</td>
<td>usb/usb_host/ukp/pc_0_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[0][B]</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 84.746%; tC2Q: 0.144, 15.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.342</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 84.746%; tC2Q: 0.144, 15.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.342</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[3][A]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[3][A]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 84.746%; tC2Q: 0.144, 15.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.342</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[2][A]</td>
<td>usb/usb_host/ukp/pc_8_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[2][A]</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 84.746%; tC2Q: 0.144, 15.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.318</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.681</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[2][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>502.716</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>502.663</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C61[2][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.776, 84.348%; tC2Q: 0.144, 15.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.337</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C62[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.700</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C62[3][A]</td>
<td>usb/usb_host/ukp/pc_9_s1/CLK</td>
</tr>
<tr>
<td>502.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td>502.682</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C62[3][A]</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 84.665%; tC2Q: 0.144, 15.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.351</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 84.882%; tC2Q: 0.144, 15.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.351</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C62[1][B]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 84.882%; tC2Q: 0.144, 15.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.352</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.712</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>502.747</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>502.694</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 84.910%; tC2Q: 0.144, 15.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.351</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td>usb/usb_host/ukp/bitadr_6_s4/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C62[0][B]</td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 84.882%; tC2Q: 0.144, 15.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.354</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>502.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C62[2][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 84.937%; tC2Q: 0.144, 15.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.342</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.701</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>502.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>502.683</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C61[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 84.746%; tC2Q: 0.144, 15.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.342</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.701</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>502.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>502.683</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C61[0][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 84.746%; tC2Q: 0.144, 15.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.337</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.696</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C61[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>502.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>502.678</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C61[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 84.665%; tC2Q: 0.144, 15.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.337</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.696</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C61[2][B]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>502.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>502.678</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C61[2][B]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 84.665%; tC2Q: 0.144, 15.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.342</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.701</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[1][A]</td>
<td>usb/usb_host/ukp/pc_7_s1/CLK</td>
</tr>
<tr>
<td>502.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td>502.683</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C61[1][A]</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.800, 84.746%; tC2Q: 0.144, 15.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.333</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.690</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>502.725</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>502.672</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.591%; tC2Q: 0.144, 15.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.354</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.710</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>502.745</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>502.692</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 84.937%; tC2Q: 0.144, 15.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.354</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.710</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>502.745</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>502.692</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C61[2][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 84.937%; tC2Q: 0.144, 15.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.322</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s6/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.676</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[0][B]</td>
<td>usb/usb_host/ukp/nak_s6/CLK</td>
</tr>
<tr>
<td>502.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s6</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[0][B]</td>
<td>usb/usb_host/ukp/nak_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 84.416%; tC2Q: 0.144, 15.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2301</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.330</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.286</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 84.549%; tC2Q: 0.144, 15.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2301</td>
<td>reset</td>
<td>-2.641</td>
<td>2.474</td>
</tr>
<tr>
<td>2112</td>
<td>clk_d</td>
<td>-6.954</td>
<td>1.982</td>
</tr>
<tr>
<td>1341</td>
<td>clk_p</td>
<td>-2.764</td>
<td>2.130</td>
</tr>
<tr>
<td>518</td>
<td>imm_j[11]</td>
<td>8.660</td>
<td>3.955</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>7.759</td>
<td>4.275</td>
</tr>
<tr>
<td>313</td>
<td>clk_usb</td>
<td>-2.145</td>
<td>1.975</td>
</tr>
<tr>
<td>276</td>
<td>EXMEM_ALUOut_31_11</td>
<td>13.996</td>
<td>2.130</td>
</tr>
<tr>
<td>262</td>
<td>imm_j[1]</td>
<td>8.413</td>
<td>3.224</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>8.241</td>
<td>3.559</td>
</tr>
<tr>
<td>256</td>
<td>dataOutTxt[2]</td>
<td>-0.553</td>
<td>3.254</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C22</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C23</td>
<td>76.39%</td>
</tr>
<tr>
<td>R16C52</td>
<td>76.39%</td>
</tr>
<tr>
<td>R13C20</td>
<td>72.22%</td>
</tr>
<tr>
<td>R22C49</td>
<td>72.22%</td>
</tr>
<tr>
<td>R10C50</td>
<td>72.22%</td>
</tr>
<tr>
<td>R17C17</td>
<td>72.22%</td>
</tr>
<tr>
<td>R17C19</td>
<td>70.83%</td>
</tr>
<tr>
<td>R10C53</td>
<td>69.44%</td>
</tr>
<tr>
<td>R10C51</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
